    ____  ____
   /   /\/   /
  /___/  \  /    VENDOR      : Xilinx Inc.
  \   \   \/     VERSION     : 14.1 (P.15xf)
   \   \         APPLICATION : C:\EDA\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\compxlib.exe
   /   /         CONTENTS    : Compilation Log
  /___/   /\     FILENAME    : compxlib.log
  \   \  /  \    
   \___\/\___\

Release 14.1 - C:\EDA\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\compxlib.exe 14.1 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Processing command line ...
Reading the compxlib configuration file - 'compxlib.cfg' ...
Library Source Paths => 'C:/EDA/Xilinx/14.1/ISE_DS/ISE'
Current Working Directory => 'C:\a_repositorio\investigacion\fk_palerm_05\tools'
Compilation Mode = FAST
Execute Mode = ON
Scheduling library installation & compilation for architectures: virtex6

Scheduling library installation & compilation for libraries: simprim unisim xilinxcorelib

Signature:-
------------------------------------------------------------------------------
C:\EDA\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\compxlib.exe -s questasim -l vhdl -arch virtex6 -lib unisim -lib xilinxcorelib -lib simprim -w -dir P:/fk_palerm_05/work/compilation 
------------------------------------------------------------------------------

Setting up the simulator 'questasim' for compilation ...
The executable path is set to 'C:\EDA\questasim64_10.1d\win64' ...
Setting up the source libraries for simulator 'questasim' ...



Compiling Xilinx HDL Libraries for 'questasim' simulator
QuestaSim-64 vcom 10.1d Compiler 2012.11 Nov  1 2012
Language => 'vhdl'
Output directory => 'P:\fk_palerm_05\work\compilation'

WARNING:Compxlib:312 - Output directory 'P:\fk_palerm_05\work\compilation' does not exist, it will be created.
Directory 'P:\fk_palerm_05\work\compilation' is created.

Library verilog.secureip will be compiled, because no precompiled info.
--> Compiling verilog.secureip library ...
    > verilog.secureip library compiled from C:/EDA/Xilinx/14.1/ISE_DS/ISE/secureip/mti
    > verilog.secureip library compiled to P:\fk_palerm_05\work\compilation/secureip
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:secureip)
Modifying modelsim.ini

QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module GTX_DUAL_FAST
-- Compiling module GTP_DUAL_FAST
-- Compiling module B_GTPA1_DUAL
-- Compiling module GTPA1_DUAL_WRAP
-- Compiling module TEMAC_SWIFT
-- Compiling module PCIE_INTERNAL_1_1_SWIFT
-- Compiling module PPC440_SWIFT
-- Compiling module GT11_SWIFT
-- Compiling module PPC405_ADV_SWIFT
-- Compiling module EMAC_SWIFT
-- Compiling module TEMAC_SINGLE_WRAP
-- Compiling module GTXE1_WRAP
-- Compiling module PCIE_2_0_WRAP
-- Compiling module GTHE1_QUAD_WRAP
-- Compiling module B_PCIE_A1
-- Compiling module PCIE_A1_WRAP
-- Compiling module B_MCB
-- Compiling module MCB_WRAP
-- Compiling module GTXE2_CHANNEL_WRAP
-- Compiling module GTXE2_COMMON_WRAP
-- Compiling module PCIE_2_1_WRAP
-- Compiling module ISERDESE2_WRAP
-- Compiling module OSERDESE2_WRAP
-- Compiling module SIP_IN_FIFO
-- Compiling module SIP_OUT_FIFO
-- Compiling module SIP_PHY_CONTROL
-- Compiling module SIP_PHASER_IN
-- Compiling module SIP_PHASER_OUT
-- Compiling module PCIE_3_0_WRAP
-- Compiling module GTHE2_CHANNEL_WRAP
-- Compiling module GTHE2_COMMON_WRAP
-- Compiling module GTPE2_CHANNEL_WRAP
-- Compiling module GTPE2_COMMON_WRAP

Top level modules:
	GTX_DUAL_FAST
	GTP_DUAL_FAST
	GTPA1_DUAL_WRAP
	TEMAC_SWIFT
	PCIE_INTERNAL_1_1_SWIFT
	PPC440_SWIFT
	GT11_SWIFT
	PPC405_ADV_SWIFT
	EMAC_SWIFT
	TEMAC_SINGLE_WRAP
	GTXE1_WRAP
	PCIE_2_0_WRAP
	GTHE1_QUAD_WRAP
	PCIE_A1_WRAP
	MCB_WRAP
	GTXE2_CHANNEL_WRAP
	GTXE2_COMMON_WRAP
	PCIE_2_1_WRAP
	ISERDESE2_WRAP
	OSERDESE2_WRAP
	SIP_IN_FIFO
	SIP_OUT_FIFO
	SIP_PHY_CONTROL
	SIP_PHASER_IN
	SIP_PHASER_OUT
	PCIE_3_0_WRAP
	GTHE2_CHANNEL_WRAP
	GTHE2_COMMON_WRAP
	GTPE2_CHANNEL_WRAP
	GTPE2_COMMON_WRAP


END_COMPILATION_MESSAGES(questasim:verilog:secureip)
==============================================================================
    > Log file 'P:\fk_palerm_05\work\compilation/secureip/.cxl.verilog.secureip.secureip.nt64.log' generated
compxlib[verilog.secureip]: 0 error(s), 0 warning(s), 25.00 % complete



Library vhdl.unisim will be compiled, because no precompiled info.
--> Compiling vhdl.unisim library ...
    > vhdl.unisim library compiled from C:/EDA/Xilinx/14.1/ISE_DS/ISE/vhdl/src/unisims
    > vhdl.unisim library compiled to P:\fk_palerm_05\work\compilation/unisim
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:unisim)
Modifying modelsim.ini

QuestaSim-64 vcom 10.1d Compiler 2012.11 Nov  1 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package VCOMPONENTS
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Compiling package VPKG
-- Compiling package body VPKG
-- Loading package VPKG
-- Compiling entity AND2B1L
-- Compiling architecture AND2B1L_V of AND2B1L
-- Compiling entity AUTOBUF
-- Compiling architecture AUTOBUF_V of AUTOBUF
-- Loading package VCOMPONENTS
-- Compiling entity BSCAN_VIRTEX6
-- Compiling architecture BSCAN_VIRTEX6_V of BSCAN_VIRTEX6
-- Loading package VPKG
-- Compiling entity BUFH
-- Compiling architecture BUFH_V of BUFH
-- Compiling entity BUFHCE
-- Compiling architecture BUFHCE_V of BUFHCE
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity BUFIODQS
-- Compiling architecture BUFIODQS_V of BUFIODQS
-- Compiling entity CAPTURE_VIRTEX6
-- Compiling architecture CAPTURE_VIRTEX6_V of CAPTURE_VIRTEX6
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity DSP48E1
-- Compiling architecture DSP48E1_V of DSP48E1
-- Compiling entity EFUSE_USR
-- Compiling architecture EFUSE_USR_V of EFUSE_USR
-- Compiling entity FF18_INTERNAL_VHDL
-- Compiling architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
-- Compiling entity FIFO18E1
-- Compiling architecture FIFO18E1_V of FIFO18E1
-- Compiling entity FF36_INTERNAL_VHDL
-- Compiling architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
-- Compiling entity FIFO36E1
-- Compiling architecture FIFO36E1_V of FIFO36E1
-- Loading package NUMERIC_STD
-- Compiling entity FRAME_ECC_VIRTEX6
-- Compiling architecture FRAME_ECC_VIRTEX6_V of FRAME_ECC_VIRTEX6
-- Compiling entity IBUFDS_GTXE1
-- Compiling architecture IBUFDS_GTXE1_V of IBUFDS_GTXE1
-- Compiling entity ICAP_VIRTEX6
-- Compiling architecture ICAP_VIRTEX6_V of ICAP_VIRTEX6
-- Compiling entity IOBUFDS_DIFF_OUT
-- Compiling architecture IOBUFDS_DIFF_OUT_V of IOBUFDS_DIFF_OUT
-- Compiling entity IODELAYE1
-- Compiling architecture IODELAYE1_V of IODELAYE1
-- Compiling entity bscntrl_iserdese1_vhd
-- Compiling architecture bscntrl_iserdese1_vhd_V of bscntrl_iserdese1_vhd
-- Compiling entity ice_iserdese1_vhd
-- Compiling architecture ice_iserdese1_vhd_V of ice_iserdese1_vhd
-- Compiling entity ISERDESE1
-- Compiling architecture ISERDESE1_V of ISERDESE1
-- Compiling entity JTAG_SIM_VIRTEX6
-- Compiling architecture JTAG_SIM_VIRTEX6_V of JTAG_SIM_VIRTEX6
-- Compiling entity MMCM_ADV
-- Compiling architecture MMCM_ADV_V of MMCM_ADV
-- Compiling entity MMCM_BASE
-- Compiling architecture MMCM_BASE_V of MMCM_BASE
-- Compiling entity OR2L
-- Compiling architecture OR2L_V of OR2L
-- Compiling entity selfheal_oserdese1_vhd
-- Compiling architecture selfheal_oserdese1_vhd_V of selfheal_oserdese1_vhd
-- Compiling entity plg_oserdese1_vhd
-- Compiling architecture plg_oserdese1_vhd_V of plg_oserdese1_vhd
-- Compiling entity RANK12D_OSERDESE1_VHD
-- Compiling architecture RANK12D_OSERDESE1_VHD_V of RANK12D_OSERDESE1_VHD
-- Compiling entity TRIF_OSERDESE1_VHD
-- Compiling architecture TRIF_OSERDESE1_VHD_V of TRIF_OSERDESE1_VHD
-- Compiling entity TXBUFFER_OSERDESE1_VHD
-- Compiling architecture TXBUFFER_OSERDESE1_VHD_V of TXBUFFER_OSERDESE1_VHD
-- Compiling entity FIFO_TDPIPE_OSERDESE1_VHD
-- Compiling architecture FIFO_TDPIPE_OSERDESE1_VHD_V of FIFO_TDPIPE_OSERDESE1_VHD
-- Compiling entity FIFO_RESET_OSERDESE1_VHD
-- Compiling architecture FIFO_RESET_OSERDESE1_VHD_V of FIFO_RESET_OSERDESE1_VHD
-- Compiling entity FIFO_ADDR_OSERDESE1_VHD
-- Compiling architecture FIFO_ADDR_OSERDESE1_VHD_V of FIFO_ADDR_OSERDESE1_VHD
-- Compiling entity IODLYCTRL_NPRE_OSERDESE1_VHD
-- Compiling architecture IODLYCTRL_NPRE_OSERDESE1_VHD_V of IODLYCTRL_NPRE_OSERDESE1_VHD
-- Compiling entity DOUT_OSERDESE1_VHD
-- Compiling architecture DOUT_OSERDESE1_VHD_V of DOUT_OSERDESE1_VHD
-- Compiling entity TOUT_OSERDESE1_VHD
-- Compiling architecture TOUT_OSERDESE1_VHD_V of TOUT_OSERDESE1_VHD
-- Compiling entity OSERDESE1
-- Compiling architecture OSERDESE1_V of OSERDESE1
-- Loading package std_logic_textio
-- Compiling entity RB18_INTERNAL_VHDL
-- Compiling architecture RB18_INTERNAL_VHDL_V of RB18_INTERNAL_VHDL
-- Compiling entity RAMB18E1
-- Compiling architecture RAMB18E1_V of RAMB18E1
-- Compiling entity RB36_INTERNAL_VHDL
-- Compiling architecture RB36_INTERNAL_VHDL_V of RB36_INTERNAL_VHDL
-- Compiling entity RAMB36E1
-- Compiling architecture RAMB36E1_V of RAMB36E1
-- Compiling entity SIM_CONFIG_V6
-- Compiling architecture SIM_CONFIG_V6_V of SIM_CONFIG_V6
-- Compiling entity SIM_CONFIG_V6_SERIAL
-- Compiling architecture SIM_CONFIG_V6_SERIAL_V of SIM_CONFIG_V6_SERIAL
-- Compiling entity STARTUP_VIRTEX6
-- Compiling architecture STARTUP_VIRTEX6_V of STARTUP_VIRTEX6
-- Compiling entity USR_ACCESS_VIRTEX6
-- Compiling architecture USR_ACCESS_VIRTEX6_V of USR_ACCESS_VIRTEX6
-- Compiling entity AND6
-- Compiling architecture AND6_V of AND6
-- Compiling entity AND7
-- Compiling architecture AND7_V of AND7
-- Compiling entity AND8
-- Compiling architecture AND8_V of AND8
-- Compiling entity BUFFOE
-- Compiling architecture BUFFOE_V of BUFFOE
-- Compiling entity BUFGSR
-- Compiling architecture BUFGSR_V of BUFGSR
-- Compiling entity BUFGTS
-- Compiling architecture BUFGTS_V of BUFGTS
-- Compiling entity CLK_DIV10
-- Compiling architecture CLK_DIV10_V of CLK_DIV10
-- Compiling entity CLK_DIV10R
-- Compiling architecture CLK_DIV10R_V of CLK_DIV10R
-- Compiling entity CLK_DIV10RSD
-- Compiling architecture CLK_DIV10RSD_V of CLK_DIV10RSD
-- Compiling entity CLK_DIV10SD
-- Compiling architecture CLK_DIV10SD_V of CLK_DIV10SD
-- Compiling entity CLK_DIV12
-- Compiling architecture CLK_DIV12_V of CLK_DIV12
-- Compiling entity CLK_DIV12R
-- Compiling architecture CLK_DIV12R_V of CLK_DIV12R
-- Compiling entity CLK_DIV12RSD
-- Compiling architecture CLK_DIV12RSD_V of CLK_DIV12RSD
-- Compiling entity CLK_DIV12SD
-- Compiling architecture CLK_DIV12SD_V of CLK_DIV12SD
-- Compiling entity CLK_DIV14
-- Compiling architecture CLK_DIV14_V of CLK_DIV14
-- Compiling entity CLK_DIV14R
-- Compiling architecture CLK_DIV14R_V of CLK_DIV14R
-- Compiling entity CLK_DIV14RSD
-- Compiling architecture CLK_DIV14RSD_V of CLK_DIV14RSD
-- Compiling entity CLK_DIV14SD
-- Compiling architecture CLK_DIV14SD_V of CLK_DIV14SD
-- Compiling entity CLK_DIV16
-- Compiling architecture CLK_DIV16_V of CLK_DIV16
-- Compiling entity CLK_DIV16R
-- Compiling architecture CLK_DIV16R_V of CLK_DIV16R
-- Compiling entity CLK_DIV16RSD
-- Compiling architecture CLK_DIV16RSD_V of CLK_DIV16RSD
-- Compiling entity CLK_DIV16SD
-- Compiling architecture CLK_DIV16SD_V of CLK_DIV16SD
-- Compiling entity CLK_DIV2
-- Compiling architecture CLK_DIV2_V of CLK_DIV2
-- Compiling entity CLK_DIV2R
-- Compiling architecture CLK_DIV2R_V of CLK_DIV2R
-- Compiling entity CLK_DIV2RSD
-- Compiling architecture CLK_DIV2RSD_V of CLK_DIV2RSD
-- Compiling entity CLK_DIV2SD
-- Compiling architecture CLK_DIV2SD_V of CLK_DIV2SD
-- Compiling entity CLK_DIV4
-- Compiling architecture CLK_DIV4_V of CLK_DIV4
-- Compiling entity CLK_DIV4R
-- Compiling architecture CLK_DIV4R_V of CLK_DIV4R
-- Compiling entity CLK_DIV4RSD
-- Compiling architecture CLK_DIV4RSD_V of CLK_DIV4RSD
-- Compiling entity CLK_DIV4SD
-- Compiling architecture CLK_DIV4SD_V of CLK_DIV4SD
-- Compiling entity CLK_DIV6
-- Compiling architecture CLK_DIV6_V of CLK_DIV6
-- Compiling entity CLK_DIV6R
-- Compiling architecture CLK_DIV6R_V of CLK_DIV6R
-- Compiling entity CLK_DIV6RSD
-- Compiling architecture CLK_DIV6RSD_V of CLK_DIV6RSD
-- Compiling entity CLK_DIV6SD
-- Compiling architecture CLK_DIV6SD_V of CLK_DIV6SD
-- Compiling entity CLK_DIV8
-- Compiling architecture CLK_DIV8_V of CLK_DIV8
-- Compiling entity CLK_DIV8R
-- Compiling architecture CLK_DIV8R_V of CLK_DIV8R
-- Compiling entity CLK_DIV8RSD
-- Compiling architecture CLK_DIV8RSD_V of CLK_DIV8RSD
-- Compiling entity CLK_DIV8SD
-- Compiling architecture CLK_DIV8SD_V of CLK_DIV8SD
-- Compiling entity FDD
-- Compiling architecture FDD_V of FDD
-- Compiling entity FDDC
-- Compiling architecture FDDC_V of FDDC
-- Compiling entity FDDCE
-- Compiling architecture FDDCE_V of FDDCE
-- Compiling entity FDDCP
-- Compiling architecture FDDCP_V of FDDCP
-- Compiling entity FDDCPE
-- Compiling architecture FDDCPE_V of FDDCPE
-- Compiling entity FDDP
-- Compiling architecture FDDP_V of FDDP
-- Compiling entity FDDPE
-- Compiling architecture FDDPE_V of FDDPE
-- Compiling entity FTC
-- Compiling architecture FTC_V of FTC
-- Compiling entity FTCP
-- Compiling architecture FTCP_V of FTCP
-- Compiling entity FTP
-- Compiling architecture FTP_V of FTP
-- Compiling entity ILD
-- Compiling architecture ILD_V of ILD
-- Compiling entity IOBUFE
-- Compiling architecture IOBUFE_V of IOBUFE
-- Compiling entity KEEP
-- Compiling architecture KEEP_V of KEEP
-- Compiling entity LDG
-- Compiling architecture LDG_V of LDG
-- Compiling entity MERGE
-- Compiling architecture MERGE_V of MERGE
-- Compiling entity MIN_OFF
-- Compiling architecture MIN_OFF_V of MIN_OFF
-- Compiling entity OBUFE
-- Compiling architecture OBUFE_V of OBUFE
-- Compiling entity OPT_OFF
-- Compiling architecture OPT_OFF_V of OPT_OFF
-- Compiling entity OPT_UIM
-- Compiling architecture OPT_UIM_V of OPT_UIM
-- Compiling entity OR6
-- Compiling architecture OR6_V of OR6
-- Compiling entity OR7
-- Compiling architecture OR7_V of OR7
-- Compiling entity OR8
-- Compiling architecture OR8_V of OR8
-- Compiling entity WIREAND
-- Compiling architecture WIREAND_V of WIREAND
-- Compiling entity BSCANE2
-- Compiling architecture BSCANE2_V of BSCANE2
-- Compiling entity BUFG_LB
-- Compiling architecture BUFG_LB_V of BUFG_LB
-- Compiling entity BUFMR
-- Compiling architecture BUFMR_V of BUFMR
-- Compiling entity BUFMRCE
-- Compiling architecture BUFMRCE_V of BUFMRCE
-- Compiling entity BUFR
-- Compiling architecture BUFR_V of BUFR
-- Compiling entity CAPTUREE2
-- Compiling architecture CAPTUREE2_V of CAPTUREE2
-- Compiling entity FRAME_ECCE2
-- Compiling architecture FRAME_ECCE2_V of FRAME_ECCE2
-- Compiling entity IBUFDS_DIFF_OUT_IBUFDISABLE
-- Compiling architecture IBUFDS_DIFF_OUT_IBUFDISABLE_V of IBUFDS_DIFF_OUT_IBUFDISABLE
-- Compiling entity IBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling architecture IBUFDS_DIFF_OUT_INTERMDISABLE_V of IBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling entity IBUFDS_GTE2
-- Compiling architecture IBUFDS_GTE2_V of IBUFDS_GTE2
-- Compiling entity IBUFDS_IBUFDISABLE
-- Compiling architecture IBUFDS_IBUFDISABLE_V of IBUFDS_IBUFDISABLE
-- Compiling entity IBUFDS_INTERMDISABLE
-- Compiling architecture IBUFDS_INTERMDISABLE_V of IBUFDS_INTERMDISABLE
-- Compiling entity IBUF_IBUFDISABLE
-- Compiling architecture IBUF_IBUFDISABLE_V of IBUF_IBUFDISABLE
-- Compiling entity IBUF_INTERMDISABLE
-- Compiling architecture IBUF_INTERMDISABLE_V of IBUF_INTERMDISABLE
-- Compiling entity ICAPE2
-- Compiling architecture ICAPE2_V of ICAPE2
-- Compiling entity IDELAYE2
-- Compiling architecture IDELAYE2_V of IDELAYE2
-- Compiling entity IDELAYE2_FINEDELAY
-- Compiling architecture IDELAYE2_FINEDELAY_V of IDELAYE2_FINEDELAY
-- Compiling entity IOBUFDS_DCIEN
-- Compiling architecture IOBUFDS_DCIEN_V of IOBUFDS_DCIEN
-- Compiling entity IOBUFDS_DIFF_OUT_DCIEN
-- Compiling architecture IOBUFDS_DIFF_OUT_DCIEN_V of IOBUFDS_DIFF_OUT_DCIEN
-- Compiling entity IOBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling architecture IOBUFDS_DIFF_OUT_INTERMDISABLE_V of IOBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling entity IOBUFDS_INTERMDISABLE
-- Compiling architecture IOBUFDS_INTERMDISABLE_V of IOBUFDS_INTERMDISABLE
-- Compiling entity IOBUF_DCIEN
-- Compiling architecture IOBUF_DCIEN_V of IOBUF_DCIEN
-- Compiling entity IOBUF_INTERMDISABLE
-- Compiling architecture IOBUF_INTERMDISABLE_V of IOBUF_INTERMDISABLE
-- Compiling entity JTAG_SIME2_SUBMOD
-- Compiling architecture JTAG_SIME2_SUBMOD_V of JTAG_SIME2_SUBMOD
-- Compiling entity JTAG_SIME2
-- Compiling architecture JTAG_SIME2_V of JTAG_SIME2
-- Compiling entity MMCME2_ADV
-- Compiling architecture MMCME2_ADV_V of MMCME2_ADV
-- Compiling entity MMCME2_BASE
-- Compiling architecture MMCME2_BASE_V of MMCME2_BASE
-- Compiling entity ODELAYE2
-- Compiling architecture ODELAYE2_V of ODELAYE2
-- Compiling entity ODELAYE2_FINEDELAY
-- Compiling architecture ODELAYE2_FINEDELAY_V of ODELAYE2_FINEDELAY
-- Compiling entity PHASER_REF
-- Compiling architecture PHASER_REF_V of PHASER_REF
-- Compiling entity PLLE2_ADV
-- Compiling architecture PLLE2_ADV_V of PLLE2_ADV
-- Compiling entity PLLE2_BASE
-- Compiling architecture PLLE2_BASE_V of PLLE2_BASE
-- Compiling entity SIM_CONFIGE2
-- Compiling architecture SIM_CONFIGE2_V of SIM_CONFIGE2
-- Compiling entity STARTUPE2
-- Compiling architecture STARTUPE2_V of STARTUPE2
-- Compiling entity USR_ACCESSE2
-- Compiling architecture USR_ACCESSE2_V of USR_ACCESSE2
-- Compiling entity XADC
-- Compiling architecture XADC_V of XADC
-- Compiling entity ZHOLD_DELAY
-- Compiling architecture ZHOLD_DELAY_V of ZHOLD_DELAY
-- Compiling entity PS7
-- Compiling architecture PS7_V of PS7
-- Compiling entity AFIFO36_INTERNAL
-- Compiling architecture AFIFO36_INTERNAL_V of AFIFO36_INTERNAL
-- Compiling entity ARAMB36_INTERNAL
-- Compiling architecture ARAMB36_INTERNAL_V of ARAMB36_INTERNAL
-- Compiling entity BSCAN_VIRTEX5
-- Compiling architecture BSCAN_VIRTEX5_V of BSCAN_VIRTEX5
-- Compiling entity BUFGMUX_CTRL
-- Compiling architecture BUFGMUX_CTRL_V of BUFGMUX_CTRL
-- Compiling entity CAPTURE_VIRTEX5
-- Compiling architecture CAPTURE_VIRTEX5_V of CAPTURE_VIRTEX5
-- Compiling entity CARRY4
-- Compiling architecture CARRY4_V of CARRY4
-- Compiling entity CFGLUT5
-- Compiling architecture CFGLUT5_V of CFGLUT5
-- Compiling entity CRC32
-- Compiling architecture CRC32_V of CRC32
-- Compiling entity CRC64
-- Compiling architecture CRC64_V of CRC64
-- Compiling entity DSP48E
-- Compiling architecture DSP48E_V of DSP48E
-- Compiling entity FIFO18
-- Compiling architecture FIFO18_V of FIFO18
-- Compiling entity FIFO18_36
-- Compiling architecture FIFO18_36_V of FIFO18_36
-- Compiling entity FIFO36
-- Compiling architecture FIFO36_V of FIFO36
-- Compiling entity FIFO36_72
-- Compiling architecture FIFO36_72_V of FIFO36_72
-- Compiling entity FIFO36_72_EXP
-- Compiling architecture FIFO36_72_EXP_V of FIFO36_72_EXP
-- Compiling entity FIFO36_EXP
-- Compiling architecture FIFO36_EXP_V of FIFO36_EXP
-- Compiling entity FRAME_ECC_VIRTEX5
-- Compiling architecture FRAME_ECC_VIRTEX5_V of FRAME_ECC_VIRTEX5
-- Compiling entity ICAP_VIRTEX5
-- Compiling architecture ICAP_VIRTEX5_V of ICAP_VIRTEX5
-- Compiling entity IDDR_2CLK
-- Compiling architecture IDDR_2CLK_V of IDDR_2CLK
-- Compiling entity IODELAY
-- Compiling architecture IODELAY_V of IODELAY
-- Compiling entity bscntrl_nodelay
-- Compiling architecture bscntrl_nodelay_V of bscntrl_nodelay
-- Compiling entity ice_module_nodelay
-- Compiling architecture ice_module_nodelay_V of ice_module_nodelay
-- Compiling entity ISERDES_NODELAY
-- Compiling architecture ISERDES_NODELAY_V of ISERDES_NODELAY
-- Compiling entity JTAG_SIM_VIRTEX5_SUBMOD
-- Compiling architecture JTAG_SIM_VIRTEX5_SUBMOD_V of JTAG_SIM_VIRTEX5_SUBMOD
-- Compiling entity JTAG_SIM_VIRTEX5
-- Compiling architecture JTAG_SIM_VIRTEX5_V of JTAG_SIM_VIRTEX5
-- Compiling entity KEY_CLEAR
-- Compiling architecture KEY_CLEAR_V of KEY_CLEAR
-- Compiling entity LUT5
-- Compiling architecture LUT5_V of LUT5
-- Compiling entity LUT5_D
-- Compiling architecture LUT5_D_V of LUT5_D
-- Compiling entity LUT5_L
-- Compiling architecture LUT5_L_V of LUT5_L
-- Compiling entity LUT6
-- Compiling architecture LUT6_V of LUT6
-- Compiling entity LUT6_2
-- Compiling architecture LUT6_2_V of LUT6_2
-- Compiling entity LUT6_D
-- Compiling architecture LUT6_D_V of LUT6_D
-- Compiling entity LUT6_L
-- Compiling architecture LUT6_L_V of LUT6_L
-- Compiling entity PLL_ADV
-- Compiling architecture PLL_ADV_V of PLL_ADV
-- Compiling entity PLL_BASE
-- Compiling architecture PLL_BASE_V of PLL_BASE
-- Compiling entity RAM128X1D
-- Compiling architecture RAM128X1D_V of RAM128X1D
-- Compiling entity RAM256X1S
-- Compiling architecture RAM256X1S_V of RAM256X1S
-- Compiling entity RAM32M
-- Compiling architecture RAM32M_V of RAM32M
-- Compiling entity RAM64M
-- Compiling architecture RAM64M_V of RAM64M
-- Compiling entity RAMB18
-- Compiling architecture RAMB18_V of RAMB18
-- Compiling entity RAMB18SDP
-- Compiling architecture RAMB18SDP_V of RAMB18SDP
-- Compiling entity RAMB36
-- Compiling architecture RAMB36_V of RAMB36
-- Compiling entity RAMB36SDP
-- Compiling architecture RAMB36SDP_V of RAMB36SDP
-- Compiling entity RAMB36SDP_EXP
-- Compiling architecture RAMB36SDP_EXP_V of RAMB36SDP_EXP
-- Compiling entity RAMB36_EXP
-- Compiling architecture RAMB36_EXP_V of RAMB36_EXP
-- Compiling entity SIM_CONFIG_V5
-- Compiling architecture SIM_CONFIG_V5_V of SIM_CONFIG_V5
-- Compiling entity SIM_CONFIG_V5_SERIAL
-- Compiling architecture SIM_CONFIG_V5_SERIAL_V of SIM_CONFIG_V5_SERIAL
-- Compiling entity SRLC32E
-- Compiling architecture SRLC32E_V of SRLC32E
-- Compiling entity STARTUP_VIRTEX5
-- Compiling architecture STARTUP_VIRTEX5_V of STARTUP_VIRTEX5
-- Compiling entity SYSMON
-- Compiling architecture SYSMON_V of SYSMON
-- Compiling entity USR_ACCESS_VIRTEX5
-- Compiling architecture USR_ACCESS_VIRTEX5_V of USR_ACCESS_VIRTEX5
-- Compiling entity DSP48A
-- Compiling architecture DSP48A_V of DSP48A
-- Compiling entity RAMB16BWER
-- Compiling architecture RAMB16BWER_V of RAMB16BWER
-- Compiling entity IDDR2
-- Compiling architecture IDDR2_V of IDDR2
-- Compiling entity MULT18X18SIO
-- Compiling architecture MULT18X18SIO_V of MULT18X18SIO
-- Compiling entity ODDR2
-- Compiling architecture ODDR2_V of ODDR2
-- Compiling entity STARTUP_SPARTAN3E
-- Compiling architecture STARTUP_SPARTAN3E_V of STARTUP_SPARTAN3E
-- Compiling entity BSCAN_SPARTAN6
-- Compiling architecture BSCAN_SPARTAN6_V of BSCAN_SPARTAN6
-- Compiling entity BUFIO2
-- Compiling architecture BUFIO2_V of BUFIO2
-- Compiling entity BUFIO2FB
-- Compiling architecture BUFIO2FB_V of BUFIO2FB
-- Compiling entity BUFIO2_2CLK
-- Compiling architecture BUFIO2_2CLK_V of BUFIO2_2CLK
-- Compiling entity BUFPLL
-- Compiling architecture BUFPLL_V of BUFPLL
-- Compiling entity BUFPLL_MCB
-- Compiling architecture BUFPLL_MCB_V of BUFPLL_MCB
-- Compiling entity DCM_CLKGEN
-- Compiling architecture DCM_CLKGEN_V of DCM_CLKGEN
-- Compiling entity DSP48A1
-- Compiling architecture DSP48A1_V of DSP48A1
-- Compiling entity ICAP_SPARTAN6
-- Compiling architecture ICAP_SPARTAN6_V of ICAP_SPARTAN6
-- Compiling entity IODELAY2
-- Compiling architecture IODELAY2_V of IODELAY2
-- Compiling entity IODRP2
-- Compiling architecture IODRP2_V of IODRP2
-- Compiling entity IODRP2_MCB
-- Compiling architecture IODRP2_MCB_V of IODRP2_MCB
-- Compiling entity ISERDES2
-- Compiling architecture ISERDES2_V of ISERDES2
-- Compiling entity JTAG_SIM_SPARTAN6
-- Compiling architecture JTAG_SIM_SPARTAN6_V of JTAG_SIM_SPARTAN6
-- Compiling entity OSERDES2
-- Compiling architecture OSERDES2_V of OSERDES2
-- Compiling entity POST_CRC_INTERNAL
-- Compiling architecture POST_CRC_INTERNAL_V of POST_CRC_INTERNAL
-- Compiling entity RAMB8BWER
-- Compiling architecture RAMB8BWER_V of RAMB8BWER
-- Compiling entity SIM_CONFIG_S6
-- Compiling architecture SIM_CONFIG_S6_V of SIM_CONFIG_S6
-- Compiling entity SIM_CONFIG_S6_SERIAL
-- Compiling architecture SIM_CONFIG_S6_SERIAL_V of SIM_CONFIG_S6_SERIAL
-- Compiling entity STARTUP_SPARTAN6
-- Compiling architecture STARTUP_SPARTAN6_V of STARTUP_SPARTAN6
-- Compiling entity SUSPEND_SYNC
-- Compiling architecture SUSPEND_SYNC_V of SUSPEND_SYNC
-- Compiling entity BSCAN_SPARTAN3A
-- Compiling architecture BSCAN_SPARTAN3A_V of BSCAN_SPARTAN3A
-- Compiling entity CAPTURE_SPARTAN3A
-- Compiling architecture CAPTURE_SPARTAN3A_V of CAPTURE_SPARTAN3A
-- Compiling entity DNA_PORT
-- Compiling architecture DNA_PORT_V of DNA_PORT
-- Compiling entity IBUFDS_DLY_ADJ
-- Compiling architecture IBUFDS_DLY_ADJ_V of IBUFDS_DLY_ADJ
-- Compiling entity IBUF_DLY_ADJ
-- Compiling architecture IBUF_DLY_ADJ_V of IBUF_DLY_ADJ
-- Compiling entity ICAP_SPARTAN3A
-- Compiling architecture ICAP_SPARTAN3A_V of ICAP_SPARTAN3A
-- Compiling entity JTAG_SIM_SPARTAN3A
-- Compiling architecture JTAG_SIM_SPARTAN3A_V of JTAG_SIM_SPARTAN3A
-- Compiling entity RAMB16BWE
-- Compiling architecture RAMB16BWE_V of RAMB16BWE
-- Compiling entity RAMB16BWE_S18
-- Compiling architecture RAMB16BWE_S18_V of RAMB16BWE_S18
-- Compiling entity RAMB16BWE_S18_S18
-- Compiling architecture RAMB16BWE_S18_S18_V of RAMB16BWE_S18_S18
-- Compiling entity RAMB16BWE_S18_S9
-- Compiling architecture RAMB16BWE_S18_S9_V of RAMB16BWE_S18_S9
-- Compiling entity RAMB16BWE_S36
-- Compiling architecture RAMB16BWE_S36_V of RAMB16BWE_S36
-- Compiling entity RAMB16BWE_S36_S18
-- Compiling architecture RAMB16BWE_S36_S18_V of RAMB16BWE_S36_S18
-- Compiling entity RAMB16BWE_S36_S36
-- Compiling architecture RAMB16BWE_S36_S36_V of RAMB16BWE_S36_S36
-- Compiling entity RAMB16BWE_S36_S9
-- Compiling architecture RAMB16BWE_S36_S9_V of RAMB16BWE_S36_S9
-- Compiling entity SIM_CONFIG_S3A
-- Compiling architecture SIM_CONFIG_S3A_V of SIM_CONFIG_S3A
-- Compiling entity SIM_CONFIG_S3A_SERIAL
-- Compiling architecture SIM_CONFIG_S3A_SERIAL_V of SIM_CONFIG_S3A_SERIAL
-- Compiling entity SPI_ACCESS
-- Compiling architecture SPI_ACCESS_V of SPI_ACCESS
-- Compiling entity STARTUP_SPARTAN3A
-- Compiling architecture STARTUP_SPARTAN3A_V of STARTUP_SPARTAN3A
-- Compiling entity AND2
-- Compiling architecture AND2_V of AND2
-- Compiling entity AND2B1
-- Compiling architecture AND2B1_V of AND2B1
-- Compiling entity AND2B2
-- Compiling architecture AND2B2_V of AND2B2
-- Compiling entity AND3
-- Compiling architecture AND3_V of AND3
-- Compiling entity AND3B1
-- Compiling architecture AND3B1_V of AND3B1
-- Compiling entity AND3B2
-- Compiling architecture AND3B2_V of AND3B2
-- Compiling entity AND3B3
-- Compiling architecture AND3B3_V of AND3B3
-- Compiling entity AND4
-- Compiling architecture AND4_V of AND4
-- Compiling entity AND4B1
-- Compiling architecture AND4B1_V of AND4B1
-- Compiling entity AND4B2
-- Compiling architecture AND4B2_V of AND4B2
-- Compiling entity AND4B3
-- Compiling architecture AND4B3_V of AND4B3
-- Compiling entity AND4B4
-- Compiling architecture AND4B4_V of AND4B4
-- Compiling entity AND5
-- Compiling architecture AND5_V of AND5
-- Compiling entity AND5B1
-- Compiling architecture AND5B1_V of AND5B1
-- Compiling entity AND5B2
-- Compiling architecture AND5B2_V of AND5B2
-- Compiling entity AND5B3
-- Compiling architecture AND5B3_V of AND5B3
-- Compiling entity AND5B4
-- Compiling architecture AND5B4_V of AND5B4
-- Compiling entity AND5B5
-- Compiling architecture AND5B5_V of AND5B5
-- Compiling entity BSCAN_FPGACORE
-- Compiling architecture BSCAN_FPGACORE_V of BSCAN_FPGACORE
-- Compiling entity BSCAN_SPARTAN3
-- Compiling architecture BSCAN_SPARTAN3_V of BSCAN_SPARTAN3
-- Compiling entity BUF
-- Compiling architecture BUF_V of BUF
-- Compiling entity BUFCF
-- Compiling architecture BUFCF_V of BUFCF
-- Compiling entity BUFE
-- Compiling architecture BUFE_V of BUFE
-- Compiling entity BUFG
-- Compiling architecture BUFG_V of BUFG
-- Compiling entity BUFGCE
-- Compiling architecture BUFGCE_V of BUFGCE
-- Compiling entity BUFGCE_1
-- Compiling architecture BUFGCE_1_V of BUFGCE_1
-- Compiling entity BUFGDLL
-- Compiling architecture BUFGDLL_V of BUFGDLL
-- Compiling entity BUFGMUX
-- Compiling architecture BUFGMUX_V of BUFGMUX
-- Compiling entity BUFGMUX_1
-- Compiling architecture BUFGMUX_1_V of BUFGMUX_1
-- Compiling entity BUFGP
-- Compiling architecture BUFGP_V of BUFGP
-- Compiling entity BUFT
-- Compiling architecture BUFT_V of BUFT
-- Compiling entity CAPTURE_FPGACORE
-- Compiling architecture CAPTURE_FPGACORE_V of CAPTURE_FPGACORE
-- Compiling entity CAPTURE_SPARTAN3
-- Compiling architecture CAPTURE_SPARTAN3_V of CAPTURE_SPARTAN3
-- Compiling entity clkdll_maximum_period_check
-- Compiling architecture clkdll_maximum_period_check_V of clkdll_maximum_period_check
-- Compiling entity CLKDLL
-- Compiling architecture CLKDLL_V of CLKDLL
-- Compiling entity clkdlle_maximum_period_check
-- Compiling architecture clkdlle_maximum_period_check_V of clkdlle_maximum_period_check
-- Compiling entity CLKDLLE
-- Compiling architecture CLKDLLE_V of CLKDLLE
-- Compiling entity clkdllhf_maximum_period_check
-- Compiling architecture clkdllhf_maximum_period_check_V of clkdllhf_maximum_period_check
-- Compiling entity CLKDLLHF
-- Compiling architecture CLKDLLHF_V of CLKDLLHF
-- Compiling entity CONFIG
-- Compiling architecture CONFIG_V of CONFIG
-- Compiling entity dcm_clock_divide_by_2
-- Compiling architecture dcm_clock_divide_by_2_V of dcm_clock_divide_by_2
-- Compiling entity dcm_maximum_period_check
-- Compiling architecture dcm_maximum_period_check_V of dcm_maximum_period_check
-- Compiling entity dcm_clock_lost
-- Compiling architecture dcm_clock_lost_V of dcm_clock_lost
-- Compiling entity DCM
-- Compiling architecture DCM_V of DCM
-- Compiling entity dcm_sp_clock_divide_by_2
-- Compiling architecture dcm_sp_clock_divide_by_2_V of dcm_sp_clock_divide_by_2
-- Compiling entity dcm_sp_maximum_period_check
-- Compiling architecture dcm_sp_maximum_period_check_V of dcm_sp_maximum_period_check
-- Compiling entity dcm_sp_clock_lost
-- Compiling architecture dcm_sp_clock_lost_V of dcm_sp_clock_lost
-- Compiling entity DCM_SP
-- Compiling architecture DCM_SP_V of DCM_SP
-- Compiling entity FD
-- Compiling architecture FD_V of FD
-- Compiling entity FDC
-- Compiling architecture FDC_V of FDC
-- Compiling entity FDCE
-- Compiling architecture FDCE_V of FDCE
-- Compiling entity FDCE_1
-- Compiling architecture FDCE_1_V of FDCE_1
-- Compiling entity FDCP
-- Compiling architecture FDCP_V of FDCP
-- Compiling entity FDCPE
-- Compiling architecture FDCPE_V of FDCPE
-- Compiling entity FDCPE_1
-- Compiling architecture FDCPE_1_V of FDCPE_1
-- Compiling entity FDCP_1
-- Compiling architecture FDCP_1_V of FDCP_1
-- Compiling entity FDC_1
-- Compiling architecture FDC_1_V of FDC_1
-- Compiling entity FDDRCPE
-- Compiling architecture FDDRCPE_V of FDDRCPE
-- Compiling entity FDDRRSE
-- Compiling architecture FDDRRSE_V of FDDRRSE
-- Compiling entity FDE
-- Compiling architecture FDE_V of FDE
-- Compiling entity FDE_1
-- Compiling architecture FDE_1_V of FDE_1
-- Compiling entity FDP
-- Compiling architecture FDP_V of FDP
-- Compiling entity FDPE
-- Compiling architecture FDPE_V of FDPE
-- Compiling entity FDPE_1
-- Compiling architecture FDPE_1_V of FDPE_1
-- Compiling entity FDP_1
-- Compiling architecture FDP_1_V of FDP_1
-- Compiling entity FDR
-- Compiling architecture FDR_V of FDR
-- Compiling entity FDRE
-- Compiling architecture FDRE_V of FDRE
-- Compiling entity FDRE_1
-- Compiling architecture FDRE_1_V of FDRE_1
-- Compiling entity FDRS
-- Compiling architecture FDRS_V of FDRS
-- Compiling entity FDRSE
-- Compiling architecture FDRSE_V of FDRSE
-- Compiling entity FDRSE_1
-- Compiling architecture FDRSE_1_V of FDRSE_1
-- Compiling entity FDRS_1
-- Compiling architecture FDRS_1_V of FDRS_1
-- Compiling entity FDR_1
-- Compiling architecture FDR_1_V of FDR_1
-- Compiling entity FDS
-- Compiling architecture FDS_V of FDS
-- Compiling entity FDSE
-- Compiling architecture FDSE_V of FDSE
-- Compiling entity FDSE_1
-- Compiling architecture FDSE_1_V of FDSE_1
-- Compiling entity FDS_1
-- Compiling architecture FDS_1_V of FDS_1
-- Compiling entity FD_1
-- Compiling architecture FD_1_V of FD_1
-- Compiling entity FMAP
-- Compiling architecture FMAP_V of FMAP
-- Compiling entity GND
-- Compiling architecture GND_V of GND
-- Compiling entity IBUF
-- Compiling architecture IBUF_V of IBUF
-- Compiling entity IBUFDS
-- Compiling architecture IBUFDS_V of IBUFDS
-- Compiling entity IBUFDS_BLVDS_25
-- Compiling architecture IBUFDS_BLVDS_25_V of IBUFDS_BLVDS_25
-- Compiling entity IBUFDS_DIFF_OUT
-- Compiling architecture IBUFDS_DIFF_OUT_V of IBUFDS_DIFF_OUT
-- Compiling entity IBUFDS_LDT_25
-- Compiling architecture IBUFDS_LDT_25_V of IBUFDS_LDT_25
-- Compiling entity IBUFDS_LVDSEXT_25
-- Compiling architecture IBUFDS_LVDSEXT_25_V of IBUFDS_LVDSEXT_25
-- Compiling entity IBUFDS_LVDSEXT_25_DCI
-- Compiling architecture IBUFDS_LVDSEXT_25_DCI_V of IBUFDS_LVDSEXT_25_DCI
-- Compiling entity IBUFDS_LVDSEXT_33
-- Compiling architecture IBUFDS_LVDSEXT_33_V of IBUFDS_LVDSEXT_33
-- Compiling entity IBUFDS_LVDSEXT_33_DCI
-- Compiling architecture IBUFDS_LVDSEXT_33_DCI_V of IBUFDS_LVDSEXT_33_DCI
-- Compiling entity IBUFDS_LVDS_25
-- Compiling architecture IBUFDS_LVDS_25_V of IBUFDS_LVDS_25
-- Compiling entity IBUFDS_LVDS_25_DCI
-- Compiling architecture IBUFDS_LVDS_25_DCI_V of IBUFDS_LVDS_25_DCI
-- Compiling entity IBUFDS_LVDS_33
-- Compiling architecture IBUFDS_LVDS_33_V of IBUFDS_LVDS_33
-- Compiling entity IBUFDS_LVDS_33_DCI
-- Compiling architecture IBUFDS_LVDS_33_DCI_V of IBUFDS_LVDS_33_DCI
-- Compiling entity IBUFDS_LVPECL_25
-- Compiling architecture IBUFDS_LVPECL_25_V of IBUFDS_LVPECL_25
-- Compiling entity IBUFDS_LVPECL_33
-- Compiling architecture IBUFDS_LVPECL_33_V of IBUFDS_LVPECL_33
-- Compiling entity IBUFDS_ULVDS_25
-- Compiling architecture IBUFDS_ULVDS_25_V of IBUFDS_ULVDS_25
-- Compiling entity IBUFG
-- Compiling architecture IBUFG_V of IBUFG
-- Compiling entity IBUFGDS
-- Compiling architecture IBUFGDS_V of IBUFGDS
-- Compiling entity IBUFGDS_BLVDS_25
-- Compiling architecture IBUFGDS_BLVDS_25_V of IBUFGDS_BLVDS_25
-- Compiling entity IBUFGDS_DIFF_OUT
-- Compiling architecture IBUFGDS_DIFF_OUT_V of IBUFGDS_DIFF_OUT
-- Compiling entity IBUFGDS_LDT_25
-- Compiling architecture IBUFGDS_LDT_25_V of IBUFGDS_LDT_25
-- Compiling entity IBUFGDS_LVDSEXT_25
-- Compiling architecture IBUFGDS_LVDSEXT_25_V of IBUFGDS_LVDSEXT_25
-- Compiling entity IBUFGDS_LVDSEXT_25_DCI
-- Compiling architecture IBUFGDS_LVDSEXT_25_DCI_V of IBUFGDS_LVDSEXT_25_DCI
-- Compiling entity IBUFGDS_LVDSEXT_33
-- Compiling architecture IBUFGDS_LVDSEXT_33_V of IBUFGDS_LVDSEXT_33
-- Compiling entity IBUFGDS_LVDSEXT_33_DCI
-- Compiling architecture IBUFGDS_LVDSEXT_33_DCI_V of IBUFGDS_LVDSEXT_33_DCI
-- Compiling entity IBUFGDS_LVDS_25
-- Compiling architecture IBUFGDS_LVDS_25_V of IBUFGDS_LVDS_25
-- Compiling entity IBUFGDS_LVDS_25_DCI
-- Compiling architecture IBUFGDS_LVDS_25_DCI_V of IBUFGDS_LVDS_25_DCI
-- Compiling entity IBUFGDS_LVDS_33
-- Compiling architecture IBUFGDS_LVDS_33_V of IBUFGDS_LVDS_33
-- Compiling entity IBUFGDS_LVDS_33_DCI
-- Compiling architecture IBUFGDS_LVDS_33_DCI_V of IBUFGDS_LVDS_33_DCI
-- Compiling entity IBUFGDS_LVPECL_25
-- Compiling architecture IBUFGDS_LVPECL_25_V of IBUFGDS_LVPECL_25
-- Compiling entity IBUFGDS_LVPECL_33
-- Compiling architecture IBUFGDS_LVPECL_33_V of IBUFGDS_LVPECL_33
-- Compiling entity IBUFGDS_ULVDS_25
-- Compiling architecture IBUFGDS_ULVDS_25_V of IBUFGDS_ULVDS_25
-- Compiling entity IBUFG_AGP
-- Compiling architecture IBUFG_AGP_V of IBUFG_AGP
-- Compiling entity IBUFG_CTT
-- Compiling architecture IBUFG_CTT_V of IBUFG_CTT
-- Compiling entity IBUFG_GTL
-- Compiling architecture IBUFG_GTL_V of IBUFG_GTL
-- Compiling entity IBUFG_GTLP
-- Compiling architecture IBUFG_GTLP_V of IBUFG_GTLP
-- Compiling entity IBUFG_GTLP_DCI
-- Compiling architecture IBUFG_GTLP_DCI_V of IBUFG_GTLP_DCI
-- Compiling entity IBUFG_GTL_DCI
-- Compiling architecture IBUFG_GTL_DCI_V of IBUFG_GTL_DCI
-- Compiling entity IBUFG_HSTL_I
-- Compiling architecture IBUFG_HSTL_I_V of IBUFG_HSTL_I
-- Compiling entity IBUFG_HSTL_II
-- Compiling architecture IBUFG_HSTL_II_V of IBUFG_HSTL_II
-- Compiling entity IBUFG_HSTL_III
-- Compiling architecture IBUFG_HSTL_III_V of IBUFG_HSTL_III
-- Compiling entity IBUFG_HSTL_III_18
-- Compiling architecture IBUFG_HSTL_III_18_V of IBUFG_HSTL_III_18
-- Compiling entity IBUFG_HSTL_III_DCI
-- Compiling architecture IBUFG_HSTL_III_DCI_V of IBUFG_HSTL_III_DCI
-- Compiling entity IBUFG_HSTL_III_DCI_18
-- Compiling architecture IBUFG_HSTL_III_DCI_18_V of IBUFG_HSTL_III_DCI_18
-- Compiling entity IBUFG_HSTL_II_18
-- Compiling architecture IBUFG_HSTL_II_18_V of IBUFG_HSTL_II_18
-- Compiling entity IBUFG_HSTL_II_DCI
-- Compiling architecture IBUFG_HSTL_II_DCI_V of IBUFG_HSTL_II_DCI
-- Compiling entity IBUFG_HSTL_II_DCI_18
-- Compiling architecture IBUFG_HSTL_II_DCI_18_V of IBUFG_HSTL_II_DCI_18
-- Compiling entity IBUFG_HSTL_IV
-- Compiling architecture IBUFG_HSTL_IV_V of IBUFG_HSTL_IV
-- Compiling entity IBUFG_HSTL_IV_18
-- Compiling architecture IBUFG_HSTL_IV_18_V of IBUFG_HSTL_IV_18
-- Compiling entity IBUFG_HSTL_IV_DCI
-- Compiling architecture IBUFG_HSTL_IV_DCI_V of IBUFG_HSTL_IV_DCI
-- Compiling entity IBUFG_HSTL_IV_DCI_18
-- Compiling architecture IBUFG_HSTL_IV_DCI_18_V of IBUFG_HSTL_IV_DCI_18
-- Compiling entity IBUFG_HSTL_I_18
-- Compiling architecture IBUFG_HSTL_I_18_V of IBUFG_HSTL_I_18
-- Compiling entity IBUFG_HSTL_I_DCI
-- Compiling architecture IBUFG_HSTL_I_DCI_V of IBUFG_HSTL_I_DCI
-- Compiling entity IBUFG_HSTL_I_DCI_18
-- Compiling architecture IBUFG_HSTL_I_DCI_18_V of IBUFG_HSTL_I_DCI_18
-- Compiling entity IBUFG_LVCMOS12
-- Compiling architecture IBUFG_LVCMOS12_V of IBUFG_LVCMOS12
-- Compiling entity IBUFG_LVCMOS15
-- Compiling architecture IBUFG_LVCMOS15_V of IBUFG_LVCMOS15
-- Compiling entity IBUFG_LVCMOS18
-- Compiling architecture IBUFG_LVCMOS18_V of IBUFG_LVCMOS18
-- Compiling entity IBUFG_LVCMOS2
-- Compiling architecture IBUFG_LVCMOS2_V of IBUFG_LVCMOS2
-- Compiling entity IBUFG_LVCMOS25
-- Compiling architecture IBUFG_LVCMOS25_V of IBUFG_LVCMOS25
-- Compiling entity IBUFG_LVCMOS33
-- Compiling architecture IBUFG_LVCMOS33_V of IBUFG_LVCMOS33
-- Compiling entity IBUFG_LVDCI_15
-- Compiling architecture IBUFG_LVDCI_15_V of IBUFG_LVDCI_15
-- Compiling entity IBUFG_LVDCI_18
-- Compiling architecture IBUFG_LVDCI_18_V of IBUFG_LVDCI_18
-- Compiling entity IBUFG_LVDCI_25
-- Compiling architecture IBUFG_LVDCI_25_V of IBUFG_LVDCI_25
-- Compiling entity IBUFG_LVDCI_33
-- Compiling architecture IBUFG_LVDCI_33_V of IBUFG_LVDCI_33
-- Compiling entity IBUFG_LVDCI_DV2_15
-- Compiling architecture IBUFG_LVDCI_DV2_15_V of IBUFG_LVDCI_DV2_15
-- Compiling entity IBUFG_LVDCI_DV2_18
-- Compiling architecture IBUFG_LVDCI_DV2_18_V of IBUFG_LVDCI_DV2_18
-- Compiling entity IBUFG_LVDCI_DV2_25
-- Compiling architecture IBUFG_LVDCI_DV2_25_V of IBUFG_LVDCI_DV2_25
-- Compiling entity IBUFG_LVDCI_DV2_33
-- Compiling architecture IBUFG_LVDCI_DV2_33_V of IBUFG_LVDCI_DV2_33
-- Compiling entity IBUFG_LVDS
-- Compiling architecture IBUFG_LVDS_V of IBUFG_LVDS
-- Compiling entity IBUFG_LVPECL
-- Compiling architecture IBUFG_LVPECL_V of IBUFG_LVPECL
-- Compiling entity IBUFG_LVTTL
-- Compiling architecture IBUFG_LVTTL_V of IBUFG_LVTTL
-- Compiling entity IBUFG_PCI33_3
-- Compiling architecture IBUFG_PCI33_3_V of IBUFG_PCI33_3
-- Compiling entity IBUFG_PCI33_5
-- Compiling architecture IBUFG_PCI33_5_V of IBUFG_PCI33_5
-- Compiling entity IBUFG_PCI66_3
-- Compiling architecture IBUFG_PCI66_3_V of IBUFG_PCI66_3
-- Compiling entity IBUFG_PCIX
-- Compiling architecture IBUFG_PCIX_V of IBUFG_PCIX
-- Compiling entity IBUFG_PCIX66_3
-- Compiling architecture IBUFG_PCIX66_3_V of IBUFG_PCIX66_3
-- Compiling entity IBUFG_SSTL18_I
-- Compiling architecture IBUFG_SSTL18_I_V of IBUFG_SSTL18_I
-- Compiling entity IBUFG_SSTL18_II
-- Compiling architecture IBUFG_SSTL18_II_V of IBUFG_SSTL18_II
-- Compiling entity IBUFG_SSTL18_II_DCI
-- Compiling architecture IBUFG_SSTL18_II_DCI_V of IBUFG_SSTL18_II_DCI
-- Compiling entity IBUFG_SSTL18_I_DCI
-- Compiling architecture IBUFG_SSTL18_I_DCI_V of IBUFG_SSTL18_I_DCI
-- Compiling entity IBUFG_SSTL2_I
-- Compiling architecture IBUFG_SSTL2_I_V of IBUFG_SSTL2_I
-- Compiling entity IBUFG_SSTL2_II
-- Compiling architecture IBUFG_SSTL2_II_V of IBUFG_SSTL2_II
-- Compiling entity IBUFG_SSTL2_II_DCI
-- Compiling architecture IBUFG_SSTL2_II_DCI_V of IBUFG_SSTL2_II_DCI
-- Compiling entity IBUFG_SSTL2_I_DCI
-- Compiling architecture IBUFG_SSTL2_I_DCI_V of IBUFG_SSTL2_I_DCI
-- Compiling entity IBUFG_SSTL3_I
-- Compiling architecture IBUFG_SSTL3_I_V of IBUFG_SSTL3_I
-- Compiling entity IBUFG_SSTL3_II
-- Compiling architecture IBUFG_SSTL3_II_V of IBUFG_SSTL3_II
-- Compiling entity IBUFG_SSTL3_II_DCI
-- Compiling architecture IBUFG_SSTL3_II_DCI_V of IBUFG_SSTL3_II_DCI
-- Compiling entity IBUFG_SSTL3_I_DCI
-- Compiling architecture IBUFG_SSTL3_I_DCI_V of IBUFG_SSTL3_I_DCI
-- Compiling entity IBUF_AGP
-- Compiling architecture IBUF_AGP_V of IBUF_AGP
-- Compiling entity IBUF_CTT
-- Compiling architecture IBUF_CTT_V of IBUF_CTT
-- Compiling entity IBUF_GTL
-- Compiling architecture IBUF_GTL_V of IBUF_GTL
-- Compiling entity IBUF_GTLP
-- Compiling architecture IBUF_GTLP_V of IBUF_GTLP
-- Compiling entity IBUF_GTLP_DCI
-- Compiling architecture IBUF_GTLP_DCI_V of IBUF_GTLP_DCI
-- Compiling entity IBUF_GTL_DCI
-- Compiling architecture IBUF_GTL_DCI_V of IBUF_GTL_DCI
-- Compiling entity IBUF_HSTL_I
-- Compiling architecture IBUF_HSTL_I_V of IBUF_HSTL_I
-- Compiling entity IBUF_HSTL_II
-- Compiling architecture IBUF_HSTL_II_V of IBUF_HSTL_II
-- Compiling entity IBUF_HSTL_III
-- Compiling architecture IBUF_HSTL_III_V of IBUF_HSTL_III
-- Compiling entity IBUF_HSTL_III_18
-- Compiling architecture IBUF_HSTL_III_18_V of IBUF_HSTL_III_18
-- Compiling entity IBUF_HSTL_III_DCI
-- Compiling architecture IBUF_HSTL_III_DCI_V of IBUF_HSTL_III_DCI
-- Compiling entity IBUF_HSTL_III_DCI_18
-- Compiling architecture IBUF_HSTL_III_DCI_18_V of IBUF_HSTL_III_DCI_18
-- Compiling entity IBUF_HSTL_II_18
-- Compiling architecture IBUF_HSTL_II_18_V of IBUF_HSTL_II_18
-- Compiling entity IBUF_HSTL_II_DCI
-- Compiling architecture IBUF_HSTL_II_DCI_V of IBUF_HSTL_II_DCI
-- Compiling entity IBUF_HSTL_II_DCI_18
-- Compiling architecture IBUF_HSTL_II_DCI_18_V of IBUF_HSTL_II_DCI_18
-- Compiling entity IBUF_HSTL_IV
-- Compiling architecture IBUF_HSTL_IV_V of IBUF_HSTL_IV
-- Compiling entity IBUF_HSTL_IV_18
-- Compiling architecture IBUF_HSTL_IV_18_V of IBUF_HSTL_IV_18
-- Compiling entity IBUF_HSTL_IV_DCI
-- Compiling architecture IBUF_HSTL_IV_DCI_V of IBUF_HSTL_IV_DCI
-- Compiling entity IBUF_HSTL_IV_DCI_18
-- Compiling architecture IBUF_HSTL_IV_DCI_18_V of IBUF_HSTL_IV_DCI_18
-- Compiling entity IBUF_HSTL_I_18
-- Compiling architecture IBUF_HSTL_I_18_V of IBUF_HSTL_I_18
-- Compiling entity IBUF_HSTL_I_DCI
-- Compiling architecture IBUF_HSTL_I_DCI_V of IBUF_HSTL_I_DCI
-- Compiling entity IBUF_HSTL_I_DCI_18
-- Compiling architecture IBUF_HSTL_I_DCI_18_V of IBUF_HSTL_I_DCI_18
-- Compiling entity IBUF_LVCMOS12
-- Compiling architecture IBUF_LVCMOS12_V of IBUF_LVCMOS12
-- Compiling entity IBUF_LVCMOS15
-- Compiling architecture IBUF_LVCMOS15_V of IBUF_LVCMOS15
-- Compiling entity IBUF_LVCMOS18
-- Compiling architecture IBUF_LVCMOS18_V of IBUF_LVCMOS18
-- Compiling entity IBUF_LVCMOS2
-- Compiling architecture IBUF_LVCMOS2_V of IBUF_LVCMOS2
-- Compiling entity IBUF_LVCMOS25
-- Compiling architecture IBUF_LVCMOS25_V of IBUF_LVCMOS25
-- Compiling entity IBUF_LVCMOS33
-- Compiling architecture IBUF_LVCMOS33_V of IBUF_LVCMOS33
-- Compiling entity IBUF_LVDCI_15
-- Compiling architecture IBUF_LVDCI_15_V of IBUF_LVDCI_15
-- Compiling entity IBUF_LVDCI_18
-- Compiling architecture IBUF_LVDCI_18_V of IBUF_LVDCI_18
-- Compiling entity IBUF_LVDCI_25
-- Compiling architecture IBUF_LVDCI_25_V of IBUF_LVDCI_25
-- Compiling entity IBUF_LVDCI_33
-- Compiling architecture IBUF_LVDCI_33_V of IBUF_LVDCI_33
-- Compiling entity IBUF_LVDCI_DV2_15
-- Compiling architecture IBUF_LVDCI_DV2_15_V of IBUF_LVDCI_DV2_15
-- Compiling entity IBUF_LVDCI_DV2_18
-- Compiling architecture IBUF_LVDCI_DV2_18_V of IBUF_LVDCI_DV2_18
-- Compiling entity IBUF_LVDCI_DV2_25
-- Compiling architecture IBUF_LVDCI_DV2_25_V of IBUF_LVDCI_DV2_25
-- Compiling entity IBUF_LVDCI_DV2_33
-- Compiling architecture IBUF_LVDCI_DV2_33_V of IBUF_LVDCI_DV2_33
-- Compiling entity IBUF_LVDS
-- Compiling architecture IBUF_LVDS_V of IBUF_LVDS
-- Compiling entity IBUF_LVPECL
-- Compiling architecture IBUF_LVPECL_V of IBUF_LVPECL
-- Compiling entity IBUF_LVTTL
-- Compiling architecture IBUF_LVTTL_V of IBUF_LVTTL
-- Compiling entity IBUF_PCI33_3
-- Compiling architecture IBUF_PCI33_3_V of IBUF_PCI33_3
-- Compiling entity IBUF_PCI33_5
-- Compiling architecture IBUF_PCI33_5_V of IBUF_PCI33_5
-- Compiling entity IBUF_PCI66_3
-- Compiling architecture IBUF_PCI66_3_V of IBUF_PCI66_3
-- Compiling entity IBUF_PCIX
-- Compiling architecture IBUF_PCIX_V of IBUF_PCIX
-- Compiling entity IBUF_PCIX66_3
-- Compiling architecture IBUF_PCIX66_3_V of IBUF_PCIX66_3
-- Compiling entity IBUF_SSTL18_I
-- Compiling architecture IBUF_SSTL18_I_V of IBUF_SSTL18_I
-- Compiling entity IBUF_SSTL18_II
-- Compiling architecture IBUF_SSTL18_II_V of IBUF_SSTL18_II
-- Compiling entity IBUF_SSTL18_II_DCI
-- Compiling architecture IBUF_SSTL18_II_DCI_V of IBUF_SSTL18_II_DCI
-- Compiling entity IBUF_SSTL18_I_DCI
-- Compiling architecture IBUF_SSTL18_I_DCI_V of IBUF_SSTL18_I_DCI
-- Compiling entity IBUF_SSTL2_I
-- Compiling architecture IBUF_SSTL2_I_V of IBUF_SSTL2_I
-- Compiling entity IBUF_SSTL2_II
-- Compiling architecture IBUF_SSTL2_II_V of IBUF_SSTL2_II
-- Compiling entity IBUF_SSTL2_II_DCI
-- Compiling architecture IBUF_SSTL2_II_DCI_V of IBUF_SSTL2_II_DCI
-- Compiling entity IBUF_SSTL2_I_DCI
-- Compiling architecture IBUF_SSTL2_I_DCI_V of IBUF_SSTL2_I_DCI
-- Compiling entity IBUF_SSTL3_I
-- Compiling architecture IBUF_SSTL3_I_V of IBUF_SSTL3_I
-- Compiling entity IBUF_SSTL3_II
-- Compiling architecture IBUF_SSTL3_II_V of IBUF_SSTL3_II
-- Compiling entity IBUF_SSTL3_II_DCI
-- Compiling architecture IBUF_SSTL3_II_DCI_V of IBUF_SSTL3_II_DCI
-- Compiling entity IBUF_SSTL3_I_DCI
-- Compiling architecture IBUF_SSTL3_I_DCI_V of IBUF_SSTL3_I_DCI
-- Compiling entity IFDDRCPE
-- Compiling architecture IFDDRCPE_V of IFDDRCPE
-- Compiling entity IFDDRRSE
-- Compiling architecture IFDDRRSE_V of IFDDRRSE
-- Compiling entity INV
-- Compiling architecture INV_V of INV
-- Compiling entity IOBUF
-- Compiling architecture IOBUF_V of IOBUF
-- Compiling entity IOBUFDS
-- Compiling architecture IOBUFDS_V of IOBUFDS
-- Compiling entity IOBUFDS_BLVDS_25
-- Compiling architecture IOBUFDS_BLVDS_25_V of IOBUFDS_BLVDS_25
-- Compiling entity IOBUF_AGP
-- Compiling architecture IOBUF_AGP_V of IOBUF_AGP
-- Compiling entity IOBUF_CTT
-- Compiling architecture IOBUF_CTT_V of IOBUF_CTT
-- Compiling entity IOBUF_F_12
-- Compiling architecture IOBUF_F_12_V of IOBUF_F_12
-- Compiling entity IOBUF_F_16
-- Compiling architecture IOBUF_F_16_V of IOBUF_F_16
-- Compiling entity IOBUF_F_2
-- Compiling architecture IOBUF_F_2_V of IOBUF_F_2
-- Compiling entity IOBUF_F_24
-- Compiling architecture IOBUF_F_24_V of IOBUF_F_24
-- Compiling entity IOBUF_F_4
-- Compiling architecture IOBUF_F_4_V of IOBUF_F_4
-- Compiling entity IOBUF_F_6
-- Compiling architecture IOBUF_F_6_V of IOBUF_F_6
-- Compiling entity IOBUF_F_8
-- Compiling architecture IOBUF_F_8_V of IOBUF_F_8
-- Compiling entity IOBUF_GTL
-- Compiling architecture IOBUF_GTL_V of IOBUF_GTL
-- Compiling entity IOBUF_GTLP
-- Compiling architecture IOBUF_GTLP_V of IOBUF_GTLP
-- Compiling entity IOBUF_GTLP_DCI
-- Compiling architecture IOBUF_GTLP_DCI_V of IOBUF_GTLP_DCI
-- Compiling entity IOBUF_GTL_DCI
-- Compiling architecture IOBUF_GTL_DCI_V of IOBUF_GTL_DCI
-- Compiling entity IOBUF_HSTL_I
-- Compiling architecture IOBUF_HSTL_I_V of IOBUF_HSTL_I
-- Compiling entity IOBUF_HSTL_II
-- Compiling architecture IOBUF_HSTL_II_V of IOBUF_HSTL_II
-- Compiling entity IOBUF_HSTL_III
-- Compiling architecture IOBUF_HSTL_III_V of IOBUF_HSTL_III
-- Compiling entity IOBUF_HSTL_III_18
-- Compiling architecture IOBUF_HSTL_III_18_V of IOBUF_HSTL_III_18
-- Compiling entity IOBUF_HSTL_II_18
-- Compiling architecture IOBUF_HSTL_II_18_V of IOBUF_HSTL_II_18
-- Compiling entity IOBUF_HSTL_II_DCI
-- Compiling architecture IOBUF_HSTL_II_DCI_V of IOBUF_HSTL_II_DCI
-- Compiling entity IOBUF_HSTL_II_DCI_18
-- Compiling architecture IOBUF_HSTL_II_DCI_18_V of IOBUF_HSTL_II_DCI_18
-- Compiling entity IOBUF_HSTL_IV
-- Compiling architecture IOBUF_HSTL_IV_V of IOBUF_HSTL_IV
-- Compiling entity IOBUF_HSTL_IV_18
-- Compiling architecture IOBUF_HSTL_IV_18_V of IOBUF_HSTL_IV_18
-- Compiling entity IOBUF_HSTL_IV_DCI
-- Compiling architecture IOBUF_HSTL_IV_DCI_V of IOBUF_HSTL_IV_DCI
-- Compiling entity IOBUF_HSTL_IV_DCI_18
-- Compiling architecture IOBUF_HSTL_IV_DCI_18_V of IOBUF_HSTL_IV_DCI_18
-- Compiling entity IOBUF_HSTL_I_18
-- Compiling architecture IOBUF_HSTL_I_18_V of IOBUF_HSTL_I_18
-- Compiling entity IOBUF_LVCMOS12
-- Compiling architecture IOBUF_LVCMOS12_V of IOBUF_LVCMOS12
-- Compiling entity IOBUF_LVCMOS12_F_2
-- Compiling architecture IOBUF_LVCMOS12_F_2_V of IOBUF_LVCMOS12_F_2
-- Compiling entity IOBUF_LVCMOS12_F_4
-- Compiling architecture IOBUF_LVCMOS12_F_4_V of IOBUF_LVCMOS12_F_4
-- Compiling entity IOBUF_LVCMOS12_F_6
-- Compiling architecture IOBUF_LVCMOS12_F_6_V of IOBUF_LVCMOS12_F_6
-- Compiling entity IOBUF_LVCMOS12_F_8
-- Compiling architecture IOBUF_LVCMOS12_F_8_V of IOBUF_LVCMOS12_F_8
-- Compiling entity IOBUF_LVCMOS12_S_2
-- Compiling architecture IOBUF_LVCMOS12_S_2_V of IOBUF_LVCMOS12_S_2
-- Compiling entity IOBUF_LVCMOS12_S_4
-- Compiling architecture IOBUF_LVCMOS12_S_4_V of IOBUF_LVCMOS12_S_4
-- Compiling entity IOBUF_LVCMOS12_S_6
-- Compiling architecture IOBUF_LVCMOS12_S_6_V of IOBUF_LVCMOS12_S_6
-- Compiling entity IOBUF_LVCMOS12_S_8
-- Compiling architecture IOBUF_LVCMOS12_S_8_V of IOBUF_LVCMOS12_S_8
-- Compiling entity IOBUF_LVCMOS15
-- Compiling architecture IOBUF_LVCMOS15_V of IOBUF_LVCMOS15
-- Compiling entity IOBUF_LVCMOS15_F_12
-- Compiling architecture IOBUF_LVCMOS15_F_12_V of IOBUF_LVCMOS15_F_12
-- Compiling entity IOBUF_LVCMOS15_F_16
-- Compiling architecture IOBUF_LVCMOS15_F_16_V of IOBUF_LVCMOS15_F_16
-- Compiling entity IOBUF_LVCMOS15_F_2
-- Compiling architecture IOBUF_LVCMOS15_F_2_V of IOBUF_LVCMOS15_F_2
-- Compiling entity IOBUF_LVCMOS15_F_4
-- Compiling architecture IOBUF_LVCMOS15_F_4_V of IOBUF_LVCMOS15_F_4
-- Compiling entity IOBUF_LVCMOS15_F_6
-- Compiling architecture IOBUF_LVCMOS15_F_6_V of IOBUF_LVCMOS15_F_6
-- Compiling entity IOBUF_LVCMOS15_F_8
-- Compiling architecture IOBUF_LVCMOS15_F_8_V of IOBUF_LVCMOS15_F_8
-- Compiling entity IOBUF_LVCMOS15_S_12
-- Compiling architecture IOBUF_LVCMOS15_S_12_V of IOBUF_LVCMOS15_S_12
-- Compiling entity IOBUF_LVCMOS15_S_16
-- Compiling architecture IOBUF_LVCMOS15_S_16_V of IOBUF_LVCMOS15_S_16
-- Compiling entity IOBUF_LVCMOS15_S_2
-- Compiling architecture IOBUF_LVCMOS15_S_2_V of IOBUF_LVCMOS15_S_2
-- Compiling entity IOBUF_LVCMOS15_S_4
-- Compiling architecture IOBUF_LVCMOS15_S_4_V of IOBUF_LVCMOS15_S_4
-- Compiling entity IOBUF_LVCMOS15_S_6
-- Compiling architecture IOBUF_LVCMOS15_S_6_V of IOBUF_LVCMOS15_S_6
-- Compiling entity IOBUF_LVCMOS15_S_8
-- Compiling architecture IOBUF_LVCMOS15_S_8_V of IOBUF_LVCMOS15_S_8
-- Compiling entity IOBUF_LVCMOS18
-- Compiling architecture IOBUF_LVCMOS18_V of IOBUF_LVCMOS18
-- Compiling entity IOBUF_LVCMOS18_F_12
-- Compiling architecture IOBUF_LVCMOS18_F_12_V of IOBUF_LVCMOS18_F_12
-- Compiling entity IOBUF_LVCMOS18_F_16
-- Compiling architecture IOBUF_LVCMOS18_F_16_V of IOBUF_LVCMOS18_F_16
-- Compiling entity IOBUF_LVCMOS18_F_2
-- Compiling architecture IOBUF_LVCMOS18_F_2_V of IOBUF_LVCMOS18_F_2
-- Compiling entity IOBUF_LVCMOS18_F_4
-- Compiling architecture IOBUF_LVCMOS18_F_4_V of IOBUF_LVCMOS18_F_4
-- Compiling entity IOBUF_LVCMOS18_F_6
-- Compiling architecture IOBUF_LVCMOS18_F_6_V of IOBUF_LVCMOS18_F_6
-- Compiling entity IOBUF_LVCMOS18_F_8
-- Compiling architecture IOBUF_LVCMOS18_F_8_V of IOBUF_LVCMOS18_F_8
-- Compiling entity IOBUF_LVCMOS18_S_12
-- Compiling architecture IOBUF_LVCMOS18_S_12_V of IOBUF_LVCMOS18_S_12
-- Compiling entity IOBUF_LVCMOS18_S_16
-- Compiling architecture IOBUF_LVCMOS18_S_16_V of IOBUF_LVCMOS18_S_16
-- Compiling entity IOBUF_LVCMOS18_S_2
-- Compiling architecture IOBUF_LVCMOS18_S_2_V of IOBUF_LVCMOS18_S_2
-- Compiling entity IOBUF_LVCMOS18_S_4
-- Compiling architecture IOBUF_LVCMOS18_S_4_V of IOBUF_LVCMOS18_S_4
-- Compiling entity IOBUF_LVCMOS18_S_6
-- Compiling architecture IOBUF_LVCMOS18_S_6_V of IOBUF_LVCMOS18_S_6
-- Compiling entity IOBUF_LVCMOS18_S_8
-- Compiling architecture IOBUF_LVCMOS18_S_8_V of IOBUF_LVCMOS18_S_8
-- Compiling entity IOBUF_LVCMOS2
-- Compiling architecture IOBUF_LVCMOS2_V of IOBUF_LVCMOS2
-- Compiling entity IOBUF_LVCMOS25
-- Compiling architecture IOBUF_LVCMOS25_V of IOBUF_LVCMOS25
-- Compiling entity IOBUF_LVCMOS25_F_12
-- Compiling architecture IOBUF_LVCMOS25_F_12_V of IOBUF_LVCMOS25_F_12
-- Compiling entity IOBUF_LVCMOS25_F_16
-- Compiling architecture IOBUF_LVCMOS25_F_16_V of IOBUF_LVCMOS25_F_16
-- Compiling entity IOBUF_LVCMOS25_F_2
-- Compiling architecture IOBUF_LVCMOS25_F_2_V of IOBUF_LVCMOS25_F_2
-- Compiling entity IOBUF_LVCMOS25_F_24
-- Compiling architecture IOBUF_LVCMOS25_F_24_V of IOBUF_LVCMOS25_F_24
-- Compiling entity IOBUF_LVCMOS25_F_4
-- Compiling architecture IOBUF_LVCMOS25_F_4_V of IOBUF_LVCMOS25_F_4
-- Compiling entity IOBUF_LVCMOS25_F_6
-- Compiling architecture IOBUF_LVCMOS25_F_6_V of IOBUF_LVCMOS25_F_6
-- Compiling entity IOBUF_LVCMOS25_F_8
-- Compiling architecture IOBUF_LVCMOS25_F_8_V of IOBUF_LVCMOS25_F_8
-- Compiling entity IOBUF_LVCMOS25_S_12
-- Compiling architecture IOBUF_LVCMOS25_S_12_V of IOBUF_LVCMOS25_S_12
-- Compiling entity IOBUF_LVCMOS25_S_16
-- Compiling architecture IOBUF_LVCMOS25_S_16_V of IOBUF_LVCMOS25_S_16
-- Compiling entity IOBUF_LVCMOS25_S_2
-- Compiling architecture IOBUF_LVCMOS25_S_2_V of IOBUF_LVCMOS25_S_2
-- Compiling entity IOBUF_LVCMOS25_S_24
-- Compiling architecture IOBUF_LVCMOS25_S_24_V of IOBUF_LVCMOS25_S_24
-- Compiling entity IOBUF_LVCMOS25_S_4
-- Compiling architecture IOBUF_LVCMOS25_S_4_V of IOBUF_LVCMOS25_S_4
-- Compiling entity IOBUF_LVCMOS25_S_6
-- Compiling architecture IOBUF_LVCMOS25_S_6_V of IOBUF_LVCMOS25_S_6
-- Compiling entity IOBUF_LVCMOS25_S_8
-- Compiling architecture IOBUF_LVCMOS25_S_8_V of IOBUF_LVCMOS25_S_8
-- Compiling entity IOBUF_LVCMOS33
-- Compiling architecture IOBUF_LVCMOS33_V of IOBUF_LVCMOS33
-- Compiling entity IOBUF_LVCMOS33_F_12
-- Compiling architecture IOBUF_LVCMOS33_F_12_V of IOBUF_LVCMOS33_F_12
-- Compiling entity IOBUF_LVCMOS33_F_16
-- Compiling architecture IOBUF_LVCMOS33_F_16_V of IOBUF_LVCMOS33_F_16
-- Compiling entity IOBUF_LVCMOS33_F_2
-- Compiling architecture IOBUF_LVCMOS33_F_2_V of IOBUF_LVCMOS33_F_2
-- Compiling entity IOBUF_LVCMOS33_F_24
-- Compiling architecture IOBUF_LVCMOS33_F_24_V of IOBUF_LVCMOS33_F_24
-- Compiling entity IOBUF_LVCMOS33_F_4
-- Compiling architecture IOBUF_LVCMOS33_F_4_V of IOBUF_LVCMOS33_F_4
-- Compiling entity IOBUF_LVCMOS33_F_6
-- Compiling architecture IOBUF_LVCMOS33_F_6_V of IOBUF_LVCMOS33_F_6
-- Compiling entity IOBUF_LVCMOS33_F_8
-- Compiling architecture IOBUF_LVCMOS33_F_8_V of IOBUF_LVCMOS33_F_8
-- Compiling entity IOBUF_LVCMOS33_S_12
-- Compiling architecture IOBUF_LVCMOS33_S_12_V of IOBUF_LVCMOS33_S_12
-- Compiling entity IOBUF_LVCMOS33_S_16
-- Compiling architecture IOBUF_LVCMOS33_S_16_V of IOBUF_LVCMOS33_S_16
-- Compiling entity IOBUF_LVCMOS33_S_2
-- Compiling architecture IOBUF_LVCMOS33_S_2_V of IOBUF_LVCMOS33_S_2
-- Compiling entity IOBUF_LVCMOS33_S_24
-- Compiling architecture IOBUF_LVCMOS33_S_24_V of IOBUF_LVCMOS33_S_24
-- Compiling entity IOBUF_LVCMOS33_S_4
-- Compiling architecture IOBUF_LVCMOS33_S_4_V of IOBUF_LVCMOS33_S_4
-- Compiling entity IOBUF_LVCMOS33_S_6
-- Compiling architecture IOBUF_LVCMOS33_S_6_V of IOBUF_LVCMOS33_S_6
-- Compiling entity IOBUF_LVCMOS33_S_8
-- Compiling architecture IOBUF_LVCMOS33_S_8_V of IOBUF_LVCMOS33_S_8
-- Compiling entity IOBUF_LVDCI_15
-- Compiling architecture IOBUF_LVDCI_15_V of IOBUF_LVDCI_15
-- Compiling entity IOBUF_LVDCI_18
-- Compiling architecture IOBUF_LVDCI_18_V of IOBUF_LVDCI_18
-- Compiling entity IOBUF_LVDCI_25
-- Compiling architecture IOBUF_LVDCI_25_V of IOBUF_LVDCI_25
-- Compiling entity IOBUF_LVDCI_33
-- Compiling architecture IOBUF_LVDCI_33_V of IOBUF_LVDCI_33
-- Compiling entity IOBUF_LVDCI_DV2_15
-- Compiling architecture IOBUF_LVDCI_DV2_15_V of IOBUF_LVDCI_DV2_15
-- Compiling entity IOBUF_LVDCI_DV2_18
-- Compiling architecture IOBUF_LVDCI_DV2_18_V of IOBUF_LVDCI_DV2_18
-- Compiling entity IOBUF_LVDCI_DV2_25
-- Compiling architecture IOBUF_LVDCI_DV2_25_V of IOBUF_LVDCI_DV2_25
-- Compiling entity IOBUF_LVDCI_DV2_33
-- Compiling architecture IOBUF_LVDCI_DV2_33_V of IOBUF_LVDCI_DV2_33
-- Compiling entity IOBUF_LVDS
-- Compiling architecture IOBUF_LVDS_V of IOBUF_LVDS
-- Compiling entity IOBUF_LVPECL
-- Compiling architecture IOBUF_LVPECL_V of IOBUF_LVPECL
-- Compiling entity IOBUF_LVTTL
-- Compiling architecture IOBUF_LVTTL_V of IOBUF_LVTTL
-- Compiling entity IOBUF_LVTTL_F_12
-- Compiling architecture IOBUF_LVTTL_F_12_V of IOBUF_LVTTL_F_12
-- Compiling entity IOBUF_LVTTL_F_16
-- Compiling architecture IOBUF_LVTTL_F_16_V of IOBUF_LVTTL_F_16
-- Compiling entity IOBUF_LVTTL_F_2
-- Compiling architecture IOBUF_LVTTL_F_2_V of IOBUF_LVTTL_F_2
-- Compiling entity IOBUF_LVTTL_F_24
-- Compiling architecture IOBUF_LVTTL_F_24_V of IOBUF_LVTTL_F_24
-- Compiling entity IOBUF_LVTTL_F_4
-- Compiling architecture IOBUF_LVTTL_F_4_V of IOBUF_LVTTL_F_4
-- Compiling entity IOBUF_LVTTL_F_6
-- Compiling architecture IOBUF_LVTTL_F_6_V of IOBUF_LVTTL_F_6
-- Compiling entity IOBUF_LVTTL_F_8
-- Compiling architecture IOBUF_LVTTL_F_8_V of IOBUF_LVTTL_F_8
-- Compiling entity IOBUF_LVTTL_S_12
-- Compiling architecture IOBUF_LVTTL_S_12_V of IOBUF_LVTTL_S_12
-- Compiling entity IOBUF_LVTTL_S_16
-- Compiling architecture IOBUF_LVTTL_S_16_V of IOBUF_LVTTL_S_16
-- Compiling entity IOBUF_LVTTL_S_2
-- Compiling architecture IOBUF_LVTTL_S_2_V of IOBUF_LVTTL_S_2
-- Compiling entity IOBUF_LVTTL_S_24
-- Compiling architecture IOBUF_LVTTL_S_24_V of IOBUF_LVTTL_S_24
-- Compiling entity IOBUF_LVTTL_S_4
-- Compiling architecture IOBUF_LVTTL_S_4_V of IOBUF_LVTTL_S_4
-- Compiling entity IOBUF_LVTTL_S_6
-- Compiling architecture IOBUF_LVTTL_S_6_V of IOBUF_LVTTL_S_6
-- Compiling entity IOBUF_LVTTL_S_8
-- Compiling architecture IOBUF_LVTTL_S_8_V of IOBUF_LVTTL_S_8
-- Compiling entity IOBUF_PCI33_3
-- Compiling architecture IOBUF_PCI33_3_V of IOBUF_PCI33_3
-- Compiling entity IOBUF_PCI33_5
-- Compiling architecture IOBUF_PCI33_5_V of IOBUF_PCI33_5
-- Compiling entity IOBUF_PCI66_3
-- Compiling architecture IOBUF_PCI66_3_V of IOBUF_PCI66_3
-- Compiling entity IOBUF_PCIX
-- Compiling architecture IOBUF_PCIX_V of IOBUF_PCIX
-- Compiling entity IOBUF_PCIX66_3
-- Compiling architecture IOBUF_PCIX66_3_V of IOBUF_PCIX66_3
-- Compiling entity IOBUF_SSTL18_I
-- Compiling architecture IOBUF_SSTL18_I_V of IOBUF_SSTL18_I
-- Compiling entity IOBUF_SSTL18_II
-- Compiling architecture IOBUF_SSTL18_II_V of IOBUF_SSTL18_II
-- Compiling entity IOBUF_SSTL18_II_DCI
-- Compiling architecture IOBUF_SSTL18_II_DCI_V of IOBUF_SSTL18_II_DCI
-- Compiling entity IOBUF_SSTL2_I
-- Compiling architecture IOBUF_SSTL2_I_V of IOBUF_SSTL2_I
-- Compiling entity IOBUF_SSTL2_II
-- Compiling architecture IOBUF_SSTL2_II_V of IOBUF_SSTL2_II
-- Compiling entity IOBUF_SSTL2_II_DCI
-- Compiling architecture IOBUF_SSTL2_II_DCI_V of IOBUF_SSTL2_II_DCI
-- Compiling entity IOBUF_SSTL3_I
-- Compiling architecture IOBUF_SSTL3_I_V of IOBUF_SSTL3_I
-- Compiling entity IOBUF_SSTL3_II
-- Compiling architecture IOBUF_SSTL3_II_V of IOBUF_SSTL3_II
-- Compiling entity IOBUF_SSTL3_II_DCI
-- Compiling architecture IOBUF_SSTL3_II_DCI_V of IOBUF_SSTL3_II_DCI
-- Compiling entity IOBUF_S_12
-- Compiling architecture IOBUF_S_12_V of IOBUF_S_12
-- Compiling entity IOBUF_S_16
-- Compiling architecture IOBUF_S_16_V of IOBUF_S_16
-- Compiling entity IOBUF_S_2
-- Compiling architecture IOBUF_S_2_V of IOBUF_S_2
-- Compiling entity IOBUF_S_24
-- Compiling architecture IOBUF_S_24_V of IOBUF_S_24
-- Compiling entity IOBUF_S_4
-- Compiling architecture IOBUF_S_4_V of IOBUF_S_4
-- Compiling entity IOBUF_S_6
-- Compiling architecture IOBUF_S_6_V of IOBUF_S_6
-- Compiling entity IOBUF_S_8
-- Compiling architecture IOBUF_S_8_V of IOBUF_S_8
-- Compiling entity KEEPER
-- Compiling architecture KEEPER_V of KEEPER
-- Compiling entity LD
-- Compiling architecture LD_V of LD
-- Compiling entity LDC
-- Compiling architecture LDC_V of LDC
-- Compiling entity LDCE
-- Compiling architecture LDCE_V of LDCE
-- Compiling entity LDCE_1
-- Compiling architecture LDCE_1_V of LDCE_1
-- Compiling entity LDCP
-- Compiling architecture LDCP_V of LDCP
-- Compiling entity LDCPE
-- Compiling architecture LDCPE_V of LDCPE
-- Compiling entity LDCPE_1
-- Compiling architecture LDCPE_1_V of LDCPE_1
-- Compiling entity LDCP_1
-- Compiling architecture LDCP_1_V of LDCP_1
-- Compiling entity LDC_1
-- Compiling architecture LDC_1_V of LDC_1
-- Compiling entity LDE
-- Compiling architecture LDE_V of LDE
-- Compiling entity LDE_1
-- Compiling architecture LDE_1_V of LDE_1
-- Compiling entity LDP
-- Compiling architecture LDP_V of LDP
-- Compiling entity LDPE
-- Compiling architecture LDPE_V of LDPE
-- Compiling entity LDPE_1
-- Compiling architecture LDPE_1_V of LDPE_1
-- Compiling entity LDP_1
-- Compiling architecture LDP_1_V of LDP_1
-- Compiling entity LD_1
-- Compiling architecture LD_1_V of LD_1
-- Compiling entity LUT1
-- Compiling architecture LUT1_V of LUT1
-- Compiling entity LUT1_D
-- Compiling architecture LUT1_D_V of LUT1_D
-- Compiling entity LUT1_L
-- Compiling architecture LUT1_L_V of LUT1_L
-- Compiling entity LUT2
-- Compiling architecture LUT2_V of LUT2
-- Compiling entity LUT2_D
-- Compiling architecture LUT2_D_V of LUT2_D
-- Compiling entity LUT2_L
-- Compiling architecture LUT2_L_V of LUT2_L
-- Compiling entity LUT3
-- Compiling architecture LUT3_V of LUT3
-- Compiling entity LUT3_D
-- Compiling architecture LUT3_D_V of LUT3_D
-- Compiling entity LUT3_L
-- Compiling architecture LUT3_L_V of LUT3_L
-- Compiling entity LUT4
-- Compiling architecture LUT4_V of LUT4
-- Compiling entity LUT4_D
-- Compiling architecture LUT4_D_V of LUT4_D
-- Compiling entity LUT4_L
-- Compiling architecture LUT4_L_V of LUT4_L
-- Compiling entity MULT18X18
-- Compiling architecture MULT18X18_V of MULT18X18
-- Compiling entity MULT18X18S
-- Compiling architecture MULT18X18S_V of MULT18X18S
-- Compiling entity MULT_AND
-- Compiling architecture MULT_AND_V of MULT_AND
-- Compiling entity MUXCY
-- Compiling architecture MUXCY_V of MUXCY
-- Compiling entity MUXCY_D
-- Compiling architecture MUXCY_D_V of MUXCY_D
-- Compiling entity MUXCY_L
-- Compiling architecture MUXCY_L_V of MUXCY_L
-- Compiling entity MUXF5
-- Compiling architecture MUXF5_V of MUXF5
-- Compiling entity MUXF5_D
-- Compiling architecture MUXF5_D_V of MUXF5_D
-- Compiling entity MUXF5_L
-- Compiling architecture MUXF5_L_V of MUXF5_L
-- Compiling entity MUXF6
-- Compiling architecture MUXF6_V of MUXF6
-- Compiling entity MUXF6_D
-- Compiling architecture MUXF6_D_V of MUXF6_D
-- Compiling entity MUXF6_L
-- Compiling architecture MUXF6_L_V of MUXF6_L
-- Compiling entity MUXF7
-- Compiling architecture MUXF7_V of MUXF7
-- Compiling entity MUXF7_D
-- Compiling architecture MUXF7_D_V of MUXF7_D
-- Compiling entity MUXF7_L
-- Compiling architecture MUXF7_L_V of MUXF7_L
-- Compiling entity MUXF8
-- Compiling architecture MUXF8_V of MUXF8
-- Compiling entity MUXF8_D
-- Compiling architecture MUXF8_D_V of MUXF8_D
-- Compiling entity MUXF8_L
-- Compiling architecture MUXF8_L_V of MUXF8_L
-- Compiling entity NAND2
-- Compiling architecture NAND2_V of NAND2
-- Compiling entity NAND2B1
-- Compiling architecture NAND2B1_V of NAND2B1
-- Compiling entity NAND2B2
-- Compiling architecture NAND2B2_V of NAND2B2
-- Compiling entity NAND3
-- Compiling architecture NAND3_V of NAND3
-- Compiling entity NAND3B1
-- Compiling architecture NAND3B1_V of NAND3B1
-- Compiling entity NAND3B2
-- Compiling architecture NAND3B2_V of NAND3B2
-- Compiling entity NAND3B3
-- Compiling architecture NAND3B3_V of NAND3B3
-- Compiling entity NAND4
-- Compiling architecture NAND4_V of NAND4
-- Compiling entity NAND4B1
-- Compiling architecture NAND4B1_V of NAND4B1
-- Compiling entity NAND4B2
-- Compiling architecture NAND4B2_V of NAND4B2
-- Compiling entity NAND4B3
-- Compiling architecture NAND4B3_V of NAND4B3
-- Compiling entity NAND4B4
-- Compiling architecture NAND4B4_V of NAND4B4
-- Compiling entity NAND5
-- Compiling architecture NAND5_V of NAND5
-- Compiling entity NAND5B1
-- Compiling architecture NAND5B1_V of NAND5B1
-- Compiling entity NAND5B2
-- Compiling architecture NAND5B2_V of NAND5B2
-- Compiling entity NAND5B3
-- Compiling architecture NAND5B3_V of NAND5B3
-- Compiling entity NAND5B4
-- Compiling architecture NAND5B4_V of NAND5B4
-- Compiling entity NAND5B5
-- Compiling architecture NAND5B5_V of NAND5B5
-- Compiling entity NOR2
-- Compiling architecture NOR2_V of NOR2
-- Compiling entity NOR2B1
-- Compiling architecture NOR2B1_V of NOR2B1
-- Compiling entity NOR2B2
-- Compiling architecture NOR2B2_V of NOR2B2
-- Compiling entity NOR3
-- Compiling architecture NOR3_V of NOR3
-- Compiling entity NOR3B1
-- Compiling architecture NOR3B1_V of NOR3B1
-- Compiling entity NOR3B2
-- Compiling architecture NOR3B2_V of NOR3B2
-- Compiling entity NOR3B3
-- Compiling architecture NOR3B3_V of NOR3B3
-- Compiling entity NOR4
-- Compiling architecture NOR4_V of NOR4
-- Compiling entity NOR4B1
-- Compiling architecture NOR4B1_V of NOR4B1
-- Compiling entity NOR4B2
-- Compiling architecture NOR4B2_V of NOR4B2
-- Compiling entity NOR4B3
-- Compiling architecture NOR4B3_V of NOR4B3
-- Compiling entity NOR4B4
-- Compiling architecture NOR4B4_V of NOR4B4
-- Compiling entity NOR5
-- Compiling architecture NOR5_V of NOR5
-- Compiling entity NOR5B1
-- Compiling architecture NOR5B1_V of NOR5B1
-- Compiling entity NOR5B2
-- Compiling architecture NOR5B2_V of NOR5B2
-- Compiling entity NOR5B3
-- Compiling architecture NOR5B3_V of NOR5B3
-- Compiling entity NOR5B4
-- Compiling architecture NOR5B4_V of NOR5B4
-- Compiling entity NOR5B5
-- Compiling architecture NOR5B5_V of NOR5B5
-- Compiling entity OBUF
-- Compiling architecture OBUF_V of OBUF
-- Compiling entity OBUFDS
-- Compiling architecture OBUFDS_V of OBUFDS
-- Compiling entity OBUFDS_BLVDS_25
-- Compiling architecture OBUFDS_BLVDS_25_V of OBUFDS_BLVDS_25
-- Compiling entity OBUFDS_LDT_25
-- Compiling architecture OBUFDS_LDT_25_V of OBUFDS_LDT_25
-- Compiling entity OBUFDS_LVDSEXT_25
-- Compiling architecture OBUFDS_LVDSEXT_25_V of OBUFDS_LVDSEXT_25
-- Compiling entity OBUFDS_LVDSEXT_33
-- Compiling architecture OBUFDS_LVDSEXT_33_V of OBUFDS_LVDSEXT_33
-- Compiling entity OBUFDS_LVDS_25
-- Compiling architecture OBUFDS_LVDS_25_V of OBUFDS_LVDS_25
-- Compiling entity OBUFDS_LVDS_33
-- Compiling architecture OBUFDS_LVDS_33_V of OBUFDS_LVDS_33
-- Compiling entity OBUFDS_LVPECL_25
-- Compiling architecture OBUFDS_LVPECL_25_V of OBUFDS_LVPECL_25
-- Compiling entity OBUFDS_LVPECL_33
-- Compiling architecture OBUFDS_LVPECL_33_V of OBUFDS_LVPECL_33
-- Compiling entity OBUFDS_ULVDS_25
-- Compiling architecture OBUFDS_ULVDS_25_V of OBUFDS_ULVDS_25
-- Compiling entity OBUFT
-- Compiling architecture OBUFT_V of OBUFT
-- Compiling entity OBUFTDS
-- Compiling architecture OBUFTDS_V of OBUFTDS
-- Compiling entity OBUFTDS_BLVDS_25
-- Compiling architecture OBUFTDS_BLVDS_25_V of OBUFTDS_BLVDS_25
-- Compiling entity OBUFTDS_LDT_25
-- Compiling architecture OBUFTDS_LDT_25_V of OBUFTDS_LDT_25
-- Compiling entity OBUFTDS_LVDSEXT_25
-- Compiling architecture OBUFTDS_LVDSEXT_25_V of OBUFTDS_LVDSEXT_25
-- Compiling entity OBUFTDS_LVDSEXT_33
-- Compiling architecture OBUFTDS_LVDSEXT_33_V of OBUFTDS_LVDSEXT_33
-- Compiling entity OBUFTDS_LVDS_25
-- Compiling architecture OBUFTDS_LVDS_25_V of OBUFTDS_LVDS_25
-- Compiling entity OBUFTDS_LVDS_33
-- Compiling architecture OBUFTDS_LVDS_33_V of OBUFTDS_LVDS_33
-- Compiling entity OBUFTDS_LVPECL_25
-- Compiling architecture OBUFTDS_LVPECL_25_V of OBUFTDS_LVPECL_25
-- Compiling entity OBUFTDS_LVPECL_33
-- Compiling architecture OBUFTDS_LVPECL_33_V of OBUFTDS_LVPECL_33
-- Compiling entity OBUFTDS_ULVDS_25
-- Compiling architecture OBUFTDS_ULVDS_25_V of OBUFTDS_ULVDS_25
-- Compiling entity OBUFT_AGP
-- Compiling architecture OBUFT_AGP_V of OBUFT_AGP
-- Compiling entity OBUFT_CTT
-- Compiling architecture OBUFT_CTT_V of OBUFT_CTT
-- Compiling entity OBUFT_F_12
-- Compiling architecture OBUFT_F_12_V of OBUFT_F_12
-- Compiling entity OBUFT_F_16
-- Compiling architecture OBUFT_F_16_V of OBUFT_F_16
-- Compiling entity OBUFT_F_2
-- Compiling architecture OBUFT_F_2_V of OBUFT_F_2
-- Compiling entity OBUFT_F_24
-- Compiling architecture OBUFT_F_24_V of OBUFT_F_24
-- Compiling entity OBUFT_F_4
-- Compiling architecture OBUFT_F_4_V of OBUFT_F_4
-- Compiling entity OBUFT_F_6
-- Compiling architecture OBUFT_F_6_V of OBUFT_F_6
-- Compiling entity OBUFT_F_8
-- Compiling architecture OBUFT_F_8_V of OBUFT_F_8
-- Compiling entity OBUFT_GTL
-- Compiling architecture OBUFT_GTL_V of OBUFT_GTL
-- Compiling entity OBUFT_GTLP
-- Compiling architecture OBUFT_GTLP_V of OBUFT_GTLP
-- Compiling entity OBUFT_GTLP_DCI
-- Compiling architecture OBUFT_GTLP_DCI_V of OBUFT_GTLP_DCI
-- Compiling entity OBUFT_GTL_DCI
-- Compiling architecture OBUFT_GTL_DCI_V of OBUFT_GTL_DCI
-- Compiling entity OBUFT_HSTL_I
-- Compiling architecture OBUFT_HSTL_I_V of OBUFT_HSTL_I
-- Compiling entity OBUFT_HSTL_II
-- Compiling architecture OBUFT_HSTL_II_V of OBUFT_HSTL_II
-- Compiling entity OBUFT_HSTL_III
-- Compiling architecture OBUFT_HSTL_III_V of OBUFT_HSTL_III
-- Compiling entity OBUFT_HSTL_III_18
-- Compiling architecture OBUFT_HSTL_III_18_V of OBUFT_HSTL_III_18
-- Compiling entity OBUFT_HSTL_III_DCI
-- Compiling architecture OBUFT_HSTL_III_DCI_V of OBUFT_HSTL_III_DCI
-- Compiling entity OBUFT_HSTL_III_DCI_18
-- Compiling architecture OBUFT_HSTL_III_DCI_18_V of OBUFT_HSTL_III_DCI_18
-- Compiling entity OBUFT_HSTL_II_18
-- Compiling architecture OBUFT_HSTL_II_18_V of OBUFT_HSTL_II_18
-- Compiling entity OBUFT_HSTL_II_DCI
-- Compiling architecture OBUFT_HSTL_II_DCI_V of OBUFT_HSTL_II_DCI
-- Compiling entity OBUFT_HSTL_II_DCI_18
-- Compiling architecture OBUFT_HSTL_II_DCI_18_V of OBUFT_HSTL_II_DCI_18
-- Compiling entity OBUFT_HSTL_IV
-- Compiling architecture OBUFT_HSTL_IV_V of OBUFT_HSTL_IV
-- Compiling entity OBUFT_HSTL_IV_18
-- Compiling architecture OBUFT_HSTL_IV_18_V of OBUFT_HSTL_IV_18
-- Compiling entity OBUFT_HSTL_IV_DCI
-- Compiling architecture OBUFT_HSTL_IV_DCI_V of OBUFT_HSTL_IV_DCI
-- Compiling entity OBUFT_HSTL_IV_DCI_18
-- Compiling architecture OBUFT_HSTL_IV_DCI_18_V of OBUFT_HSTL_IV_DCI_18
-- Compiling entity OBUFT_HSTL_I_18
-- Compiling architecture OBUFT_HSTL_I_18_V of OBUFT_HSTL_I_18
-- Compiling entity OBUFT_HSTL_I_DCI
-- Compiling architecture OBUFT_HSTL_I_DCI_V of OBUFT_HSTL_I_DCI
-- Compiling entity OBUFT_HSTL_I_DCI_18
-- Compiling architecture OBUFT_HSTL_I_DCI_18_V of OBUFT_HSTL_I_DCI_18
-- Compiling entity OBUFT_LVCMOS12
-- Compiling architecture OBUFT_LVCMOS12_V of OBUFT_LVCMOS12
-- Compiling entity OBUFT_LVCMOS12_F_2
-- Compiling architecture OBUFT_LVCMOS12_F_2_V of OBUFT_LVCMOS12_F_2
-- Compiling entity OBUFT_LVCMOS12_F_4
-- Compiling architecture OBUFT_LVCMOS12_F_4_V of OBUFT_LVCMOS12_F_4
-- Compiling entity OBUFT_LVCMOS12_F_6
-- Compiling architecture OBUFT_LVCMOS12_F_6_V of OBUFT_LVCMOS12_F_6
-- Compiling entity OBUFT_LVCMOS12_F_8
-- Compiling architecture OBUFT_LVCMOS12_F_8_V of OBUFT_LVCMOS12_F_8
-- Compiling entity OBUFT_LVCMOS12_S_2
-- Compiling architecture OBUFT_LVCMOS12_S_2_V of OBUFT_LVCMOS12_S_2
-- Compiling entity OBUFT_LVCMOS12_S_4
-- Compiling architecture OBUFT_LVCMOS12_S_4_V of OBUFT_LVCMOS12_S_4
-- Compiling entity OBUFT_LVCMOS12_S_6
-- Compiling architecture OBUFT_LVCMOS12_S_6_V of OBUFT_LVCMOS12_S_6
-- Compiling entity OBUFT_LVCMOS12_S_8
-- Compiling architecture OBUFT_LVCMOS12_S_8_V of OBUFT_LVCMOS12_S_8
-- Compiling entity OBUFT_LVCMOS15
-- Compiling architecture OBUFT_LVCMOS15_V of OBUFT_LVCMOS15
-- Compiling entity OBUFT_LVCMOS15_F_12
-- Compiling architecture OBUFT_LVCMOS15_F_12_V of OBUFT_LVCMOS15_F_12
-- Compiling entity OBUFT_LVCMOS15_F_16
-- Compiling architecture OBUFT_LVCMOS15_F_16_V of OBUFT_LVCMOS15_F_16
-- Compiling entity OBUFT_LVCMOS15_F_2
-- Compiling architecture OBUFT_LVCMOS15_F_2_V of OBUFT_LVCMOS15_F_2
-- Compiling entity OBUFT_LVCMOS15_F_4
-- Compiling architecture OBUFT_LVCMOS15_F_4_V of OBUFT_LVCMOS15_F_4
-- Compiling entity OBUFT_LVCMOS15_F_6
-- Compiling architecture OBUFT_LVCMOS15_F_6_V of OBUFT_LVCMOS15_F_6
-- Compiling entity OBUFT_LVCMOS15_F_8
-- Compiling architecture OBUFT_LVCMOS15_F_8_V of OBUFT_LVCMOS15_F_8
-- Compiling entity OBUFT_LVCMOS15_S_12
-- Compiling architecture OBUFT_LVCMOS15_S_12_V of OBUFT_LVCMOS15_S_12
-- Compiling entity OBUFT_LVCMOS15_S_16
-- Compiling architecture OBUFT_LVCMOS15_S_16_V of OBUFT_LVCMOS15_S_16
-- Compiling entity OBUFT_LVCMOS15_S_2
-- Compiling architecture OBUFT_LVCMOS15_S_2_V of OBUFT_LVCMOS15_S_2
-- Compiling entity OBUFT_LVCMOS15_S_4
-- Compiling architecture OBUFT_LVCMOS15_S_4_V of OBUFT_LVCMOS15_S_4
-- Compiling entity OBUFT_LVCMOS15_S_6
-- Compiling architecture OBUFT_LVCMOS15_S_6_V of OBUFT_LVCMOS15_S_6
-- Compiling entity OBUFT_LVCMOS15_S_8
-- Compiling architecture OBUFT_LVCMOS15_S_8_V of OBUFT_LVCMOS15_S_8
-- Compiling entity OBUFT_LVCMOS18
-- Compiling architecture OBUFT_LVCMOS18_V of OBUFT_LVCMOS18
-- Compiling entity OBUFT_LVCMOS18_F_12
-- Compiling architecture OBUFT_LVCMOS18_F_12_V of OBUFT_LVCMOS18_F_12
-- Compiling entity OBUFT_LVCMOS18_F_16
-- Compiling architecture OBUFT_LVCMOS18_F_16_V of OBUFT_LVCMOS18_F_16
-- Compiling entity OBUFT_LVCMOS18_F_2
-- Compiling architecture OBUFT_LVCMOS18_F_2_V of OBUFT_LVCMOS18_F_2
-- Compiling entity OBUFT_LVCMOS18_F_4
-- Compiling architecture OBUFT_LVCMOS18_F_4_V of OBUFT_LVCMOS18_F_4
-- Compiling entity OBUFT_LVCMOS18_F_6
-- Compiling architecture OBUFT_LVCMOS18_F_6_V of OBUFT_LVCMOS18_F_6
-- Compiling entity OBUFT_LVCMOS18_F_8
-- Compiling architecture OBUFT_LVCMOS18_F_8_V of OBUFT_LVCMOS18_F_8
-- Compiling entity OBUFT_LVCMOS18_S_12
-- Compiling architecture OBUFT_LVCMOS18_S_12_V of OBUFT_LVCMOS18_S_12
-- Compiling entity OBUFT_LVCMOS18_S_16
-- Compiling architecture OBUFT_LVCMOS18_S_16_V of OBUFT_LVCMOS18_S_16
-- Compiling entity OBUFT_LVCMOS18_S_2
-- Compiling architecture OBUFT_LVCMOS18_S_2_V of OBUFT_LVCMOS18_S_2
-- Compiling entity OBUFT_LVCMOS18_S_4
-- Compiling architecture OBUFT_LVCMOS18_S_4_V of OBUFT_LVCMOS18_S_4
-- Compiling entity OBUFT_LVCMOS18_S_6
-- Compiling architecture OBUFT_LVCMOS18_S_6_V of OBUFT_LVCMOS18_S_6
-- Compiling entity OBUFT_LVCMOS18_S_8
-- Compiling architecture OBUFT_LVCMOS18_S_8_V of OBUFT_LVCMOS18_S_8
-- Compiling entity OBUFT_LVCMOS2
-- Compiling architecture OBUFT_LVCMOS2_V of OBUFT_LVCMOS2
-- Compiling entity OBUFT_LVCMOS25
-- Compiling architecture OBUFT_LVCMOS25_V of OBUFT_LVCMOS25
-- Compiling entity OBUFT_LVCMOS25_F_12
-- Compiling architecture OBUFT_LVCMOS25_F_12_V of OBUFT_LVCMOS25_F_12
-- Compiling entity OBUFT_LVCMOS25_F_16
-- Compiling architecture OBUFT_LVCMOS25_F_16_V of OBUFT_LVCMOS25_F_16
-- Compiling entity OBUFT_LVCMOS25_F_2
-- Compiling architecture OBUFT_LVCMOS25_F_2_V of OBUFT_LVCMOS25_F_2
-- Compiling entity OBUFT_LVCMOS25_F_24
-- Compiling architecture OBUFT_LVCMOS25_F_24_V of OBUFT_LVCMOS25_F_24
-- Compiling entity OBUFT_LVCMOS25_F_4
-- Compiling architecture OBUFT_LVCMOS25_F_4_V of OBUFT_LVCMOS25_F_4
-- Compiling entity OBUFT_LVCMOS25_F_6
-- Compiling architecture OBUFT_LVCMOS25_F_6_V of OBUFT_LVCMOS25_F_6
-- Compiling entity OBUFT_LVCMOS25_F_8
-- Compiling architecture OBUFT_LVCMOS25_F_8_V of OBUFT_LVCMOS25_F_8
-- Compiling entity OBUFT_LVCMOS25_S_12
-- Compiling architecture OBUFT_LVCMOS25_S_12_V of OBUFT_LVCMOS25_S_12
-- Compiling entity OBUFT_LVCMOS25_S_16
-- Compiling architecture OBUFT_LVCMOS25_S_16_V of OBUFT_LVCMOS25_S_16
-- Compiling entity OBUFT_LVCMOS25_S_2
-- Compiling architecture OBUFT_LVCMOS25_S_2_V of OBUFT_LVCMOS25_S_2
-- Compiling entity OBUFT_LVCMOS25_S_24
-- Compiling architecture OBUFT_LVCMOS25_S_24_V of OBUFT_LVCMOS25_S_24
-- Compiling entity OBUFT_LVCMOS25_S_4
-- Compiling architecture OBUFT_LVCMOS25_S_4_V of OBUFT_LVCMOS25_S_4
-- Compiling entity OBUFT_LVCMOS25_S_6
-- Compiling architecture OBUFT_LVCMOS25_S_6_V of OBUFT_LVCMOS25_S_6
-- Compiling entity OBUFT_LVCMOS25_S_8
-- Compiling architecture OBUFT_LVCMOS25_S_8_V of OBUFT_LVCMOS25_S_8
-- Compiling entity OBUFT_LVCMOS33
-- Compiling architecture OBUFT_LVCMOS33_V of OBUFT_LVCMOS33
-- Compiling entity OBUFT_LVCMOS33_F_12
-- Compiling architecture OBUFT_LVCMOS33_F_12_V of OBUFT_LVCMOS33_F_12
-- Compiling entity OBUFT_LVCMOS33_F_16
-- Compiling architecture OBUFT_LVCMOS33_F_16_V of OBUFT_LVCMOS33_F_16
-- Compiling entity OBUFT_LVCMOS33_F_2
-- Compiling architecture OBUFT_LVCMOS33_F_2_V of OBUFT_LVCMOS33_F_2
-- Compiling entity OBUFT_LVCMOS33_F_24
-- Compiling architecture OBUFT_LVCMOS33_F_24_V of OBUFT_LVCMOS33_F_24
-- Compiling entity OBUFT_LVCMOS33_F_4
-- Compiling architecture OBUFT_LVCMOS33_F_4_V of OBUFT_LVCMOS33_F_4
-- Compiling entity OBUFT_LVCMOS33_F_6
-- Compiling architecture OBUFT_LVCMOS33_F_6_V of OBUFT_LVCMOS33_F_6
-- Compiling entity OBUFT_LVCMOS33_F_8
-- Compiling architecture OBUFT_LVCMOS33_F_8_V of OBUFT_LVCMOS33_F_8
-- Compiling entity OBUFT_LVCMOS33_S_12
-- Compiling architecture OBUFT_LVCMOS33_S_12_V of OBUFT_LVCMOS33_S_12
-- Compiling entity OBUFT_LVCMOS33_S_16
-- Compiling architecture OBUFT_LVCMOS33_S_16_V of OBUFT_LVCMOS33_S_16
-- Compiling entity OBUFT_LVCMOS33_S_2
-- Compiling architecture OBUFT_LVCMOS33_S_2_V of OBUFT_LVCMOS33_S_2
-- Compiling entity OBUFT_LVCMOS33_S_24
-- Compiling architecture OBUFT_LVCMOS33_S_24_V of OBUFT_LVCMOS33_S_24
-- Compiling entity OBUFT_LVCMOS33_S_4
-- Compiling architecture OBUFT_LVCMOS33_S_4_V of OBUFT_LVCMOS33_S_4
-- Compiling entity OBUFT_LVCMOS33_S_6
-- Compiling architecture OBUFT_LVCMOS33_S_6_V of OBUFT_LVCMOS33_S_6
-- Compiling entity OBUFT_LVCMOS33_S_8
-- Compiling architecture OBUFT_LVCMOS33_S_8_V of OBUFT_LVCMOS33_S_8
-- Compiling entity OBUFT_LVDCI_15
-- Compiling architecture OBUFT_LVDCI_15_V of OBUFT_LVDCI_15
-- Compiling entity OBUFT_LVDCI_18
-- Compiling architecture OBUFT_LVDCI_18_V of OBUFT_LVDCI_18
-- Compiling entity OBUFT_LVDCI_25
-- Compiling architecture OBUFT_LVDCI_25_V of OBUFT_LVDCI_25
-- Compiling entity OBUFT_LVDCI_33
-- Compiling architecture OBUFT_LVDCI_33_V of OBUFT_LVDCI_33
-- Compiling entity OBUFT_LVDCI_DV2_15
-- Compiling architecture OBUFT_LVDCI_DV2_15_V of OBUFT_LVDCI_DV2_15
-- Compiling entity OBUFT_LVDCI_DV2_18
-- Compiling architecture OBUFT_LVDCI_DV2_18_V of OBUFT_LVDCI_DV2_18
-- Compiling entity OBUFT_LVDCI_DV2_25
-- Compiling architecture OBUFT_LVDCI_DV2_25_V of OBUFT_LVDCI_DV2_25
-- Compiling entity OBUFT_LVDCI_DV2_33
-- Compiling architecture OBUFT_LVDCI_DV2_33_V of OBUFT_LVDCI_DV2_33
-- Compiling entity OBUFT_LVDS
-- Compiling architecture OBUFT_LVDS_V of OBUFT_LVDS
-- Compiling entity OBUFT_LVPECL
-- Compiling architecture OBUFT_LVPECL_V of OBUFT_LVPECL
-- Compiling entity OBUFT_LVTTL
-- Compiling architecture OBUFT_LVTTL_V of OBUFT_LVTTL
-- Compiling entity OBUFT_LVTTL_F_12
-- Compiling architecture OBUFT_LVTTL_F_12_V of OBUFT_LVTTL_F_12
-- Compiling entity OBUFT_LVTTL_F_16
-- Compiling architecture OBUFT_LVTTL_F_16_V of OBUFT_LVTTL_F_16
-- Compiling entity OBUFT_LVTTL_F_2
-- Compiling architecture OBUFT_LVTTL_F_2_V of OBUFT_LVTTL_F_2
-- Compiling entity OBUFT_LVTTL_F_24
-- Compiling architecture OBUFT_LVTTL_F_24_V of OBUFT_LVTTL_F_24
-- Compiling entity OBUFT_LVTTL_F_4
-- Compiling architecture OBUFT_LVTTL_F_4_V of OBUFT_LVTTL_F_4
-- Compiling entity OBUFT_LVTTL_F_6
-- Compiling architecture OBUFT_LVTTL_F_6_V of OBUFT_LVTTL_F_6
-- Compiling entity OBUFT_LVTTL_F_8
-- Compiling architecture OBUFT_LVTTL_F_8_V of OBUFT_LVTTL_F_8
-- Compiling entity OBUFT_LVTTL_S_12
-- Compiling architecture OBUFT_LVTTL_S_12_V of OBUFT_LVTTL_S_12
-- Compiling entity OBUFT_LVTTL_S_16
-- Compiling architecture OBUFT_LVTTL_S_16_V of OBUFT_LVTTL_S_16
-- Compiling entity OBUFT_LVTTL_S_2
-- Compiling architecture OBUFT_LVTTL_S_2_V of OBUFT_LVTTL_S_2
-- Compiling entity OBUFT_LVTTL_S_24
-- Compiling architecture OBUFT_LVTTL_S_24_V of OBUFT_LVTTL_S_24
-- Compiling entity OBUFT_LVTTL_S_4
-- Compiling architecture OBUFT_LVTTL_S_4_V of OBUFT_LVTTL_S_4
-- Compiling entity OBUFT_LVTTL_S_6
-- Compiling architecture OBUFT_LVTTL_S_6_V of OBUFT_LVTTL_S_6
-- Compiling entity OBUFT_LVTTL_S_8
-- Compiling architecture OBUFT_LVTTL_S_8_V of OBUFT_LVTTL_S_8
-- Compiling entity OBUFT_PCI33_3
-- Compiling architecture OBUFT_PCI33_3_V of OBUFT_PCI33_3
-- Compiling entity OBUFT_PCI33_5
-- Compiling architecture OBUFT_PCI33_5_V of OBUFT_PCI33_5
-- Compiling entity OBUFT_PCI66_3
-- Compiling architecture OBUFT_PCI66_3_V of OBUFT_PCI66_3
-- Compiling entity OBUFT_PCIX
-- Compiling architecture OBUFT_PCIX_V of OBUFT_PCIX
-- Compiling entity OBUFT_PCIX66_3
-- Compiling architecture OBUFT_PCIX66_3_V of OBUFT_PCIX66_3
-- Compiling entity OBUFT_SSTL18_I
-- Compiling architecture OBUFT_SSTL18_I_V of OBUFT_SSTL18_I
-- Compiling entity OBUFT_SSTL18_II
-- Compiling architecture OBUFT_SSTL18_II_V of OBUFT_SSTL18_II
-- Compiling entity OBUFT_SSTL18_II_DCI
-- Compiling architecture OBUFT_SSTL18_II_DCI_V of OBUFT_SSTL18_II_DCI
-- Compiling entity OBUFT_SSTL18_I_DCI
-- Compiling architecture OBUFT_SSTL18_I_DCI_V of OBUFT_SSTL18_I_DCI
-- Compiling entity OBUFT_SSTL2_I
-- Compiling architecture OBUFT_SSTL2_I_V of OBUFT_SSTL2_I
-- Compiling entity OBUFT_SSTL2_II
-- Compiling architecture OBUFT_SSTL2_II_V of OBUFT_SSTL2_II
-- Compiling entity OBUFT_SSTL2_II_DCI
-- Compiling architecture OBUFT_SSTL2_II_DCI_V of OBUFT_SSTL2_II_DCI
-- Compiling entity OBUFT_SSTL2_I_DCI
-- Compiling architecture OBUFT_SSTL2_I_DCI_V of OBUFT_SSTL2_I_DCI
-- Compiling entity OBUFT_SSTL3_I
-- Compiling architecture OBUFT_SSTL3_I_V of OBUFT_SSTL3_I
-- Compiling entity OBUFT_SSTL3_II
-- Compiling architecture OBUFT_SSTL3_II_V of OBUFT_SSTL3_II
-- Compiling entity OBUFT_SSTL3_II_DCI
-- Compiling architecture OBUFT_SSTL3_II_DCI_V of OBUFT_SSTL3_II_DCI
-- Compiling entity OBUFT_SSTL3_I_DCI
-- Compiling architecture OBUFT_SSTL3_I_DCI_V of OBUFT_SSTL3_I_DCI
-- Compiling entity OBUFT_S_12
-- Compiling architecture OBUFT_S_12_V of OBUFT_S_12
-- Compiling entity OBUFT_S_16
-- Compiling architecture OBUFT_S_16_V of OBUFT_S_16
-- Compiling entity OBUFT_S_2
-- Compiling architecture OBUFT_S_2_V of OBUFT_S_2
-- Compiling entity OBUFT_S_24
-- Compiling architecture OBUFT_S_24_V of OBUFT_S_24
-- Compiling entity OBUFT_S_4
-- Compiling architecture OBUFT_S_4_V of OBUFT_S_4
-- Compiling entity OBUFT_S_6
-- Compiling architecture OBUFT_S_6_V of OBUFT_S_6
-- Compiling entity OBUFT_S_8
-- Compiling architecture OBUFT_S_8_V of OBUFT_S_8
-- Compiling entity OBUF_AGP
-- Compiling architecture OBUF_AGP_V of OBUF_AGP
-- Compiling entity OBUF_CTT
-- Compiling architecture OBUF_CTT_V of OBUF_CTT
-- Compiling entity OBUF_F_12
-- Compiling architecture OBUF_F_12_V of OBUF_F_12
-- Compiling entity OBUF_F_16
-- Compiling architecture OBUF_F_16_V of OBUF_F_16
-- Compiling entity OBUF_F_2
-- Compiling architecture OBUF_F_2_V of OBUF_F_2
-- Compiling entity OBUF_F_24
-- Compiling architecture OBUF_F_24_V of OBUF_F_24
-- Compiling entity OBUF_F_4
-- Compiling architecture OBUF_F_4_V of OBUF_F_4
-- Compiling entity OBUF_F_6
-- Compiling architecture OBUF_F_6_V of OBUF_F_6
-- Compiling entity OBUF_F_8
-- Compiling architecture OBUF_F_8_V of OBUF_F_8
-- Compiling entity OBUF_GTL
-- Compiling architecture OBUF_GTL_V of OBUF_GTL
-- Compiling entity OBUF_GTLP
-- Compiling architecture OBUF_GTLP_V of OBUF_GTLP
-- Compiling entity OBUF_GTLP_DCI
-- Compiling architecture OBUF_GTLP_DCI_V of OBUF_GTLP_DCI
-- Compiling entity OBUF_GTL_DCI
-- Compiling architecture OBUF_GTL_DCI_V of OBUF_GTL_DCI
-- Compiling entity OBUF_HSTL_I
-- Compiling architecture OBUF_HSTL_I_V of OBUF_HSTL_I
-- Compiling entity OBUF_HSTL_II
-- Compiling architecture OBUF_HSTL_II_V of OBUF_HSTL_II
-- Compiling entity OBUF_HSTL_III
-- Compiling architecture OBUF_HSTL_III_V of OBUF_HSTL_III
-- Compiling entity OBUF_HSTL_III_18
-- Compiling architecture OBUF_HSTL_III_18_V of OBUF_HSTL_III_18
-- Compiling entity OBUF_HSTL_III_DCI
-- Compiling architecture OBUF_HSTL_III_DCI_V of OBUF_HSTL_III_DCI
-- Compiling entity OBUF_HSTL_III_DCI_18
-- Compiling architecture OBUF_HSTL_III_DCI_18_V of OBUF_HSTL_III_DCI_18
-- Compiling entity OBUF_HSTL_II_18
-- Compiling architecture OBUF_HSTL_II_18_V of OBUF_HSTL_II_18
-- Compiling entity OBUF_HSTL_II_DCI
-- Compiling architecture OBUF_HSTL_II_DCI_V of OBUF_HSTL_II_DCI
-- Compiling entity OBUF_HSTL_II_DCI_18
-- Compiling architecture OBUF_HSTL_II_DCI_18_V of OBUF_HSTL_II_DCI_18
-- Compiling entity OBUF_HSTL_IV
-- Compiling architecture OBUF_HSTL_IV_V of OBUF_HSTL_IV
-- Compiling entity OBUF_HSTL_IV_18
-- Compiling architecture OBUF_HSTL_IV_18_V of OBUF_HSTL_IV_18
-- Compiling entity OBUF_HSTL_IV_DCI
-- Compiling architecture OBUF_HSTL_IV_DCI_V of OBUF_HSTL_IV_DCI
-- Compiling entity OBUF_HSTL_IV_DCI_18
-- Compiling architecture OBUF_HSTL_IV_DCI_18_V of OBUF_HSTL_IV_DCI_18
-- Compiling entity OBUF_HSTL_I_18
-- Compiling architecture OBUF_HSTL_I_18_V of OBUF_HSTL_I_18
-- Compiling entity OBUF_HSTL_I_DCI
-- Compiling architecture OBUF_HSTL_I_DCI_V of OBUF_HSTL_I_DCI
-- Compiling entity OBUF_HSTL_I_DCI_18
-- Compiling architecture OBUF_HSTL_I_DCI_18_V of OBUF_HSTL_I_DCI_18
-- Compiling entity OBUF_LVCMOS12
-- Compiling architecture OBUF_LVCMOS12_V of OBUF_LVCMOS12
-- Compiling entity OBUF_LVCMOS12_F_2
-- Compiling architecture OBUF_LVCMOS12_F_2_V of OBUF_LVCMOS12_F_2
-- Compiling entity OBUF_LVCMOS12_F_4
-- Compiling architecture OBUF_LVCMOS12_F_4_V of OBUF_LVCMOS12_F_4
-- Compiling entity OBUF_LVCMOS12_F_6
-- Compiling architecture OBUF_LVCMOS12_F_6_V of OBUF_LVCMOS12_F_6
-- Compiling entity OBUF_LVCMOS12_F_8
-- Compiling architecture OBUF_LVCMOS12_F_8_V of OBUF_LVCMOS12_F_8
-- Compiling entity OBUF_LVCMOS12_S_2
-- Compiling architecture OBUF_LVCMOS12_S_2_V of OBUF_LVCMOS12_S_2
-- Compiling entity OBUF_LVCMOS12_S_4
-- Compiling architecture OBUF_LVCMOS12_S_4_V of OBUF_LVCMOS12_S_4
-- Compiling entity OBUF_LVCMOS12_S_6
-- Compiling architecture OBUF_LVCMOS12_S_6_V of OBUF_LVCMOS12_S_6
-- Compiling entity OBUF_LVCMOS12_S_8
-- Compiling architecture OBUF_LVCMOS12_S_8_V of OBUF_LVCMOS12_S_8
-- Compiling entity OBUF_LVCMOS15
-- Compiling architecture OBUF_LVCMOS15_V of OBUF_LVCMOS15
-- Compiling entity OBUF_LVCMOS15_F_12
-- Compiling architecture OBUF_LVCMOS15_F_12_V of OBUF_LVCMOS15_F_12
-- Compiling entity OBUF_LVCMOS15_F_16
-- Compiling architecture OBUF_LVCMOS15_F_16_V of OBUF_LVCMOS15_F_16
-- Compiling entity OBUF_LVCMOS15_F_2
-- Compiling architecture OBUF_LVCMOS15_F_2_V of OBUF_LVCMOS15_F_2
-- Compiling entity OBUF_LVCMOS15_F_4
-- Compiling architecture OBUF_LVCMOS15_F_4_V of OBUF_LVCMOS15_F_4
-- Compiling entity OBUF_LVCMOS15_F_6
-- Compiling architecture OBUF_LVCMOS15_F_6_V of OBUF_LVCMOS15_F_6
-- Compiling entity OBUF_LVCMOS15_F_8
-- Compiling architecture OBUF_LVCMOS15_F_8_V of OBUF_LVCMOS15_F_8
-- Compiling entity OBUF_LVCMOS15_S_12
-- Compiling architecture OBUF_LVCMOS15_S_12_V of OBUF_LVCMOS15_S_12
-- Compiling entity OBUF_LVCMOS15_S_16
-- Compiling architecture OBUF_LVCMOS15_S_16_V of OBUF_LVCMOS15_S_16
-- Compiling entity OBUF_LVCMOS15_S_2
-- Compiling architecture OBUF_LVCMOS15_S_2_V of OBUF_LVCMOS15_S_2
-- Compiling entity OBUF_LVCMOS15_S_4
-- Compiling architecture OBUF_LVCMOS15_S_4_V of OBUF_LVCMOS15_S_4
-- Compiling entity OBUF_LVCMOS15_S_6
-- Compiling architecture OBUF_LVCMOS15_S_6_V of OBUF_LVCMOS15_S_6
-- Compiling entity OBUF_LVCMOS15_S_8
-- Compiling architecture OBUF_LVCMOS15_S_8_V of OBUF_LVCMOS15_S_8
-- Compiling entity OBUF_LVCMOS18
-- Compiling architecture OBUF_LVCMOS18_V of OBUF_LVCMOS18
-- Compiling entity OBUF_LVCMOS18_F_12
-- Compiling architecture OBUF_LVCMOS18_F_12_V of OBUF_LVCMOS18_F_12
-- Compiling entity OBUF_LVCMOS18_F_16
-- Compiling architecture OBUF_LVCMOS18_F_16_V of OBUF_LVCMOS18_F_16
-- Compiling entity OBUF_LVCMOS18_F_2
-- Compiling architecture OBUF_LVCMOS18_F_2_V of OBUF_LVCMOS18_F_2
-- Compiling entity OBUF_LVCMOS18_F_4
-- Compiling architecture OBUF_LVCMOS18_F_4_V of OBUF_LVCMOS18_F_4
-- Compiling entity OBUF_LVCMOS18_F_6
-- Compiling architecture OBUF_LVCMOS18_F_6_V of OBUF_LVCMOS18_F_6
-- Compiling entity OBUF_LVCMOS18_F_8
-- Compiling architecture OBUF_LVCMOS18_F_8_V of OBUF_LVCMOS18_F_8
-- Compiling entity OBUF_LVCMOS18_S_12
-- Compiling architecture OBUF_LVCMOS18_S_12_V of OBUF_LVCMOS18_S_12
-- Compiling entity OBUF_LVCMOS18_S_16
-- Compiling architecture OBUF_LVCMOS18_S_16_V of OBUF_LVCMOS18_S_16
-- Compiling entity OBUF_LVCMOS18_S_2
-- Compiling architecture OBUF_LVCMOS18_S_2_V of OBUF_LVCMOS18_S_2
-- Compiling entity OBUF_LVCMOS18_S_4
-- Compiling architecture OBUF_LVCMOS18_S_4_V of OBUF_LVCMOS18_S_4
-- Compiling entity OBUF_LVCMOS18_S_6
-- Compiling architecture OBUF_LVCMOS18_S_6_V of OBUF_LVCMOS18_S_6
-- Compiling entity OBUF_LVCMOS18_S_8
-- Compiling architecture OBUF_LVCMOS18_S_8_V of OBUF_LVCMOS18_S_8
-- Compiling entity OBUF_LVCMOS2
-- Compiling architecture OBUF_LVCMOS2_V of OBUF_LVCMOS2
-- Compiling entity OBUF_LVCMOS25
-- Compiling architecture OBUF_LVCMOS25_V of OBUF_LVCMOS25
-- Compiling entity OBUF_LVCMOS25_F_12
-- Compiling architecture OBUF_LVCMOS25_F_12_V of OBUF_LVCMOS25_F_12
-- Compiling entity OBUF_LVCMOS25_F_16
-- Compiling architecture OBUF_LVCMOS25_F_16_V of OBUF_LVCMOS25_F_16
-- Compiling entity OBUF_LVCMOS25_F_2
-- Compiling architecture OBUF_LVCMOS25_F_2_V of OBUF_LVCMOS25_F_2
-- Compiling entity OBUF_LVCMOS25_F_24
-- Compiling architecture OBUF_LVCMOS25_F_24_V of OBUF_LVCMOS25_F_24
-- Compiling entity OBUF_LVCMOS25_F_4
-- Compiling architecture OBUF_LVCMOS25_F_4_V of OBUF_LVCMOS25_F_4
-- Compiling entity OBUF_LVCMOS25_F_6
-- Compiling architecture OBUF_LVCMOS25_F_6_V of OBUF_LVCMOS25_F_6
-- Compiling entity OBUF_LVCMOS25_F_8
-- Compiling architecture OBUF_LVCMOS25_F_8_V of OBUF_LVCMOS25_F_8
-- Compiling entity OBUF_LVCMOS25_S_12
-- Compiling architecture OBUF_LVCMOS25_S_12_V of OBUF_LVCMOS25_S_12
-- Compiling entity OBUF_LVCMOS25_S_16
-- Compiling architecture OBUF_LVCMOS25_S_16_V of OBUF_LVCMOS25_S_16
-- Compiling entity OBUF_LVCMOS25_S_2
-- Compiling architecture OBUF_LVCMOS25_S_2_V of OBUF_LVCMOS25_S_2
-- Compiling entity OBUF_LVCMOS25_S_24
-- Compiling architecture OBUF_LVCMOS25_S_24_V of OBUF_LVCMOS25_S_24
-- Compiling entity OBUF_LVCMOS25_S_4
-- Compiling architecture OBUF_LVCMOS25_S_4_V of OBUF_LVCMOS25_S_4
-- Compiling entity OBUF_LVCMOS25_S_6
-- Compiling architecture OBUF_LVCMOS25_S_6_V of OBUF_LVCMOS25_S_6
-- Compiling entity OBUF_LVCMOS25_S_8
-- Compiling architecture OBUF_LVCMOS25_S_8_V of OBUF_LVCMOS25_S_8
-- Compiling entity OBUF_LVCMOS33
-- Compiling architecture OBUF_LVCMOS33_V of OBUF_LVCMOS33
-- Compiling entity OBUF_LVCMOS33_F_12
-- Compiling architecture OBUF_LVCMOS33_F_12_V of OBUF_LVCMOS33_F_12
-- Compiling entity OBUF_LVCMOS33_F_16
-- Compiling architecture OBUF_LVCMOS33_F_16_V of OBUF_LVCMOS33_F_16
-- Compiling entity OBUF_LVCMOS33_F_2
-- Compiling architecture OBUF_LVCMOS33_F_2_V of OBUF_LVCMOS33_F_2
-- Compiling entity OBUF_LVCMOS33_F_24
-- Compiling architecture OBUF_LVCMOS33_F_24_V of OBUF_LVCMOS33_F_24
-- Compiling entity OBUF_LVCMOS33_F_4
-- Compiling architecture OBUF_LVCMOS33_F_4_V of OBUF_LVCMOS33_F_4
-- Compiling entity OBUF_LVCMOS33_F_6
-- Compiling architecture OBUF_LVCMOS33_F_6_V of OBUF_LVCMOS33_F_6
-- Compiling entity OBUF_LVCMOS33_F_8
-- Compiling architecture OBUF_LVCMOS33_F_8_V of OBUF_LVCMOS33_F_8
-- Compiling entity OBUF_LVCMOS33_S_12
-- Compiling architecture OBUF_LVCMOS33_S_12_V of OBUF_LVCMOS33_S_12
-- Compiling entity OBUF_LVCMOS33_S_16
-- Compiling architecture OBUF_LVCMOS33_S_16_V of OBUF_LVCMOS33_S_16
-- Compiling entity OBUF_LVCMOS33_S_2
-- Compiling architecture OBUF_LVCMOS33_S_2_V of OBUF_LVCMOS33_S_2
-- Compiling entity OBUF_LVCMOS33_S_24
-- Compiling architecture OBUF_LVCMOS33_S_24_V of OBUF_LVCMOS33_S_24
-- Compiling entity OBUF_LVCMOS33_S_4
-- Compiling architecture OBUF_LVCMOS33_S_4_V of OBUF_LVCMOS33_S_4
-- Compiling entity OBUF_LVCMOS33_S_6
-- Compiling architecture OBUF_LVCMOS33_S_6_V of OBUF_LVCMOS33_S_6
-- Compiling entity OBUF_LVCMOS33_S_8
-- Compiling architecture OBUF_LVCMOS33_S_8_V of OBUF_LVCMOS33_S_8
-- Compiling entity OBUF_LVDCI_15
-- Compiling architecture OBUF_LVDCI_15_V of OBUF_LVDCI_15
-- Compiling entity OBUF_LVDCI_18
-- Compiling architecture OBUF_LVDCI_18_V of OBUF_LVDCI_18
-- Compiling entity OBUF_LVDCI_25
-- Compiling architecture OBUF_LVDCI_25_V of OBUF_LVDCI_25
-- Compiling entity OBUF_LVDCI_33
-- Compiling architecture OBUF_LVDCI_33_V of OBUF_LVDCI_33
-- Compiling entity OBUF_LVDCI_DV2_15
-- Compiling architecture OBUF_LVDCI_DV2_15_V of OBUF_LVDCI_DV2_15
-- Compiling entity OBUF_LVDCI_DV2_18
-- Compiling architecture OBUF_LVDCI_DV2_18_V of OBUF_LVDCI_DV2_18
-- Compiling entity OBUF_LVDCI_DV2_25
-- Compiling architecture OBUF_LVDCI_DV2_25_V of OBUF_LVDCI_DV2_25
-- Compiling entity OBUF_LVDCI_DV2_33
-- Compiling architecture OBUF_LVDCI_DV2_33_V of OBUF_LVDCI_DV2_33
-- Compiling entity OBUF_LVDS
-- Compiling architecture OBUF_LVDS_V of OBUF_LVDS
-- Compiling entity OBUF_LVPECL
-- Compiling architecture OBUF_LVPECL_V of OBUF_LVPECL
-- Compiling entity OBUF_LVTTL
-- Compiling architecture OBUF_LVTTL_V of OBUF_LVTTL
-- Compiling entity OBUF_LVTTL_F_12
-- Compiling architecture OBUF_LVTTL_F_12_V of OBUF_LVTTL_F_12
-- Compiling entity OBUF_LVTTL_F_16
-- Compiling architecture OBUF_LVTTL_F_16_V of OBUF_LVTTL_F_16
-- Compiling entity OBUF_LVTTL_F_2
-- Compiling architecture OBUF_LVTTL_F_2_V of OBUF_LVTTL_F_2
-- Compiling entity OBUF_LVTTL_F_24
-- Compiling architecture OBUF_LVTTL_F_24_V of OBUF_LVTTL_F_24
-- Compiling entity OBUF_LVTTL_F_4
-- Compiling architecture OBUF_LVTTL_F_4_V of OBUF_LVTTL_F_4
-- Compiling entity OBUF_LVTTL_F_6
-- Compiling architecture OBUF_LVTTL_F_6_V of OBUF_LVTTL_F_6
-- Compiling entity OBUF_LVTTL_F_8
-- Compiling architecture OBUF_LVTTL_F_8_V of OBUF_LVTTL_F_8
-- Compiling entity OBUF_LVTTL_S_12
-- Compiling architecture OBUF_LVTTL_S_12_V of OBUF_LVTTL_S_12
-- Compiling entity OBUF_LVTTL_S_16
-- Compiling architecture OBUF_LVTTL_S_16_V of OBUF_LVTTL_S_16
-- Compiling entity OBUF_LVTTL_S_2
-- Compiling architecture OBUF_LVTTL_S_2_V of OBUF_LVTTL_S_2
-- Compiling entity OBUF_LVTTL_S_24
-- Compiling architecture OBUF_LVTTL_S_24_V of OBUF_LVTTL_S_24
-- Compiling entity OBUF_LVTTL_S_4
-- Compiling architecture OBUF_LVTTL_S_4_V of OBUF_LVTTL_S_4
-- Compiling entity OBUF_LVTTL_S_6
-- Compiling architecture OBUF_LVTTL_S_6_V of OBUF_LVTTL_S_6
-- Compiling entity OBUF_LVTTL_S_8
-- Compiling architecture OBUF_LVTTL_S_8_V of OBUF_LVTTL_S_8
-- Compiling entity OBUF_PCI33_3
-- Compiling architecture OBUF_PCI33_3_V of OBUF_PCI33_3
-- Compiling entity OBUF_PCI33_5
-- Compiling architecture OBUF_PCI33_5_V of OBUF_PCI33_5
-- Compiling entity OBUF_PCI66_3
-- Compiling architecture OBUF_PCI66_3_V of OBUF_PCI66_3
-- Compiling entity OBUF_PCIX
-- Compiling architecture OBUF_PCIX_V of OBUF_PCIX
-- Compiling entity OBUF_PCIX66_3
-- Compiling architecture OBUF_PCIX66_3_V of OBUF_PCIX66_3
-- Compiling entity OBUF_SSTL18_I
-- Compiling architecture OBUF_SSTL18_I_V of OBUF_SSTL18_I
-- Compiling entity OBUF_SSTL18_II
-- Compiling architecture OBUF_SSTL18_II_V of OBUF_SSTL18_II
-- Compiling entity OBUF_SSTL18_II_DCI
-- Compiling architecture OBUF_SSTL18_II_DCI_V of OBUF_SSTL18_II_DCI
-- Compiling entity OBUF_SSTL18_I_DCI
-- Compiling architecture OBUF_SSTL18_I_DCI_V of OBUF_SSTL18_I_DCI
-- Compiling entity OBUF_SSTL2_I
-- Compiling architecture OBUF_SSTL2_I_V of OBUF_SSTL2_I
-- Compiling entity OBUF_SSTL2_II
-- Compiling architecture OBUF_SSTL2_II_V of OBUF_SSTL2_II
-- Compiling entity OBUF_SSTL2_II_DCI
-- Compiling architecture OBUF_SSTL2_II_DCI_V of OBUF_SSTL2_II_DCI
-- Compiling entity OBUF_SSTL2_I_DCI
-- Compiling architecture OBUF_SSTL2_I_DCI_V of OBUF_SSTL2_I_DCI
-- Compiling entity OBUF_SSTL3_I
-- Compiling architecture OBUF_SSTL3_I_V of OBUF_SSTL3_I
-- Compiling entity OBUF_SSTL3_II
-- Compiling architecture OBUF_SSTL3_II_V of OBUF_SSTL3_II
-- Compiling entity OBUF_SSTL3_II_DCI
-- Compiling architecture OBUF_SSTL3_II_DCI_V of OBUF_SSTL3_II_DCI
-- Compiling entity OBUF_SSTL3_I_DCI
-- Compiling architecture OBUF_SSTL3_I_DCI_V of OBUF_SSTL3_I_DCI
-- Compiling entity OBUF_S_12
-- Compiling architecture OBUF_S_12_V of OBUF_S_12
-- Compiling entity OBUF_S_16
-- Compiling architecture OBUF_S_16_V of OBUF_S_16
-- Compiling entity OBUF_S_2
-- Compiling architecture OBUF_S_2_V of OBUF_S_2
-- Compiling entity OBUF_S_24
-- Compiling architecture OBUF_S_24_V of OBUF_S_24
-- Compiling entity OBUF_S_4
-- Compiling architecture OBUF_S_4_V of OBUF_S_4
-- Compiling entity OBUF_S_6
-- Compiling architecture OBUF_S_6_V of OBUF_S_6
-- Compiling entity OBUF_S_8
-- Compiling architecture OBUF_S_8_V of OBUF_S_8
-- Compiling entity OFDDRCPE
-- Compiling architecture OFDDRCPE_V of OFDDRCPE
-- Compiling entity OFDDRRSE
-- Compiling architecture OFDDRRSE_V of OFDDRRSE
-- Compiling entity OFDDRTCPE
-- Compiling architecture OFDDRTCPE_V of OFDDRTCPE
-- Compiling entity OFDDRTRSE
-- Compiling architecture OFDDRTRSE_V of OFDDRTRSE
-- Compiling entity OR2
-- Compiling architecture OR2_V of OR2
-- Compiling entity OR2B1
-- Compiling architecture OR2B1_V of OR2B1
-- Compiling entity OR2B2
-- Compiling architecture OR2B2_V of OR2B2
-- Compiling entity OR3
-- Compiling architecture OR3_V of OR3
-- Compiling entity OR3B1
-- Compiling architecture OR3B1_V of OR3B1
-- Compiling entity OR3B2
-- Compiling architecture OR3B2_V of OR3B2
-- Compiling entity OR3B3
-- Compiling architecture OR3B3_V of OR3B3
-- Compiling entity OR4
-- Compiling architecture OR4_V of OR4
-- Compiling entity OR4B1
-- Compiling architecture OR4B1_V of OR4B1
-- Compiling entity OR4B2
-- Compiling architecture OR4B2_V of OR4B2
-- Compiling entity OR4B3
-- Compiling architecture OR4B3_V of OR4B3
-- Compiling entity OR4B4
-- Compiling architecture OR4B4_V of OR4B4
-- Compiling entity OR5
-- Compiling architecture OR5_V of OR5
-- Compiling entity OR5B1
-- Compiling architecture OR5B1_V of OR5B1
-- Compiling entity OR5B2
-- Compiling architecture OR5B2_V of OR5B2
-- Compiling entity OR5B3
-- Compiling architecture OR5B3_V of OR5B3
-- Compiling entity OR5B4
-- Compiling architecture OR5B4_V of OR5B4
-- Compiling entity OR5B5
-- Compiling architecture OR5B5_V of OR5B5
-- Compiling entity ORCY
-- Compiling architecture ORCY_V of ORCY
-- Compiling entity PULLDOWN
-- Compiling architecture PULLDOWN_V of PULLDOWN
-- Compiling entity PULLUP
-- Compiling architecture PULLUP_V of PULLUP
-- Compiling entity RAM128X1S
-- Compiling architecture RAM128X1S_V of RAM128X1S
-- Compiling entity RAM128X1S_1
-- Compiling architecture RAM128X1S_1_V of RAM128X1S_1
-- Compiling entity RAM16X1D
-- Compiling architecture RAM16X1D_V of RAM16X1D
-- Compiling entity RAM16X1D_1
-- Compiling architecture RAM16X1D_1_V of RAM16X1D_1
-- Compiling entity RAM16X1S
-- Compiling architecture RAM16X1S_V of RAM16X1S
-- Compiling entity RAM16X1S_1
-- Compiling architecture RAM16X1S_1_V of RAM16X1S_1
-- Compiling entity RAM16X2S
-- Compiling architecture RAM16X2S_V of RAM16X2S
-- Compiling entity RAM16X4S
-- Compiling architecture RAM16X4S_V of RAM16X4S
-- Compiling entity RAM16X8S
-- Compiling architecture RAM16X8S_V of RAM16X8S
-- Compiling entity RAM32X1D
-- Compiling architecture RAM32X1D_V of RAM32X1D
-- Compiling entity RAM32X1D_1
-- Compiling architecture RAM32X1D_1_V of RAM32X1D_1
-- Compiling entity RAM32X1S
-- Compiling architecture RAM32X1S_V of RAM32X1S
-- Compiling entity RAM32X1S_1
-- Compiling architecture RAM32X1S_1_V of RAM32X1S_1
-- Compiling entity RAM32X2S
-- Compiling architecture RAM32X2S_V of RAM32X2S
-- Compiling entity RAM32X4S
-- Compiling architecture RAM32X4S_V of RAM32X4S
-- Compiling entity RAM32X8S
-- Compiling architecture RAM32X8S_V of RAM32X8S
-- Compiling entity RAM64X1D
-- Compiling architecture RAM64X1D_V of RAM64X1D
-- Compiling entity RAM64X1D_1
-- Compiling architecture RAM64X1D_1_V of RAM64X1D_1
-- Compiling entity RAM64X1S
-- Compiling architecture RAM64X1S_V of RAM64X1S
-- Compiling entity RAM64X1S_1
-- Compiling architecture RAM64X1S_1_V of RAM64X1S_1
-- Compiling entity RAM64X2S
-- Compiling architecture RAM64X2S_V of RAM64X2S
-- Compiling entity RAMB16_S1
-- Compiling architecture RAMB16_S1_V of RAMB16_S1
-- Compiling entity RAMB16_S18
-- Compiling architecture RAMB16_S18_V of RAMB16_S18
-- Compiling entity RAMB16_S18_S18
-- Compiling architecture RAMB16_S18_S18_V of RAMB16_S18_S18
-- Compiling entity RAMB16_S18_S36
-- Compiling architecture RAMB16_S18_S36_V of RAMB16_S18_S36
-- Compiling entity RAMB16_S1_S1
-- Compiling architecture RAMB16_S1_S1_V of RAMB16_S1_S1
-- Compiling entity RAMB16_S1_S18
-- Compiling architecture RAMB16_S1_S18_V of RAMB16_S1_S18
-- Compiling entity RAMB16_S1_S2
-- Compiling architecture RAMB16_S1_S2_V of RAMB16_S1_S2
-- Compiling entity RAMB16_S1_S36
-- Compiling architecture RAMB16_S1_S36_V of RAMB16_S1_S36
-- Compiling entity RAMB16_S1_S4
-- Compiling architecture RAMB16_S1_S4_V of RAMB16_S1_S4
-- Compiling entity RAMB16_S1_S9
-- Compiling architecture RAMB16_S1_S9_V of RAMB16_S1_S9
-- Compiling entity RAMB16_S2
-- Compiling architecture RAMB16_S2_V of RAMB16_S2
-- Compiling entity RAMB16_S2_S18
-- Compiling architecture RAMB16_S2_S18_V of RAMB16_S2_S18
-- Compiling entity RAMB16_S2_S2
-- Compiling architecture RAMB16_S2_S2_V of RAMB16_S2_S2
-- Compiling entity RAMB16_S2_S36
-- Compiling architecture RAMB16_S2_S36_V of RAMB16_S2_S36
-- Compiling entity RAMB16_S2_S4
-- Compiling architecture RAMB16_S2_S4_V of RAMB16_S2_S4
-- Compiling entity RAMB16_S2_S9
-- Compiling architecture RAMB16_S2_S9_V of RAMB16_S2_S9
-- Compiling entity RAMB16_S36
-- Compiling architecture RAMB16_S36_V of RAMB16_S36
-- Compiling entity RAMB16_S36_S36
-- Compiling architecture RAMB16_S36_S36_V of RAMB16_S36_S36
-- Compiling entity RAMB16_S4
-- Compiling architecture RAMB16_S4_V of RAMB16_S4
-- Compiling entity RAMB16_S4_S18
-- Compiling architecture RAMB16_S4_S18_V of RAMB16_S4_S18
-- Compiling entity RAMB16_S4_S36
-- Compiling architecture RAMB16_S4_S36_V of RAMB16_S4_S36
-- Compiling entity RAMB16_S4_S4
-- Compiling architecture RAMB16_S4_S4_V of RAMB16_S4_S4
-- Compiling entity RAMB16_S4_S9
-- Compiling architecture RAMB16_S4_S9_V of RAMB16_S4_S9
-- Compiling entity RAMB16_S9
-- Compiling architecture RAMB16_S9_V of RAMB16_S9
-- Compiling entity RAMB16_S9_S18
-- Compiling architecture RAMB16_S9_S18_V of RAMB16_S9_S18
-- Compiling entity RAMB16_S9_S36
-- Compiling architecture RAMB16_S9_S36_V of RAMB16_S9_S36
-- Compiling entity RAMB16_S9_S9
-- Compiling architecture RAMB16_S9_S9_V of RAMB16_S9_S9
-- Compiling entity RAMB4_S1
-- Compiling architecture RAMB4_S1_V of RAMB4_S1
-- Compiling entity RAMB4_S16
-- Compiling architecture RAMB4_S16_V of RAMB4_S16
-- Compiling entity RAMB4_S16_S16
-- Compiling architecture RAMB4_S16_S16_V of RAMB4_S16_S16
-- Compiling entity RAMB4_S1_S1
-- Compiling architecture RAMB4_S1_S1_V of RAMB4_S1_S1
-- Compiling entity RAMB4_S1_S16
-- Compiling architecture RAMB4_S1_S16_V of RAMB4_S1_S16
-- Compiling entity RAMB4_S1_S2
-- Compiling architecture RAMB4_S1_S2_V of RAMB4_S1_S2
-- Compiling entity RAMB4_S1_S4
-- Compiling architecture RAMB4_S1_S4_V of RAMB4_S1_S4
-- Compiling entity RAMB4_S1_S8
-- Compiling architecture RAMB4_S1_S8_V of RAMB4_S1_S8
-- Compiling entity RAMB4_S2
-- Compiling architecture RAMB4_S2_V of RAMB4_S2
-- Compiling entity RAMB4_S2_S16
-- Compiling architecture RAMB4_S2_S16_V of RAMB4_S2_S16
-- Compiling entity RAMB4_S2_S2
-- Compiling architecture RAMB4_S2_S2_V of RAMB4_S2_S2
-- Compiling entity RAMB4_S2_S4
-- Compiling architecture RAMB4_S2_S4_V of RAMB4_S2_S4
-- Compiling entity RAMB4_S2_S8
-- Compiling architecture RAMB4_S2_S8_V of RAMB4_S2_S8
-- Compiling entity RAMB4_S4
-- Compiling architecture RAMB4_S4_V of RAMB4_S4
-- Compiling entity RAMB4_S4_S16
-- Compiling architecture RAMB4_S4_S16_V of RAMB4_S4_S16
-- Compiling entity RAMB4_S4_S4
-- Compiling architecture RAMB4_S4_S4_V of RAMB4_S4_S4
-- Compiling entity RAMB4_S4_S8
-- Compiling architecture RAMB4_S4_S8_V of RAMB4_S4_S8
-- Compiling entity RAMB4_S8
-- Compiling architecture RAMB4_S8_V of RAMB4_S8
-- Compiling entity RAMB4_S8_S16
-- Compiling architecture RAMB4_S8_S16_V of RAMB4_S8_S16
-- Compiling entity RAMB4_S8_S8
-- Compiling architecture RAMB4_S8_S8_V of RAMB4_S8_S8
-- Compiling entity ROC
-- Compiling architecture ROC_V of ROC
-- Compiling entity ROCBUF
-- Compiling architecture ROCBUF_V of ROCBUF
-- Compiling entity ROM128X1
-- Compiling architecture ROM128X1_V of ROM128X1
-- Compiling entity ROM16X1
-- Compiling architecture ROM16X1_V of ROM16X1
-- Compiling entity ROM256X1
-- Compiling architecture ROM256X1_V of ROM256X1
-- Compiling entity ROM32X1
-- Compiling architecture ROM32X1_V of ROM32X1
-- Compiling entity ROM64X1
-- Compiling architecture ROM64X1_V of ROM64X1
-- Compiling entity SRL16
-- Compiling architecture SRL16_V of SRL16
-- Compiling entity SRL16E
-- Compiling architecture SRL16E_V of SRL16E
-- Compiling entity SRL16E_1
-- Compiling architecture SRL16E_1_V of SRL16E_1
-- Compiling entity SRL16_1
-- Compiling architecture SRL16_1_V of SRL16_1
-- Compiling entity SRLC16
-- Compiling architecture SRLC16_V of SRLC16
-- Compiling entity SRLC16E
-- Compiling architecture SRLC16E_V of SRLC16E
-- Compiling entity SRLC16E_1
-- Compiling architecture SRLC16E_1_V of SRLC16E_1
-- Compiling entity SRLC16_1
-- Compiling architecture SRLC16_1_V of SRLC16_1
-- Compiling entity STARTBUF_FPGACORE
-- Compiling architecture STARTBUF_FPGACORE_V of STARTBUF_FPGACORE
-- Compiling entity STARTBUF_SPARTAN2
-- Compiling architecture STARTBUF_SPARTAN2_V of STARTBUF_SPARTAN2
-- Compiling entity STARTBUF_SPARTAN3
-- Compiling architecture STARTBUF_SPARTAN3_V of STARTBUF_SPARTAN3
-- Compiling entity STARTBUF_VIRTEX
-- Compiling architecture STARTBUF_VIRTEX_V of STARTBUF_VIRTEX
-- Compiling entity STARTBUF_VIRTEX2
-- Compiling architecture STARTBUF_VIRTEX2_V of STARTBUF_VIRTEX2
-- Compiling entity STARTUP_FPGACORE
-- Compiling architecture STARTUP_FPGACORE_V of STARTUP_FPGACORE
-- Compiling entity STARTUP_SPARTAN3
-- Compiling architecture STARTUP_SPARTAN3_V of STARTUP_SPARTAN3
-- Compiling entity TBLOCK
-- Compiling architecture TBLOCK_V of TBLOCK
-- Compiling entity TIMEGRP
-- Compiling architecture TIMEGRP_V of TIMEGRP
-- Compiling entity TIMESPEC
-- Compiling architecture TIMESPEC_V of TIMESPEC
-- Compiling entity TOC
-- Compiling architecture TOC_V of TOC
-- Compiling entity TOCBUF
-- Compiling architecture TOCBUF_V of TOCBUF
-- Compiling entity VCC
-- Compiling architecture VCC_V of VCC
-- Compiling entity XNOR2
-- Compiling architecture XNOR2_V of XNOR2
-- Compiling entity XNOR3
-- Compiling architecture XNOR3_V of XNOR3
-- Compiling entity XNOR4
-- Compiling architecture XNOR4_V of XNOR4
-- Compiling entity XNOR5
-- Compiling architecture XNOR5_V of XNOR5
-- Compiling entity XOR2
-- Compiling architecture XOR2_V of XOR2
-- Compiling entity XOR3
-- Compiling architecture XOR3_V of XOR3
-- Compiling entity XOR4
-- Compiling architecture XOR4_V of XOR4
-- Compiling entity XOR5
-- Compiling architecture XOR5_V of XOR5
-- Compiling entity XORCY
-- Compiling architecture XORCY_V of XORCY
-- Compiling entity XORCY_D
-- Compiling architecture XORCY_D_V of XORCY_D
-- Compiling entity XORCY_L
-- Compiling architecture XORCY_L_V of XORCY_L
-- Compiling entity BSCAN_VIRTEX4
-- Compiling architecture BSCAN_VIRTEX4_V of BSCAN_VIRTEX4
-- Compiling entity BUFGCTRL
-- Compiling architecture BUFGCTRL_V of BUFGCTRL
-- Compiling entity BUFGMUX_VIRTEX4
-- Compiling architecture BUFGMUX_VIRTEX4_V of BUFGMUX_VIRTEX4
-- Compiling entity BUFIO
-- Compiling architecture BUFIO_V of BUFIO
-- Compiling entity CAPTURE_VIRTEX4
-- Compiling architecture CAPTURE_VIRTEX4_V of CAPTURE_VIRTEX4
-- Compiling entity DCIRESET
-- Compiling architecture DCIRESET_V of DCIRESET
-- Compiling entity dcm_adv_clock_divide_by_2
-- Compiling architecture dcm_adv_clock_divide_by_2_V of dcm_adv_clock_divide_by_2
-- Compiling entity dcm_adv_maximum_period_check
-- Compiling architecture dcm_adv_maximum_period_check_V of dcm_adv_maximum_period_check
-- Compiling entity dcm_adv_clock_lost
-- Compiling architecture dcm_adv_clock_lost_V of dcm_adv_clock_lost
-- Compiling entity DCM_ADV
-- Compiling architecture DCM_ADV_V of DCM_ADV
-- Compiling entity DCM_BASE
-- Compiling architecture DCM_BASE_V of DCM_BASE
-- Compiling entity DCM_PS
-- Compiling architecture DCM_PS_V of DCM_PS
-- Compiling entity DSP48
-- Compiling architecture DSP48_V of DSP48
-- Compiling entity FIFO16
-- Compiling architecture FIFO16_V of FIFO16
-- Compiling entity FRAME_ECC_VIRTEX4
-- Compiling architecture FRAME_ECC_VIRTEX4_V of FRAME_ECC_VIRTEX4
-- Compiling entity ICAP_VIRTEX4
-- Compiling architecture ICAP_VIRTEX4_V of ICAP_VIRTEX4
-- Compiling entity IDDR
-- Compiling architecture IDDR_V of IDDR
-- Compiling entity IDELAY
-- Compiling architecture IDELAY_V of IDELAY
-- Compiling entity IDELAYCTRL
-- Compiling architecture IDELAYCTRL_V of IDELAYCTRL
-- Compiling entity bscntrl
-- Compiling architecture bscntrl_V of bscntrl
-- Compiling entity ice_module
-- Compiling architecture ice_V of ice_module
-- Compiling entity ISERDES
-- Compiling architecture ISERDES_V of ISERDES
-- Compiling entity JTAG_SIM_VIRTEX4_SUBMOD
-- Compiling architecture JTAG_SIM_VIRTEX4_SUBMOD_V of JTAG_SIM_VIRTEX4_SUBMOD
-- Compiling entity JTAG_SIM_VIRTEX4
-- Compiling architecture JTAG_SIM_VIRTEX4_V of JTAG_SIM_VIRTEX4
-- Compiling entity ODDR
-- Compiling architecture ODDR_V of ODDR
-- Compiling entity PLG
-- Compiling architecture PLG_V of PLG
-- Compiling entity IOOUT
-- Compiling architecture IOOUT_V of IOOUT
-- Compiling entity IOT
-- Compiling architecture IOT_V of IOT
-- Compiling entity OSERDES
-- Compiling architecture OSERDES_V of OSERDES
-- Compiling entity PMCD
-- Compiling architecture PMCD_V of PMCD
-- Compiling entity RAMB16
-- Compiling architecture RAMB16_V of RAMB16
-- Compiling entity RAMB32_S64_ECC
-- Compiling architecture RAMB32_S64_ECC_V of RAMB32_S64_ECC
-- Compiling entity STARTBUF_VIRTEX4
-- Compiling architecture STARTBUF_VIRTEX4_V of STARTBUF_VIRTEX4
-- Compiling entity STARTUP_VIRTEX4
-- Compiling architecture STARTUP_VIRTEX4_V of STARTUP_VIRTEX4
-- Compiling entity USR_ACCESS_VIRTEX4
-- Compiling architecture USR_ACCESS_VIRTEX4_V of USR_ACCESS_VIRTEX4
-- Compiling entity IBUFDS_GTHE1
-- Compiling architecture IBUFDS_GTHE1_V of IBUFDS_GTHE1


END_COMPILATION_MESSAGES(questasim:vhdl:unisim)
==============================================================================
    > Log file 'P:\fk_palerm_05\work\compilation/unisim/.cxl.vhdl.unisim.unisim.nt64.log' generated

Library vhdl.unisim:vhdl.unimacro will be compiled, because no precompiled info.
--> Compiling vhdl.unisim:vhdl.unimacro library ...
    > vhdl.unisim:vhdl.unimacro library compiled from C:/EDA/Xilinx/14.1/ISE_DS/ISE/vhdl/src/unimacro
    > vhdl.unisim:vhdl.unimacro library compiled to P:\fk_palerm_05\work\compilation/unimacro
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:unimacro)
Modifying modelsim.ini

QuestaSim-64 vcom 10.1d Compiler 2012.11 Nov  1 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package VCOMPONENTS
-- Compiling entity ADDMACC_MACRO
-- Compiling architecture addmacc of ADDMACC_MACRO
-- Compiling entity ADDSUB_MACRO
-- Compiling architecture addsub of ADDSUB_MACRO
-- Compiling entity BRAM_SDP_MACRO
-- Compiling architecture bram_V of BRAM_SDP_MACRO
-- Compiling entity BRAM_SINGLE_MACRO
-- Compiling architecture bram_V of BRAM_SINGLE_MACRO
-- Compiling entity BRAM_TDP_MACRO
-- Compiling architecture bram_V of BRAM_TDP_MACRO
-- Compiling entity COUNTER_LOAD_MACRO
-- Compiling architecture counter of COUNTER_LOAD_MACRO
-- Compiling entity COUNTER_TC_MACRO
-- Compiling architecture count of COUNTER_TC_MACRO
-- Compiling entity EQ_COMPARE_MACRO
-- Compiling architecture compare of EQ_COMPARE_MACRO
-- Compiling entity FIFO_DUALCLOCK_MACRO
-- Compiling architecture fifo_V of FIFO_DUALCLOCK_MACRO
-- Compiling entity FIFO_SYNC_MACRO
-- Compiling architecture fifo_V of FIFO_SYNC_MACRO
-- Compiling entity MACC_MACRO
-- Compiling architecture macc of MACC_MACRO
-- Compiling entity MULT_MACRO
-- Compiling architecture mult of MULT_MACRO
-- Compiling package VCOMPONENTS


END_COMPILATION_MESSAGES(questasim:vhdl:unimacro)
==============================================================================
    > Log file 'P:\fk_palerm_05\work\compilation/unimacro/.cxl.vhdl.unimacro.unimacro.nt64.log' generated
compxlib[vhdl.unisim:vhdl.unimacro]: 0 error(s), 0 warning(s)


Library vhdl.unisim:vhdl.secureip_vhdl_unisim will be compiled, because no precompiled info.
--> Compiling vhdl.unisim:vhdl.secureip_vhdl_unisim library ...
    > vhdl.unisim:vhdl.secureip_vhdl_unisim library compiled from C:/EDA/Xilinx/14.1/ISE_DS/ISE/vhdl/src/unisims/secureip
    > vhdl.unisim:vhdl.secureip_vhdl_unisim library compiled to P:\fk_palerm_05\work\compilation/unisim
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:secureip_vhdl_unisim)
Modifying modelsim.ini

QuestaSim-64 vcom 10.1d Compiler 2012.11 Nov  1 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package VCOMPONENTS
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Compiling entity GTPE2_CHANNEL
-- Compiling architecture GTPE2_CHANNEL_V of GTPE2_CHANNEL
-- Compiling entity GTPE2_COMMON
-- Compiling architecture GTPE2_COMMON_V of GTPE2_COMMON
-- Compiling entity GTXE1
-- Compiling architecture GTXE1_V of GTXE1
-- Compiling entity PCIE_2_0
-- Compiling architecture PCIE_2_0_V of PCIE_2_0
-- Compiling entity TEMAC_SINGLE
-- Compiling architecture TEMAC_SINGLE_V of TEMAC_SINGLE
-- Compiling entity GTXE2_CHANNEL
-- Compiling architecture GTXE2_CHANNEL_V of GTXE2_CHANNEL
-- Compiling entity GTXE2_COMMON
-- Compiling architecture GTXE2_COMMON_V of GTXE2_COMMON
-- Compiling entity IN_FIFO
-- Compiling architecture IN_FIFO_V of IN_FIFO
-- Compiling entity ISERDESE2
-- Compiling architecture ISERDESE2_V of ISERDESE2
-- Compiling entity OSERDESE2
-- Compiling architecture OSERDESE2_V of OSERDESE2
-- Compiling entity OUT_FIFO
-- Compiling architecture OUT_FIFO_V of OUT_FIFO
-- Compiling entity PCIE_2_1
-- Compiling architecture PCIE_2_1_V of PCIE_2_1
-- Compiling entity PHASER_IN
-- Compiling architecture PHASER_IN_V of PHASER_IN
-- Compiling entity PHASER_IN_PHY
-- Compiling architecture PHASER_IN_PHY_V of PHASER_IN_PHY
-- Compiling entity PHASER_OUT
-- Compiling architecture PHASER_OUT_V of PHASER_OUT
-- Compiling entity PHASER_OUT_PHY
-- Compiling architecture PHASER_OUT_PHY_V of PHASER_OUT_PHY
-- Compiling entity PHY_CONTROL
-- Compiling architecture PHY_CONTROL_V of PHY_CONTROL
-- Compiling entity GTP_DUAL
-- Compiling architecture GTP_DUAL_V of GTP_DUAL
-- Compiling entity PCIE_EP
-- Compiling architecture PCIE_EP_V of PCIE_EP
-- Compiling entity PCIE_INTERNAL_1_1
-- Compiling architecture PCIE_INTERNAL_1_1_V of PCIE_INTERNAL_1_1
-- Compiling entity TEMAC
-- Compiling architecture TEMAC_V of TEMAC
-- Compiling entity GTPA1_DUAL
-- Compiling architecture GTPA1_DUAL_V of GTPA1_DUAL
-- Compiling entity MCB
-- Compiling architecture MCB_V of MCB
-- Loading package NUMERIC_STD
-- Compiling entity PCIE_A1
-- Compiling architecture PCIE_A1_V of PCIE_A1
-- Compiling entity JTAGPPC
-- Compiling architecture JTAGPPC_v of JTAGPPC
-- Compiling entity EMAC
-- Compiling architecture EMAC_V of EMAC
-- Compiling entity GT11
-- Compiling architecture GT11_V of GT11
-- Compiling entity GT11CLK
-- Compiling architecture GT11CLK_V of GT11CLK
-- Compiling entity GT11CLK_MGT
-- Compiling architecture GT11CLK_MGT_V of GT11CLK_MGT
-- Compiling entity GT11_CUSTOM
-- Compiling architecture GT11_CUSTOM_V of GT11_CUSTOM
-- Compiling entity GT11_DUAL
-- Compiling architecture GT11_DUAL_V of GT11_DUAL
-- Compiling entity fpga_startup_virtex4
-- Compiling architecture fpga_startup_virtex4_v of fpga_startup_virtex4
-- Compiling entity PPC405_ADV
-- Compiling architecture PPC405_ADV_V of PPC405_ADV
-- Compiling entity GTX_DUAL
-- Compiling architecture GTX_DUAL_V of GTX_DUAL
-- Compiling entity JTAGPPC440
-- Compiling architecture JTAGPPC440_v of JTAGPPC440
-- Compiling entity PPC440
-- Compiling architecture PPC440_V of PPC440
-- Compiling entity GTHE1_QUAD
-- Compiling architecture GTHE1_QUAD_V of GTHE1_QUAD
-- Compiling entity GTHE2_CHANNEL
-- Compiling architecture GTHE2_CHANNEL_V of GTHE2_CHANNEL
-- Compiling entity GTHE2_COMMON
-- Compiling architecture GTHE2_COMMON_V of GTHE2_COMMON
-- Compiling entity PCIE_3_0
-- Compiling architecture PCIE_3_0_V of PCIE_3_0


END_COMPILATION_MESSAGES(questasim:vhdl:secureip_vhdl_unisim)
==============================================================================
    > Log file 'P:\fk_palerm_05\work\compilation/unisim/.cxl.vhdl.secureip_vhdl_unisim.unisim.nt64.log' generated
compxlib[vhdl.unisim:vhdl.secureip_vhdl_unisim]: 0 error(s), 0 warning(s)

compxlib[vhdl.unisim]: 0 error(s), 0 warning(s), 50.00 % complete



Library vhdl.simprim will be compiled, because no precompiled info.
--> Compiling vhdl.simprim library ...
    > vhdl.simprim library compiled from C:/EDA/Xilinx/14.1/ISE_DS/ISE/vhdl/src/simprims
    > vhdl.simprim library compiled to P:\fk_palerm_05\work\compilation/simprim
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:simprim)
Modifying modelsim.ini

QuestaSim-64 vcom 10.1d Compiler 2012.11 Nov  1 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Compiling package VCOMPONENTS
-- Loading package VITAL_Primitives
-- Compiling package VPACKAGE
-- Compiling package body VPACKAGE
-- Loading package VPACKAGE
-- Compiling entity X_AND2B1L
-- Compiling architecture X_AND2B1L_V of X_AND2B1L
-- Loading package VPACKAGE
-- Compiling entity X_AUTOBUF
-- Compiling architecture X_AUTOBUF_V of X_AUTOBUF
-- Loading package VCOMPONENTS
-- Compiling entity X_BSCAN_VIRTEX6
-- Compiling architecture X_BSCAN_VIRTEX6_V of X_BSCAN_VIRTEX6
-- Compiling entity X_BUFHCE
-- Compiling architecture X_BUFHCE_V of X_BUFHCE
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity X_BUFIODQS
-- Compiling architecture X_BUFIODQS_V of X_BUFIODQS
-- Compiling entity X_CAPTURE_VIRTEX6
-- Compiling architecture X_CAPTURE_VIRTEX6_V of X_CAPTURE_VIRTEX6
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity X_DSP48E1
-- Compiling architecture X_DSP48E1_V of X_DSP48E1
-- Compiling entity X_EFUSE_USR
-- Compiling architecture X_EFUSE_USR_V of X_EFUSE_USR
-- Compiling entity X_FF18_INTERNAL_VHDL
-- Compiling architecture X_FF18_INTERNAL_VHDL_V of X_FF18_INTERNAL_VHDL
-- Compiling entity X_FIFO18E1
-- Compiling architecture X_FIFO18E1_V of X_FIFO18E1
-- Compiling entity X_FF36_INTERNAL_VHDL
-- Compiling architecture X_FF36_INTERNAL_VHDL_V of X_FF36_INTERNAL_VHDL
-- Compiling entity X_FIFO36E1
-- Compiling architecture X_FIFO36E1_V of X_FIFO36E1
-- Loading package NUMERIC_STD
-- Compiling entity X_FRAME_ECC_VIRTEX6
-- Compiling architecture X_FRAME_ECC_VIRTEX6_V of X_FRAME_ECC_VIRTEX6
-- Compiling entity X_IBUFDS_GTXE1
-- Compiling architecture X_IBUFDS_GTXE1_V of X_IBUFDS_GTXE1
-- Compiling entity X_ICAP_VIRTEX6
-- Compiling architecture X_ICAP_VIRTEX6_V of X_ICAP_VIRTEX6
-- Compiling entity X_IODELAYE1
-- Compiling architecture X_IODELAYE1_V of X_IODELAYE1
-- Compiling entity bscntrl_iserdese1_vhd
-- Compiling architecture bscntrl_iserdese1_vhd_V of bscntrl_iserdese1_vhd
-- Compiling entity ice_iserdese1_vhd
-- Compiling architecture ice_iserdese1_vhd_V of ice_iserdese1_vhd
-- Compiling entity X_ISERDESE1
-- Compiling architecture X_ISERDESE1_V of X_ISERDESE1
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Compiling entity X_JTAG_SIM_VIRTEX6
-- Compiling architecture X_JTAG_SIM_VIRTEX6_V of X_JTAG_SIM_VIRTEX6
-- Compiling entity X_MMCM_ADV
-- Compiling architecture X_MMCM_ADV_V of X_MMCM_ADV
-- Compiling entity X_OR2L
-- Compiling architecture X_OR2L_V of X_OR2L
-- Compiling entity selfheal_oserdese1_vhd
-- Compiling architecture selfheal_oserdese1_vhd_V of selfheal_oserdese1_vhd
-- Compiling entity plg_oserdese1_vhd
-- Compiling architecture plg_oserdese1_vhd_V of plg_oserdese1_vhd
-- Compiling entity RANK12D_OSERDESE1_VHD
-- Compiling architecture RANK12D_OSERDESE1_VHD_V of RANK12D_OSERDESE1_VHD
-- Compiling entity TRIF_OSERDESE1_VHD
-- Compiling architecture TRIF_OSERDESE1_VHD_V of TRIF_OSERDESE1_VHD
-- Compiling entity TXBUFFER_OSERDESE1_VHD
-- Compiling architecture TXBUFFER_OSERDESE1_VHD_V of TXBUFFER_OSERDESE1_VHD
-- Compiling entity FIFO_TDPIPE_OSERDESE1_VHD
-- Compiling architecture FIFO_TDPIPE_OSERDESE1_VHD_V of FIFO_TDPIPE_OSERDESE1_VHD
-- Compiling entity FIFO_RESET_OSERDESE1_VHD
-- Compiling architecture FIFO_RESET_OSERDESE1_VHD_V of FIFO_RESET_OSERDESE1_VHD
-- Compiling entity FIFO_ADDR_OSERDESE1_VHD
-- Compiling architecture FIFO_ADDR_OSERDESE1_VHD_V of FIFO_ADDR_OSERDESE1_VHD
-- Compiling entity IODLYCTRL_NPRE_OSERDESE1_VHD
-- Compiling architecture IODLYCTRL_NPRE_OSERDESE1_VHD_V of IODLYCTRL_NPRE_OSERDESE1_VHD
-- Compiling entity DOUT_OSERDESE1_VHD
-- Compiling architecture DOUT_OSERDESE1_VHD_V of DOUT_OSERDESE1_VHD
-- Compiling entity TOUT_OSERDESE1_VHD
-- Compiling architecture TOUT_OSERDESE1_VHD_V of TOUT_OSERDESE1_VHD
-- Compiling entity X_OSERDESE1
-- Compiling architecture X_OSERDESE1_V of X_OSERDESE1
-- Loading package std_logic_textio
-- Compiling entity X_RB18_INTERNAL_VHDL
-- Compiling architecture X_RB18_INTERNAL_VHDL_V of X_RB18_INTERNAL_VHDL
-- Compiling entity X_RAMB18E1
-- Compiling architecture X_RAMB18E1_V of X_RAMB18E1
-- Compiling entity X_RB36_INTERNAL_VHDL
-- Compiling architecture X_RB36_INTERNAL_VHDL_V of X_RB36_INTERNAL_VHDL
-- Compiling entity X_RAMB36E1
-- Compiling architecture X_RAMB36E1_V of X_RAMB36E1
-- Compiling entity X_SIM_CONFIG_V6
-- Compiling architecture X_SIM_CONFIG_V6_V of X_SIM_CONFIG_V6
-- Compiling entity X_SIM_CONFIG_V6_SERIAL
-- Compiling architecture X_SIM_CONFIG_V6_SERIAL_V of X_SIM_CONFIG_V6_SERIAL
-- Compiling entity X_STARTUP_VIRTEX6
-- Compiling architecture X_STARTUP_VIRTEX6_V of X_STARTUP_VIRTEX6
-- Compiling entity X_STARTUP_VIRTEX6_SELF_TIMING
-- Compiling architecture X_STARTUP_VIRTEX6_SELF_TIMING_V of X_STARTUP_VIRTEX6_SELF_TIMING
-- Compiling entity X_USR_ACCESS_VIRTEX6
-- Compiling architecture X_USR_ACCESS_VIRTEX6_V of X_USR_ACCESS_VIRTEX6
-- Compiling entity X_BSCANE2
-- Compiling architecture X_BSCANE2_V of X_BSCANE2
-- Compiling entity X_BUFG_LB
-- Compiling architecture X_BUFG_LB_V of X_BUFG_LB
-- Compiling entity X_BUFMRCE
-- Compiling architecture X_BUFMRCE_V of X_BUFMRCE
-- Compiling entity X_BUFR
-- Compiling architecture X_BUFR_V of X_BUFR
-- Compiling entity X_CAPTUREE2
-- Compiling architecture X_CAPTUREE2_V of X_CAPTUREE2
-- Compiling entity X_FRAME_ECCE2
-- Compiling architecture X_FRAME_ECCE2_V of X_FRAME_ECCE2
-- Compiling entity X_IBUFDS_DIFF_OUT_IBUFDISABLE
-- Compiling architecture X_IBUFDS_DIFF_OUT_IBUFDISABLE_V of X_IBUFDS_DIFF_OUT_IBUFDISABLE
-- Compiling entity X_IBUFDS_GTE2
-- Compiling architecture X_IBUFDS_GTE2_V of X_IBUFDS_GTE2
-- Compiling entity X_IBUFDS_IBUFDISABLE
-- Compiling architecture X_IBUFDS_IBUFDISABLE_V of X_IBUFDS_IBUFDISABLE
-- Compiling entity X_IBUFDS_IBUFDISABLE_TPWRGT
-- Compiling architecture X_IBUFDS_IBUFDISABLE_TPWRGT_V of X_IBUFDS_IBUFDISABLE_TPWRGT
-- Compiling entity X_IBUFDS_INTERMDISABLE
-- Compiling architecture X_IBUFDS_INTERMDISABLE_V of X_IBUFDS_INTERMDISABLE
-- Compiling entity X_IBUFDS_INTERMDISABLE_TPWRGT
-- Compiling architecture X_IBUFDS_INTERMDISABLE_TPWRGT_V of X_IBUFDS_INTERMDISABLE_TPWRGT
-- Compiling entity X_IBUF_IBUFDISABLE
-- Compiling architecture X_IBUF_IBUFDISABLE_V of X_IBUF_IBUFDISABLE
-- Compiling entity X_IBUF_IBUFDISABLE_TPWRGT
-- Compiling architecture X_IBUF_IBUFDISABLE_TPWRGT_V of X_IBUF_IBUFDISABLE_TPWRGT
-- Compiling entity X_IBUF_INTERMDISABLE
-- Compiling architecture X_IBUF_INTERMDISABLE_V of X_IBUF_INTERMDISABLE
-- Compiling entity X_IBUF_INTERMDISABLE_TPWRGT
-- Compiling architecture X_IBUF_INTERMDISABLE_TPWRGT_V of X_IBUF_INTERMDISABLE_TPWRGT
-- Compiling entity X_ICAPE2
-- Compiling architecture X_ICAPE2_V of X_ICAPE2
-- Compiling entity X_IDELAYE2
-- Compiling architecture X_IDELAYE2_V of X_IDELAYE2
-- Compiling entity X_IDELAYE2_FINEDELAY
-- Compiling architecture X_IDELAYE2_FINEDELAY_V of X_IDELAYE2_FINEDELAY
-- Compiling entity X_IOBUFDS_DCIEN
-- Compiling architecture X_IOBUFDS_DCIEN_V of X_IOBUFDS_DCIEN
-- Compiling entity X_IOBUFDS_DIFF_OUT_DCIEN
-- Compiling architecture X_IOBUFDS_DIFF_OUT_DCIEN_V of X_IOBUFDS_DIFF_OUT_DCIEN
-- Compiling entity X_IOBUF_DCIEN
-- Compiling architecture X_IOBUF_DCIEN_V of X_IOBUF_DCIEN
-- Compiling entity X_JTAG_SIME2_SUBMOD
-- Compiling architecture X_JTAG_SIME2_SUBMOD_V of X_JTAG_SIME2_SUBMOD
-- Compiling entity X_JTAG_SIME2
-- Compiling architecture X_JTAG_SIME2_V of X_JTAG_SIME2
-- Compiling entity X_JTAG_SIM_E2
-- Compiling architecture X_JTAG_SIM_E2_V of X_JTAG_SIM_E2
-- Compiling entity X_MMCME2_ADV
-- Compiling architecture X_MMCME2_ADV_V of X_MMCME2_ADV
-- Compiling entity X_OBUFTDS_DCIEN
-- Compiling architecture X_OBUFTDS_DCIEN_V of X_OBUFTDS_DCIEN
-- Compiling entity X_OBUFT_DCIEN
-- Compiling architecture X_OBUFT_DCIEN_V of X_OBUFT_DCIEN
-- Compiling entity X_ODELAYE2
-- Compiling architecture X_ODELAYE2_V of X_ODELAYE2
-- Compiling entity X_ODELAYE2_FINEDELAY
-- Compiling architecture X_ODELAYE2_FINEDELAY_V of X_ODELAYE2_FINEDELAY
-- Compiling entity X_PHASER_REF
-- Compiling architecture X_PHASER_REF_V of X_PHASER_REF
-- Compiling entity X_PLLE2_ADV
-- Compiling architecture X_PLLE2_ADV_V of X_PLLE2_ADV
-- Compiling entity X_SIM_CONFIGE2
-- Compiling architecture X_SIM_CONFIGE2_V of X_SIM_CONFIGE2
-- Compiling entity X_STARTUPE2
-- Compiling architecture X_STARTUPE2_V of X_STARTUPE2
-- Compiling entity X_USR_ACCESSE2
-- Compiling architecture X_USR_ACCESSE2_V of X_USR_ACCESSE2
-- Compiling entity X_XADC
-- Compiling architecture X_XADC_V of X_XADC
-- Compiling entity X_ZHOLD_DELAY
-- Compiling architecture X_ZHOLD_DELAY_V of X_ZHOLD_DELAY
-- Compiling entity X_PS7
-- Compiling architecture X_PS7_V of X_PS7
-- Compiling entity X_AFIFO36_INTERNAL
-- Compiling architecture X_AFIFO36_INTERNAL_V of X_AFIFO36_INTERNAL
-- Compiling entity X_ARAMB36_INTERNAL
-- Compiling architecture X_ARAMB36_INTERNAL_V of X_ARAMB36_INTERNAL
-- Compiling entity X_BSCAN_VIRTEX5
-- Compiling architecture X_BSCAN_VIRTEX5_V of X_BSCAN_VIRTEX5
-- Compiling entity X_CARRY4
-- Compiling architecture X_CARRY4_V of X_CARRY4
-- Compiling entity X_CRC32
-- Compiling architecture X_CRC32_V of X_CRC32
-- Compiling entity X_CRC64
-- Compiling architecture X_CRC64_V of X_CRC64
-- Compiling entity X_DSP48E
-- Compiling architecture X_DSP48E_V of X_DSP48E
-- Compiling entity X_FIFO18
-- Compiling architecture X_FIFO18_V of X_FIFO18
-- Compiling entity X_FIFO18_36
-- Compiling architecture X_FIFO18_36_V of X_FIFO18_36
-- Compiling entity X_FIFO36_72_EXP
-- Compiling architecture X_FIFO36_72_EXP_V of X_FIFO36_72_EXP
-- Compiling entity X_FIFO36_EXP
-- Compiling architecture X_FIFO36_EXP_V of X_FIFO36_EXP
-- Compiling entity X_IDDR_2CLK
-- Compiling architecture X_IDDR_2CLK_V of X_IDDR_2CLK
-- Compiling entity X_IODELAY
-- Compiling architecture X_IODELAY_V of X_IODELAY
-- Compiling entity bscntrl_nodelay
-- Compiling architecture bscntrl_nodelay_V of bscntrl_nodelay
-- Compiling entity ice_module_nodelay
-- Compiling architecture ice_module_nodelay_V of ice_module_nodelay
-- Compiling entity X_ISERDES_NODELAY
-- Compiling architecture X_ISERDES_NODELAY_V of X_ISERDES_NODELAY
-- Compiling entity X_JTAG_SIM_VIRTEX5_SUBMOD
-- Compiling architecture X_JTAG_SIM_VIRTEX5_SUBMOD_V of X_JTAG_SIM_VIRTEX5_SUBMOD
-- Compiling entity X_JTAG_SIM_VIRTEX5
-- Compiling architecture X_JTAG_SIM_VIRTEX5_V of X_JTAG_SIM_VIRTEX5
-- Compiling entity X_LUT6_2
-- Compiling architecture X_LUT6_2_V of X_LUT6_2
-- Compiling entity X_PLL_ADV
-- Compiling architecture X_PLL_ADV_V of X_PLL_ADV
-- Compiling entity X_RAM32M
-- Compiling architecture X_RAM32M_V of X_RAM32M
-- Compiling entity X_RAM64M
-- Compiling architecture X_RAM64M_V of X_RAM64M
-- Compiling entity X_RAMB18
-- Compiling architecture X_RAMB18_V of X_RAMB18
-- Compiling entity X_RAMB18SDP
-- Compiling architecture X_RAMB18SDP_V of X_RAMB18SDP
-- Compiling entity X_RAMB36SDP_EXP
-- Compiling architecture X_RAMB36SDP_EXP_V of X_RAMB36SDP_EXP
-- Compiling entity X_RAMB36_EXP
-- Compiling architecture X_RAMB36_EXP_V of X_RAMB36_EXP
-- Compiling entity X_RAMD128
-- Compiling architecture X_RAMD128_V of X_RAMD128
-- Compiling entity X_RAMD64_ADV
-- Compiling architecture X_RAMD64_ADV_V of X_RAMD64_ADV
-- Compiling entity X_RAMS256
-- Compiling architecture X_RAMS256_V of X_RAMS256
-- Compiling entity X_RAMS64_ADV
-- Compiling architecture X_RAMS64_ADV_V of X_RAMS64_ADV
-- Compiling entity X_SIM_CONFIG_V5
-- Compiling architecture X_SIM_CONFIG_V5_V of X_SIM_CONFIG_V5
-- Compiling entity X_SIM_CONFIG_V5_SERIAL
-- Compiling architecture X_SIM_CONFIG_V5_SERIAL_V of X_SIM_CONFIG_V5_SERIAL
-- Compiling entity X_SRLC32E
-- Compiling architecture X_SRLC32E_V of X_SRLC32E
-- Compiling entity X_STARTUP_VIRTEX5
-- Compiling architecture X_STARTUP_VIRTEX5_V of X_STARTUP_VIRTEX5
-- Compiling entity X_SYSMON
-- Compiling architecture X_SYSMON_V of X_SYSMON
-- Compiling entity X_DSP48A
-- Compiling architecture X_DSP48A_V of X_DSP48A
-- Compiling entity X_RAMB16BWER
-- Compiling architecture X_RAMB16BWER_V of X_RAMB16BWER
-- Compiling entity X_AND16
-- Compiling architecture X_AND16_V of X_AND16
-- Compiling entity X_AND2
-- Compiling architecture X_AND2_V of X_AND2
-- Compiling entity X_AND3
-- Compiling architecture X_AND3_V of X_AND3
-- Compiling entity X_AND32
-- Compiling architecture X_AND32_V of X_AND32
-- Compiling entity X_AND4
-- Compiling architecture X_AND4_V of X_AND4
-- Compiling entity X_AND5
-- Compiling architecture X_AND5_V of X_AND5
-- Compiling entity X_AND6
-- Compiling architecture X_AND6_V of X_AND6
-- Compiling entity X_AND7
-- Compiling architecture X_AND7_V of X_AND7
-- Compiling entity X_AND8
-- Compiling architecture X_AND8_V of X_AND8
-- Compiling entity X_AND9
-- Compiling architecture X_AND9_V of X_AND9
-- Compiling entity X_BPAD
-- Compiling architecture X_BPAD_V of X_BPAD
-- Compiling entity X_BSCAN_FPGACORE
-- Compiling architecture X_BSCAN_FPGACORE_V of X_BSCAN_FPGACORE
-- Compiling entity X_BSCAN_SPARTAN3
-- Compiling architecture X_BSCAN_SPARTAN3_V of X_BSCAN_SPARTAN3
-- Compiling entity X_BUF
-- Compiling architecture X_BUF_V of X_BUF
-- Compiling entity X_BUFGMUX
-- Compiling architecture X_BUFGMUX_V of X_BUFGMUX
-- Compiling entity X_BUFGMUX_1
-- Compiling architecture X_BUFGMUX_1_V of X_BUFGMUX_1
-- Compiling entity X_CKBUF
-- Compiling architecture X_CKBUF_V of X_CKBUF
-- Compiling entity x_clkdll_maximum_period_check
-- Compiling architecture x_clkdll_maximum_period_check_V of x_clkdll_maximum_period_check
-- Compiling entity X_CLKDLL
-- Compiling architecture X_CLKDLL_V of X_CLKDLL
-- Compiling entity x_clkdlle_maximum_period_check
-- Compiling architecture x_clkdlle_maximum_period_check_V of x_clkdlle_maximum_period_check
-- Compiling entity X_CLKDLLE
-- Compiling architecture X_CLKDLLE_V of X_CLKDLLE
-- Compiling entity X_CLK_DIV
-- Compiling architecture X_CLK_DIV_V of X_CLK_DIV
-- Compiling entity x_dcm_clock_divide_by_2
-- Compiling architecture x_dcm_clock_divide_by_2_V of x_dcm_clock_divide_by_2
-- Compiling entity x_dcm_maximum_period_check
-- Compiling architecture x_dcm_maximum_period_check_V of x_dcm_maximum_period_check
-- Compiling entity x_dcm_clock_lost
-- Compiling architecture x_dcm_clock_lost_V of x_dcm_clock_lost
-- Compiling entity X_DCM
-- Compiling architecture X_DCM_V of X_DCM
-- Compiling entity x_dcm_sp_clock_divide_by_2
-- Compiling architecture x_dcm_sp_clock_divide_by_2_V of x_dcm_sp_clock_divide_by_2
-- Compiling entity x_dcm_sp_maximum_period_check
-- Compiling architecture x_dcm_sp_maximum_period_check_V of x_dcm_sp_maximum_period_check
-- Compiling entity x_dcm_sp_clock_lost
-- Compiling architecture x_dcm_sp_clock_lost_V of x_dcm_sp_clock_lost
-- Compiling entity X_DCM_SP
-- Compiling architecture X_DCM_SP_V of X_DCM_SP
-- Compiling entity X_FDD
-- Compiling architecture X_FDD_V of X_FDD
-- Compiling entity X_FDDRCPE
-- Compiling architecture X_FDDRCPE_V of X_FDDRCPE
-- Compiling entity X_FDDRRSE
-- Compiling architecture X_FDDRRSE_V of X_FDDRRSE
-- Compiling entity X_FF
-- Compiling architecture X_FF_V of X_FF
-- Compiling entity X_FF_CPLD
-- Compiling architecture X_FF_CPLD_V of X_FF_CPLD
-- Compiling entity X_IBUFDS
-- Compiling architecture X_IBUFDS_V of X_IBUFDS
-- Compiling entity X_INV
-- Compiling architecture X_INV_V of X_INV
-- Compiling entity X_IPAD
-- Compiling architecture X_IPAD_V of X_IPAD
-- Compiling entity X_KEEPER
-- Compiling architecture X_KEEPER_V of X_KEEPER
-- Compiling entity X_LATCH
-- Compiling architecture X_LATCH_V of X_LATCH
-- Compiling entity X_LATCHE
-- Compiling architecture X_LATCHE_V of X_LATCHE
-- Compiling entity X_LATCH_CPLD
-- Compiling architecture X_LATCH_CPLD_V of X_LATCH_CPLD
-- Compiling entity X_LUT2
-- Compiling architecture X_LUT2_V of X_LUT2
-- Compiling entity X_LUT3
-- Compiling architecture X_LUT3_V of X_LUT3
-- Compiling entity X_LUT4
-- Compiling architecture X_LUT4_V of X_LUT4
-- Compiling entity X_LUT5
-- Compiling architecture X_LUT5_V of X_LUT5
-- Compiling entity X_LUT6
-- Compiling architecture X_LUT6_V of X_LUT6
-- Compiling entity X_LUT7
-- Compiling architecture X_LUT7_V of X_LUT7
-- Compiling entity X_LUT8
-- Compiling architecture X_LUT8_V of X_LUT8
-- Compiling entity X_MULT18X18
-- Compiling architecture X_MULT18X18_V of X_MULT18X18
-- Compiling entity X_MULT18X18S
-- Compiling architecture X_MULT18X18S_V of X_MULT18X18S
-- Compiling entity X_MUX2
-- Compiling architecture X_MUX2_V of X_MUX2
-- Compiling entity X_OBUF
-- Compiling architecture X_OBUF_V of X_OBUF
-- Compiling entity X_OBUFDS
-- Compiling architecture X_OBUFDS_V of X_OBUFDS
-- Compiling entity X_OBUFT
-- Compiling architecture X_OBUFT_V of X_OBUFT
-- Compiling entity X_OBUFTDS
-- Compiling architecture X_OBUFTDS_V of X_OBUFTDS
-- Compiling entity X_ONE
-- Compiling architecture X_ONE_V of X_ONE
-- Compiling entity X_OPAD
-- Compiling architecture X_OPAD_V of X_OPAD
-- Compiling entity X_OR16
-- Compiling architecture X_OR16_V of X_OR16
-- Compiling entity X_OR2
-- Compiling architecture X_OR2_V of X_OR2
-- Compiling entity X_OR3
-- Compiling architecture X_OR3_V of X_OR3
-- Compiling entity X_OR32
-- Compiling architecture X_OR32_V of X_OR32
-- Compiling entity X_OR4
-- Compiling architecture X_OR4_V of X_OR4
-- Compiling entity X_OR5
-- Compiling architecture X_OR5_V of X_OR5
-- Compiling entity X_OR6
-- Compiling architecture X_OR6_V of X_OR6
-- Compiling entity X_OR7
-- Compiling architecture X_OR7_V of X_OR7
-- Compiling entity X_OR8
-- Compiling architecture X_OR8_V of X_OR8
-- Compiling entity X_OR9
-- Compiling architecture X_OR9_V of X_OR9
-- Compiling entity X_PD
-- Compiling architecture X_PD_V of X_PD
-- Compiling entity X_PU
-- Compiling architecture X_PU_V of X_PU
-- Compiling entity X_RAMB16_S1
-- Compiling architecture X_RAMB16_S1_V of X_RAMB16_S1
-- Compiling entity X_RAMB16_S18
-- Compiling architecture X_RAMB16_S18_V of X_RAMB16_S18
-- Compiling entity X_RAMB16_S18_S18
-- Compiling architecture X_RAMB16_S18_S18_V of X_RAMB16_S18_S18
-- Compiling entity X_RAMB16_S18_S36
-- Compiling architecture X_RAMB16_S18_S36_V of X_RAMB16_S18_S36
-- Compiling entity X_RAMB16_S1_S1
-- Compiling architecture X_RAMB16_S1_S1_V of X_RAMB16_S1_S1
-- Compiling entity X_RAMB16_S1_S18
-- Compiling architecture X_RAMB16_S1_S18_V of X_RAMB16_S1_S18
-- Compiling entity X_RAMB16_S1_S2
-- Compiling architecture X_RAMB16_S1_S2_V of X_RAMB16_S1_S2
-- Compiling entity X_RAMB16_S1_S36
-- Compiling architecture X_RAMB16_S1_S36_V of X_RAMB16_S1_S36
-- Compiling entity X_RAMB16_S1_S4
-- Compiling architecture X_RAMB16_S1_S4_V of X_RAMB16_S1_S4
-- Compiling entity X_RAMB16_S1_S9
-- Compiling architecture X_RAMB16_S1_S9_V of X_RAMB16_S1_S9
-- Compiling entity X_RAMB16_S2
-- Compiling architecture X_RAMB16_S2_V of X_RAMB16_S2
-- Compiling entity X_RAMB16_S2_S18
-- Compiling architecture X_RAMB16_S2_S18_V of X_RAMB16_S2_S18
-- Compiling entity X_RAMB16_S2_S2
-- Compiling architecture X_RAMB16_S2_S2_V of X_RAMB16_S2_S2
-- Compiling entity X_RAMB16_S2_S36
-- Compiling architecture X_RAMB16_S2_S36_V of X_RAMB16_S2_S36
-- Compiling entity X_RAMB16_S2_S4
-- Compiling architecture X_RAMB16_S2_S4_V of X_RAMB16_S2_S4
-- Compiling entity X_RAMB16_S2_S9
-- Compiling architecture X_RAMB16_S2_S9_V of X_RAMB16_S2_S9
-- Compiling entity X_RAMB16_S36
-- Compiling architecture X_RAMB16_S36_V of X_RAMB16_S36
-- Compiling entity X_RAMB16_S36_S36
-- Compiling architecture X_RAMB16_S36_S36_V of X_RAMB16_S36_S36
-- Compiling entity X_RAMB16_S4
-- Compiling architecture X_RAMB16_S4_V of X_RAMB16_S4
-- Compiling entity X_RAMB16_S4_S18
-- Compiling architecture X_RAMB16_S4_S18_V of X_RAMB16_S4_S18
-- Compiling entity X_RAMB16_S4_S36
-- Compiling architecture X_RAMB16_S4_S36_V of X_RAMB16_S4_S36
-- Compiling entity X_RAMB16_S4_S4
-- Compiling architecture X_RAMB16_S4_S4_V of X_RAMB16_S4_S4
-- Compiling entity X_RAMB16_S4_S9
-- Compiling architecture X_RAMB16_S4_S9_V of X_RAMB16_S4_S9
-- Compiling entity X_RAMB16_S9
-- Compiling architecture X_RAMB16_S9_V of X_RAMB16_S9
-- Compiling entity X_RAMB16_S9_S18
-- Compiling architecture X_RAMB16_S9_S18_V of X_RAMB16_S9_S18
-- Compiling entity X_RAMB16_S9_S36
-- Compiling architecture X_RAMB16_S9_S36_V of X_RAMB16_S9_S36
-- Compiling entity X_RAMB16_S9_S9
-- Compiling architecture X_RAMB16_S9_S9_V of X_RAMB16_S9_S9
-- Compiling entity X_RAMB4_S1
-- Compiling architecture X_RAMB4_S1_V of X_RAMB4_S1
-- Compiling entity X_RAMB4_S16
-- Compiling architecture X_RAMB4_S16_V of X_RAMB4_S16
-- Compiling entity X_RAMB4_S16_S16
-- Compiling architecture X_RAMB4_S16_S16_V of X_RAMB4_S16_S16
-- Compiling entity X_RAMB4_S1_S1
-- Compiling architecture X_RAMB4_S1_S1_V of X_RAMB4_S1_S1
-- Compiling entity X_RAMB4_S1_S16
-- Compiling architecture X_RAMB4_S1_S16_V of X_RAMB4_S1_S16
-- Compiling entity X_RAMB4_S1_S2
-- Compiling architecture X_RAMB4_S1_S2_V of X_RAMB4_S1_S2
-- Compiling entity X_RAMB4_S1_S4
-- Compiling architecture X_RAMB4_S1_S4_V of X_RAMB4_S1_S4
-- Compiling entity X_RAMB4_S1_S8
-- Compiling architecture X_RAMB4_S1_S8_V of X_RAMB4_S1_S8
-- Compiling entity X_RAMB4_S2
-- Compiling architecture X_RAMB4_S2_V of X_RAMB4_S2
-- Compiling entity X_RAMB4_S2_S16
-- Compiling architecture X_RAMB4_S2_S16_V of X_RAMB4_S2_S16
-- Compiling entity X_RAMB4_S2_S2
-- Compiling architecture X_RAMB4_S2_S2_V of X_RAMB4_S2_S2
-- Compiling entity X_RAMB4_S2_S4
-- Compiling architecture X_RAMB4_S2_S4_V of X_RAMB4_S2_S4
-- Compiling entity X_RAMB4_S2_S8
-- Compiling architecture X_RAMB4_S2_S8_V of X_RAMB4_S2_S8
-- Compiling entity X_RAMB4_S4
-- Compiling architecture X_RAMB4_S4_V of X_RAMB4_S4
-- Compiling entity X_RAMB4_S4_S16
-- Compiling architecture X_RAMB4_S4_S16_V of X_RAMB4_S4_S16
-- Compiling entity X_RAMB4_S4_S4
-- Compiling architecture X_RAMB4_S4_S4_V of X_RAMB4_S4_S4
-- Compiling entity X_RAMB4_S4_S8
-- Compiling architecture X_RAMB4_S4_S8_V of X_RAMB4_S4_S8
-- Compiling entity X_RAMB4_S8
-- Compiling architecture X_RAMB4_S8_V of X_RAMB4_S8
-- Compiling entity X_RAMB4_S8_S16
-- Compiling architecture X_RAMB4_S8_S16_V of X_RAMB4_S8_S16
-- Compiling entity X_RAMB4_S8_S8
-- Compiling architecture X_RAMB4_S8_S8_V of X_RAMB4_S8_S8
-- Compiling entity X_RAMD16
-- Compiling architecture X_RAMD16_V of X_RAMD16
-- Compiling entity X_RAMD32
-- Compiling architecture X_RAMD32_V of X_RAMD32
-- Compiling entity X_RAMD64
-- Compiling architecture X_RAMD64_V of X_RAMD64
-- Compiling entity X_RAMS128
-- Compiling architecture X_RAMS128_V of X_RAMS128
-- Compiling entity X_RAMS16
-- Compiling architecture X_RAMS16_V of X_RAMS16
-- Compiling entity X_RAMS32
-- Compiling architecture X_RAMS32_V of X_RAMS32
-- Compiling entity X_RAMS64
-- Compiling architecture X_RAMS64_V of X_RAMS64
-- Compiling entity X_ROC
-- Compiling architecture X_ROC_V of X_ROC
-- Compiling entity X_ROCBUF
-- Compiling architecture X_ROCBUF_V of X_ROCBUF
-- Compiling entity X_SFF
-- Compiling architecture X_SFF_V of X_SFF
-- Compiling entity X_SRL16E
-- Compiling architecture X_SRL16E_V of X_SRL16E
-- Compiling entity X_SRLC16E
-- Compiling architecture X_SRLC16E_V of X_SRLC16E
-- Compiling entity X_STARTUP_FPGACORE
-- Compiling architecture X_STARTUP_FPGACORE_V of X_STARTUP_FPGACORE
-- Compiling entity X_STARTUP_SPARTAN3
-- Compiling architecture X_STARTUP_SPARTAN3_V of X_STARTUP_SPARTAN3
-- Compiling entity X_SUH
-- Compiling architecture X_SUH_V of X_SUH
-- Compiling entity X_TOC
-- Compiling architecture X_TOC_V of X_TOC
-- Compiling entity X_TOCBUF
-- Compiling architecture X_TOCBUF_V of X_TOCBUF
-- Compiling entity X_TRI
-- Compiling architecture X_TRI_V of X_TRI
-- Compiling entity X_UPAD
-- Compiling architecture X_UPAD_V of X_UPAD
-- Compiling entity X_XOR16
-- Compiling architecture X_XOR16_V of X_XOR16
-- Compiling entity X_XOR2
-- Compiling architecture X_XOR2_V of X_XOR2
-- Compiling entity X_XOR3
-- Compiling architecture X_XOR3_V of X_XOR3
-- Compiling entity X_XOR32
-- Compiling architecture X_XOR32_V of X_XOR32
-- Compiling entity X_XOR4
-- Compiling architecture X_XOR4_V of X_XOR4
-- Compiling entity X_XOR5
-- Compiling architecture X_XOR5_V of X_XOR5
-- Compiling entity X_XOR6
-- Compiling architecture X_XOR6_V of X_XOR6
-- Compiling entity X_XOR7
-- Compiling architecture X_XOR7_V of X_XOR7
-- Compiling entity X_XOR8
-- Compiling architecture X_XOR8_V of X_XOR8
-- Compiling entity X_ZERO
-- Compiling architecture X_ZERO_V of X_ZERO
-- Compiling entity X_IDDR2
-- Compiling architecture X_IDDR2_V of X_IDDR2
-- Compiling entity X_MULT18X18SIO
-- Compiling architecture X_MULT18X18SIO_V of X_MULT18X18SIO
-- Compiling entity X_ODDR2
-- Compiling architecture X_ODDR2_V of X_ODDR2
-- Compiling entity X_STARTUP_SPARTAN3E
-- Compiling architecture X_STARTUP_SPARTAN3E_V of X_STARTUP_SPARTAN3E
-- Compiling entity X_BSCAN_SPARTAN6
-- Compiling architecture X_BSCAN_SPARTAN6_V of X_BSCAN_SPARTAN6
-- Compiling entity X_BUFIO2
-- Compiling architecture X_BUFIO2_V of X_BUFIO2
-- Compiling entity X_BUFIO2FB
-- Compiling architecture X_BUFIO2FB_V of X_BUFIO2FB
-- Compiling entity X_BUFIO2_2CLK
-- Compiling architecture X_BUFIO2_2CLK_V of X_BUFIO2_2CLK
-- Compiling entity X_BUFPLL
-- Compiling architecture X_BUFPLL_V of X_BUFPLL
-- Compiling entity X_BUFPLL_MCB
-- Compiling architecture X_BUFPLL_MCB_V of X_BUFPLL_MCB
-- Compiling entity X_DCM_CLKGEN
-- Compiling architecture X_DCM_CLKGEN_V of X_DCM_CLKGEN
-- Compiling entity X_DSP48A1
-- Compiling architecture X_DSP48A1_V of X_DSP48A1
-- Compiling entity X_ICAP_SPARTAN6
-- Compiling architecture X_ICAP_SPARTAN6_V of X_ICAP_SPARTAN6
-- Compiling entity X_IODELAY2
-- Compiling architecture X_IODELAY2_V of X_IODELAY2
-- Compiling entity X_IODRP2
-- Compiling architecture X_IODRP2_V of X_IODRP2
-- Compiling entity X_IODRP2_MCB
-- Compiling architecture X_IODRP2_MCB_V of X_IODRP2_MCB
-- Compiling entity X_ISERDES2
-- Compiling architecture X_ISERDES2_V of X_ISERDES2
-- Compiling entity X_JTAG_SIM_SPARTAN6
-- Compiling architecture X_JTAG_SIM_SPARTAN6_V of X_JTAG_SIM_SPARTAN6
-- Compiling entity X_OSERDES2
-- Compiling architecture X_OSERDES2_V of X_OSERDES2
-- Compiling entity X_POST_CRC_INTERNAL
-- Compiling architecture X_POST_CRC_INTERNAL_V of X_POST_CRC_INTERNAL
-- Compiling entity X_RAMB8BWER
-- Compiling architecture X_RAMB8BWER_V of X_RAMB8BWER
-- Compiling entity X_SIM_CONFIG_S6
-- Compiling architecture X_SIM_CONFIG_S6_V of X_SIM_CONFIG_S6
-- Compiling entity X_SIM_CONFIG_S6_SERIAL
-- Compiling architecture X_SIM_CONFIG_S6_SERIAL_V of X_SIM_CONFIG_S6_SERIAL
-- Compiling entity X_STARTUP_SPARTAN6
-- Compiling architecture X_STARTUP_SPARTAN6_V of X_STARTUP_SPARTAN6
-- Compiling entity X_SUSPEND_SYNC
-- Compiling architecture X_SUSPEND_SYNC_V of X_SUSPEND_SYNC
-- Compiling entity X_BSCAN_SPARTAN3A
-- Compiling architecture X_BSCAN_SPARTAN3A_V of X_BSCAN_SPARTAN3A
-- Compiling entity X_DNA_PORT
-- Compiling architecture X_DNA_PORT_V of X_DNA_PORT
-- Compiling entity X_IBUFDS_DLY_ADJ
-- Compiling architecture X_IBUFDS_DLY_ADJ_V of X_IBUFDS_DLY_ADJ
-- Compiling entity X_IBUF_DLY_ADJ
-- Compiling architecture X_IBUF_DLY_ADJ_V of X_IBUF_DLY_ADJ
-- Compiling entity X_JTAG_SIM_SPARTAN3A
-- Compiling architecture X_JTAG_SIM_SPARTAN3A_V of X_JTAG_SIM_SPARTAN3A
-- Compiling entity X_RAMB16BWE
-- Compiling architecture X_RAMB16BWE_V of X_RAMB16BWE
-- Compiling entity X_SIM_CONFIG_S3A
-- Compiling architecture X_SIM_CONFIG_S3A_V of X_SIM_CONFIG_S3A
-- Compiling entity X_SIM_CONFIG_S3A_SERIAL
-- Compiling architecture X_SIM_CONFIG_S3A_SERIAL_V of X_SIM_CONFIG_S3A_SERIAL
-- Compiling entity X_SPI_ACCESS
-- Compiling architecture X_SPI_ACCESS_V of X_SPI_ACCESS
-- Compiling entity X_STARTUP_SPARTAN3A
-- Compiling architecture X_STARTUP_SPARTAN3A_V of X_STARTUP_SPARTAN3A
-- Compiling entity X_BSCAN_VIRTEX4
-- Compiling architecture X_BSCAN_VIRTEX4_V of X_BSCAN_VIRTEX4
-- Compiling entity X_BUFGCTRL
-- Compiling architecture X_BUFGCTRL_V of X_BUFGCTRL
-- Compiling entity x_dcm_adv_clock_divide_by_2
-- Compiling architecture x_dcm_adv_clock_divide_by_2_V of x_dcm_adv_clock_divide_by_2
-- Compiling entity x_dcm_adv_maximum_period_check
-- Compiling architecture x_dcm_adv_maximum_period_check_V of x_dcm_adv_maximum_period_check
-- Compiling entity x_dcm_adv_clock_lost
-- Compiling architecture x_dcm_adv_clock_lost_V of x_dcm_adv_clock_lost
-- Compiling entity X_DCM_ADV
-- Compiling architecture X_DCM_ADV_V of X_DCM_ADV
-- Compiling entity X_DSP48
-- Compiling architecture X_DSP48_V of X_DSP48
-- Compiling entity X_FIFO16
-- Compiling architecture X_FIFO16_V of X_FIFO16
-- Compiling entity X_IDDR
-- Compiling architecture X_IDDR_V of X_IDDR
-- Compiling entity X_IDELAY
-- Compiling architecture X_IDELAY_V of X_IDELAY
-- Compiling entity X_IDELAYCTRL
-- Compiling architecture X_IDELAYCTRL_V of X_IDELAYCTRL
-- Compiling entity bscntrl
-- Compiling architecture bscntrl_V of bscntrl
-- Compiling entity ice_module
-- Compiling architecture ice_V of ice_module
-- Compiling entity X_ISERDES
-- Compiling architecture X_ISERDES_V of X_ISERDES
-- Compiling entity X_JTAG_SIM_VIRTEX4_SUBMOD
-- Compiling architecture X_JTAG_SIM_VIRTEX4_SUBMOD_V of X_JTAG_SIM_VIRTEX4_SUBMOD
-- Compiling entity X_JTAG_SIM_VIRTEX4
-- Compiling architecture X_JTAG_SIM_VIRTEX4_V of X_JTAG_SIM_VIRTEX4
-- Compiling entity X_ODDR
-- Compiling architecture X_ODDR_V of X_ODDR
-- Compiling entity X_PLG
-- Compiling architecture X_PLG_V of X_PLG
-- Compiling entity X_IOOUT
-- Compiling architecture X_IOOUT_V of X_IOOUT
-- Compiling entity X_IOT
-- Compiling architecture X_IOT_V of X_IOT
-- Compiling entity X_OSERDES
-- Compiling architecture X_OSERDES_V of X_OSERDES
-- Compiling entity X_PMCD
-- Compiling architecture X_PMCD_V of X_PMCD
-- Compiling entity X_RAMB16
-- Compiling architecture X_RAMB16_V of X_RAMB16
-- Compiling entity X_STARTUP_VIRTEX4
-- Compiling architecture X_STARTUP_VIRTEX4_V of X_STARTUP_VIRTEX4
-- Compiling entity X_IBUFDS_GTHE1
-- Compiling architecture X_IBUFDS_GTHE1_V of X_IBUFDS_GTHE1


END_COMPILATION_MESSAGES(questasim:vhdl:simprim)
==============================================================================
    > Log file 'P:\fk_palerm_05\work\compilation/simprim/.cxl.vhdl.simprim.simprim.nt64.log' generated

Library vhdl.simprim:vhdl.secureip_vhdl_simprim will be compiled, because no precompiled info.
--> Compiling vhdl.simprim:vhdl.secureip_vhdl_simprim library ...
    > vhdl.simprim:vhdl.secureip_vhdl_simprim library compiled from C:/EDA/Xilinx/14.1/ISE_DS/ISE/vhdl/src/simprims/secureip/mti
    > vhdl.simprim:vhdl.secureip_vhdl_simprim library compiled to P:\fk_palerm_05\work\compilation/simprim
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:secureip_vhdl_simprim)
Modifying modelsim.ini

QuestaSim-64 vcom 10.1d Compiler 2012.11 Nov  1 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package VITAL_Timing
-- Loading package VCOMPONENTS
-- Loading package VITAL_Primitives
-- Loading package VPACKAGE
-- Compiling entity X_GTPE2_CHANNEL
-- Compiling architecture X_GTPE2_CHANNEL_V of X_GTPE2_CHANNEL
-- Compiling entity X_GTPE2_COMMON
-- Compiling architecture X_GTPE2_COMMON_V of X_GTPE2_COMMON
-- Compiling entity X_GTXE1
-- Compiling architecture X_GTXE1_V of X_GTXE1
-- Compiling entity X_PCIE_2_0
-- Compiling architecture X_PCIE_2_0_V of X_PCIE_2_0
-- Compiling entity X_TEMAC_SINGLE
-- Compiling architecture X_TEMAC_SINGLE_V of X_TEMAC_SINGLE
-- Compiling entity X_GTXE2_CHANNEL
-- Compiling architecture X_GTXE2_CHANNEL_V of X_GTXE2_CHANNEL
-- Compiling entity X_GTXE2_COMMON
-- Compiling architecture X_GTXE2_COMMON_V of X_GTXE2_COMMON
-- Compiling entity X_IN_FIFO
-- Compiling architecture X_IN_FIFO_V of X_IN_FIFO
-- Compiling entity X_ISERDESE2
-- Compiling architecture X_ISERDESE2_V of X_ISERDESE2
-- Compiling entity X_OSERDESE2
-- Compiling architecture X_OSERDESE2_V of X_OSERDESE2
-- Compiling entity X_OUT_FIFO
-- Compiling architecture X_OUT_FIFO_V of X_OUT_FIFO
-- Compiling entity X_PCIE_2_1
-- Compiling architecture X_PCIE_2_1_V of X_PCIE_2_1
-- Compiling entity X_PHASER_IN
-- Compiling architecture X_PHASER_IN_V of X_PHASER_IN
-- Compiling entity X_PHASER_IN_PHY
-- Compiling architecture X_PHASER_IN_PHY_V of X_PHASER_IN_PHY
-- Compiling entity X_PHASER_OUT
-- Compiling architecture X_PHASER_OUT_V of X_PHASER_OUT
-- Compiling entity X_PHASER_OUT_PHY
-- Compiling architecture X_PHASER_OUT_PHY_V of X_PHASER_OUT_PHY
-- Compiling entity X_PHY_CONTROL
-- Compiling architecture X_PHY_CONTROL_V of X_PHY_CONTROL
-- Compiling entity X_GTP_DUAL
-- Compiling architecture X_GTP_DUAL_V of X_GTP_DUAL
-- Compiling entity X_PCIE_INTERNAL_1_1
-- Compiling architecture X_PCIE_INTERNAL_1_1_V of X_PCIE_INTERNAL_1_1
-- Compiling entity X_TEMAC
-- Compiling architecture X_TEMAC_V of X_TEMAC
-- Compiling entity X_GTPA1_DUAL
-- Compiling architecture X_GTPA1_DUAL_V of X_GTPA1_DUAL
-- Compiling entity X_MCB
-- Compiling architecture X_MCB_V of X_MCB
-- Loading package NUMERIC_STD
-- Compiling entity X_PCIE_A1
-- Compiling architecture X_PCIE_A1_V of X_PCIE_A1
-- Compiling entity X_EMAC
-- Compiling architecture X_EMAC_V of X_EMAC
-- Compiling entity X_GT11
-- Compiling architecture X_GT11_V of X_GT11
-- Compiling entity X_GT11CLK
-- Compiling architecture X_GT11CLK_V of X_GT11CLK
-- Compiling entity fpga_startup_virtex4
-- Compiling architecture fpga_startup_virtex4_v of fpga_startup_virtex4
-- Compiling entity X_PPC405_ADV
-- Compiling architecture X_PPC405_ADV_V of X_PPC405_ADV
-- Compiling entity X_GTX_DUAL
-- Compiling architecture X_GTX_DUAL_V of X_GTX_DUAL
-- Compiling entity X_PPC440
-- Compiling architecture X_PPC440_V of X_PPC440
-- Compiling entity X_GTHE1_QUAD
-- Compiling architecture X_GTHE1_QUAD_V of X_GTHE1_QUAD
-- Compiling entity X_GTHE2_CHANNEL
-- Compiling architecture X_GTHE2_CHANNEL_V of X_GTHE2_CHANNEL
-- Compiling entity X_GTHE2_COMMON
-- Compiling architecture X_GTHE2_COMMON_V of X_GTHE2_COMMON
-- Compiling entity X_PCIE_3_0
-- Compiling architecture X_PCIE_3_0_V of X_PCIE_3_0


END_COMPILATION_MESSAGES(questasim:vhdl:secureip_vhdl_simprim)
==============================================================================
    > Log file 'P:\fk_palerm_05\work\compilation/simprim/.cxl.vhdl.secureip_vhdl_simprim.simprim.nt64.log' generated
compxlib[vhdl.simprim:vhdl.secureip_vhdl_simprim]: 0 error(s), 0 warning(s)

compxlib[vhdl.simprim]: 0 error(s), 0 warning(s), 75.00 % complete



Library vhdl.xilinxcorelib will be compiled, because no precompiled info.
--> Compiling vhdl.xilinxcorelib library ...
    > vhdl.xilinxcorelib library compiled from C:/EDA/Xilinx/14.1/ISE_DS/ISE/vhdl/src/XilinxCoreLib
    > vhdl.xilinxcorelib library compiled to P:\fk_palerm_05\work\compilation/xilinxcorelib
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xilinxcorelib)
Modifying modelsim.ini

QuestaSim-64 vcom 10.1d Compiler 2012.11 Nov  1 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package blkmemdp_v6_1_services
-- Compiling package body blkmemdp_v6_1_services
-- Loading package blkmemdp_v6_1_services
-- Compiling package blkmemdp_pkg_v6_1
-- Compiling package body blkmemdp_pkg_v6_1
-- Loading package blkmemdp_pkg_v6_1
-- Compiling package ul_utils
-- Compiling package body ul_utils
-- Loading package ul_utils
-- Compiling package MATH_INT
-- Compiling package body MATH_INT
-- Loading package MATH_INT
-- Loading package ul_utils
-- Compiling package BLKMEMDP_MEM_INIT_FILE_PACK_V6_1
-- Compiling package body BLKMEMDP_MEM_INIT_FILE_PACK_V6_1
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V6_1
-- Loading package VITAL_Timing
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V6_1
-- Loading package blkmemdp_pkg_v6_1
-- Compiling entity blkmemdp_v6_1
-- Compiling architecture behavioral of blkmemdp_v6_1
-- Compiling package blkmemdp_v6_1_comp
-- Loading package blkmemdp_v6_1_comp
-- Compiling entity blkmemdp_v6_1_xst
-- Compiling architecture xilinx of blkmemdp_v6_1_xst
-- Compiling package blkmemdp_v6_1_xst_comp
-- Loading package NUMERIC_STD
-- Compiling entity dist_mem_gen_v7_1
-- Compiling architecture behavioral of dist_mem_gen_v7_1
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v7_1.vhd(198):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v7_1.vhd(198): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v7_1.vhd(210):          if not(endfile(meminitfile)) and i < depth then
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v7_1.vhd(210): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v7_1.vhd(213):             readline(meminitfile, bitline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v7_1.vhd(213): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v7_1.vhd(244):       file_close(meminitfile);      
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v7_1.vhd(244): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v7_1.vhd(332):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v7_1.vhd(332): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v7_1_comp
-- Loading package dist_mem_gen_v7_1_comp
-- Compiling entity dist_mem_gen_v7_1_xst
-- Compiling architecture behavioral of dist_mem_gen_v7_1_xst
-- Compiling package dist_mem_gen_v7_1_xst_comp
-- Compiling package blkmemdp_pkg_v6_0
-- Compiling package body blkmemdp_pkg_v6_0
-- Loading package blkmemdp_pkg_v6_0
-- Compiling package BLKMEMDP_MEM_INIT_FILE_PACK_V6_0
-- Compiling package body BLKMEMDP_MEM_INIT_FILE_PACK_V6_0
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V6_0
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V6_0
-- Loading package blkmemdp_pkg_v6_0
-- Compiling entity blkmemdp_v6_0
-- Compiling architecture behavioral of blkmemdp_v6_0
-- Compiling package blkmemdp_v6_0_comp
-- Compiling package blkmemdp_v6_0_services
-- Compiling package body blkmemdp_v6_0_services
-- Loading package blkmemdp_v6_0_services
-- Compiling entity dist_mem_gen_v3_4
-- Compiling architecture behavioral of dist_mem_gen_v3_4
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_4.vhd(172):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_4.vhd(172): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_4.vhd(184):          if not(endfile(meminitfile)) and i < depth then
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_4.vhd(184): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_4.vhd(187):             readline(meminitfile, bitline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_4.vhd(187): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_4.vhd(218):       file_close(meminitfile);      
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_4.vhd(218): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_4.vhd(306):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_4.vhd(306): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v3_4_comp
-- Loading package dist_mem_gen_v3_4_comp
-- Compiling entity dist_mem_gen_v3_4_xst
-- Compiling architecture behavioral of dist_mem_gen_v3_4_xst
-- Compiling package dist_mem_gen_v3_4_xst_comp
-- Compiling entity dist_mem_gen_v3_3
-- Compiling architecture behavioral of dist_mem_gen_v3_3
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_3.vhd(172):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_3.vhd(172): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_3.vhd(184):          if not(endfile(meminitfile)) and i < depth then
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_3.vhd(184): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_3.vhd(187):             readline(meminitfile, bitline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_3.vhd(187): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_3.vhd(218):       file_close(meminitfile);      
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_3.vhd(218): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_3.vhd(306):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_3.vhd(306): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v3_3_comp
-- Loading package dist_mem_gen_v3_3_comp
-- Compiling entity dist_mem_gen_v3_3_xst
-- Compiling architecture behavioral of dist_mem_gen_v3_3_xst
-- Compiling package dist_mem_gen_v3_3_xst_comp
-- Compiling entity dist_mem_gen_v3_2
-- Compiling architecture behavioral of dist_mem_gen_v3_2
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_2.vhd(172):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_2.vhd(172): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_2.vhd(184):          if not(endfile(meminitfile)) and i < depth then
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_2.vhd(184): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_2.vhd(187):             readline(meminitfile, bitline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_2.vhd(187): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_2.vhd(218):       file_close(meminitfile);      
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_2.vhd(218): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_2.vhd(306):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_2.vhd(306): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v3_2_comp
-- Loading package dist_mem_gen_v3_2_comp
-- Compiling entity dist_mem_gen_v3_2_xst
-- Compiling architecture behavioral of dist_mem_gen_v3_2_xst
-- Compiling package dist_mem_gen_v3_2_xst_comp
-- Compiling package bip_utils_pkg_v2_0
-- Compiling package body bip_utils_pkg_v2_0
-- Loading package bip_utils_pkg_v2_0
-- Loading package bip_utils_pkg_v2_0
-- Compiling package bip_usecase_utils_pkg_v2_0
-- Compiling package body bip_usecase_utils_pkg_v2_0
-- Loading package bip_usecase_utils_pkg_v2_0
-- Compiling entity xbip_pipe_v2_0
-- Compiling architecture behavioral of xbip_pipe_v2_0
-- Compiling package xbip_pipe_v2_0_comp
-- Loading package std_logic_arith
-- Loading package bip_usecase_utils_pkg_v2_0
-- Compiling package bip_dsp48_addsub_pkg_v2_0
-- Compiling package body bip_dsp48_addsub_pkg_v2_0
-- Loading package bip_dsp48_addsub_pkg_v2_0
-- Loading package STD_LOGIC_SIGNED
-- Loading package xbip_pipe_v2_0_comp
-- Loading package bip_dsp48_addsub_pkg_v2_0
-- Compiling entity xbip_dsp48_addsub_v2_0
-- Compiling architecture behavioral of xbip_dsp48_addsub_v2_0
-- Compiling package xbip_dsp48_addsub_v2_0_comp
-- Loading package xbip_dsp48_addsub_v2_0_comp
-- Compiling entity xbip_addsub_v2_0
-- Compiling architecture behavioral of xbip_addsub_v2_0
-- Compiling package xbip_addsub_v2_0_comp
-- Compiling package c_addsub_pkg_v11_0
-- Compiling package body c_addsub_pkg_v11_0
-- Loading package c_addsub_pkg_v11_0
-- Compiling entity xbip_pipe_v2_0_xst
-- Compiling architecture behavioral of xbip_pipe_v2_0_xst
-- Compiling package xbip_pipe_v2_0_xst_comp
-- Loading package xbip_addsub_v2_0_comp
-- Loading package c_addsub_pkg_v11_0
-- Loading package xbip_pipe_v2_0_xst_comp
-- Compiling entity c_addsub_v11_0
-- Compiling architecture behavioral of c_addsub_v11_0
-- Compiling package c_addsub_v11_0_comp
-- Loading package c_addsub_v11_0_comp
-- Compiling entity c_addsub_v11_0_xst
-- Compiling architecture behavioral of c_addsub_v11_0_xst
-- Compiling package c_addsub_v11_0_xst_comp
-- Compiling entity c_reg_fd_v11_0
-- Compiling architecture behavioral of c_reg_fd_v11_0
-- Compiling package c_reg_fd_v11_0_comp
-- Loading package c_reg_fd_v11_0_comp
-- Compiling entity c_addsub_v11_0_legacy
-- Compiling architecture behavioral of c_addsub_v11_0_legacy
-- Compiling package blkmemsp_pkg_v4_0
-- Compiling package body blkmemsp_pkg_v4_0
-- Loading package blkmemsp_pkg_v4_0
-- Compiling package MEM_INIT_FILE_PACK_V4_0
-- Compiling package body MEM_INIT_FILE_PACK_V4_0
-- Loading package MEM_INIT_FILE_PACK_V4_0
-- Loading package MEM_INIT_FILE_PACK_V4_0
-- Loading package blkmemsp_pkg_v4_0
-- Compiling entity blkmemsp_v4_0
-- Compiling architecture behavioral of blkmemsp_v4_0
-- Compiling package blkmemsp_v4_0_comp
-- Compiling entity dist_mem_gen_v3_1
-- Compiling architecture behavioral of dist_mem_gen_v3_1
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_1.vhd(171):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_1.vhd(171): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_1.vhd(183):          if not(endfile(meminitfile)) and i < depth then
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_1.vhd(183): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_1.vhd(186):             readline(meminitfile, bitline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_1.vhd(186): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_1.vhd(217):       file_close(meminitfile);      
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_1.vhd(217): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_1.vhd(305):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v3_1.vhd(305): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v3_1_comp
-- Loading package dist_mem_gen_v3_1_comp
-- Compiling entity dist_mem_gen_v3_1_xst
-- Compiling architecture behavioral of dist_mem_gen_v3_1_xst
-- Compiling package dist_mem_gen_v3_1_xst_comp
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity fifo_generator_v8_5_bhv_as
-- Compiling architecture behavioral of fifo_generator_v8_5_bhv_as
-- Compiling entity fifo_generator_v8_5_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v8_5_bhv_ss
-- Compiling entity fifo_generator_v8_5_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v8_5_bhv_preload0
-- Loading entity fifo_generator_v8_5_bhv_as
-- Loading entity fifo_generator_v8_5_bhv_ss
-- Compiling entity fifo_generator_v8_5_conv
-- Compiling architecture behavioral of fifo_generator_v8_5_conv
-- Compiling entity fifo_generator_v8_5_axic_reg_slice
-- Compiling architecture xilinx of fifo_generator_v8_5_axic_reg_slice
-- Loading entity fifo_generator_v8_5_conv
-- Compiling entity fifo_generator_v8_5
-- Compiling architecture behavioral of fifo_generator_v8_5
-- Compiling package fifo_generator_v8_5_comp
-- Loading package fifo_generator_v8_5_comp
-- Compiling entity fifo_generator_v8_5_xst
-- Compiling architecture behavioral of fifo_generator_v8_5_xst
-- Compiling package fifo_generator_v8_5_xst_comp
-- Compiling entity fifo_generator_v8_4_bhv_as
-- Compiling architecture behavioral of fifo_generator_v8_4_bhv_as
-- Compiling entity fifo_generator_v8_4_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v8_4_bhv_ss
-- Compiling entity fifo_generator_v8_4_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v8_4_bhv_preload0
-- Loading entity fifo_generator_v8_4_bhv_as
-- Loading entity fifo_generator_v8_4_bhv_ss
-- Compiling entity fifo_generator_v8_4_conv
-- Compiling architecture behavioral of fifo_generator_v8_4_conv
-- Compiling entity fifo_generator_v8_4_axic_reg_slice
-- Compiling architecture xilinx of fifo_generator_v8_4_axic_reg_slice
-- Loading entity fifo_generator_v8_4_conv
-- Compiling entity fifo_generator_v8_4
-- Compiling architecture behavioral of fifo_generator_v8_4
-- Compiling package fifo_generator_v8_4_comp
-- Loading package fifo_generator_v8_4_comp
-- Compiling entity fifo_generator_v8_4_xst
-- Compiling architecture behavioral of fifo_generator_v8_4_xst
-- Compiling package fifo_generator_v8_4_xst_comp
-- Compiling entity fifo_generator_v8_3_bhv_as
-- Compiling architecture behavioral of fifo_generator_v8_3_bhv_as
-- Compiling entity fifo_generator_v8_3_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v8_3_bhv_ss
-- Compiling entity fifo_generator_v8_3_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v8_3_bhv_preload0
-- Loading entity fifo_generator_v8_3_bhv_as
-- Loading entity fifo_generator_v8_3_bhv_ss
-- Compiling entity fifo_generator_v8_3_conv
-- Compiling architecture behavioral of fifo_generator_v8_3_conv
-- Compiling entity fifo_generator_v8_3_axic_reg_slice
-- Compiling architecture xilinx of fifo_generator_v8_3_axic_reg_slice
-- Loading entity fifo_generator_v8_3_conv
-- Compiling entity fifo_generator_v8_3
-- Compiling architecture behavioral of fifo_generator_v8_3
-- Compiling package fifo_generator_v8_3_comp
-- Loading package fifo_generator_v8_3_comp
-- Compiling entity fifo_generator_v8_3_xst
-- Compiling architecture behavioral of fifo_generator_v8_3_xst
-- Compiling package fifo_generator_v8_3_xst_comp
-- Compiling entity fifo_generator_v8_2_bhv_as
-- Compiling architecture behavioral of fifo_generator_v8_2_bhv_as
-- Compiling entity fifo_generator_v8_2_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v8_2_bhv_ss
-- Compiling entity fifo_generator_v8_2_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v8_2_bhv_preload0
-- Loading entity fifo_generator_v8_2_bhv_as
-- Loading entity fifo_generator_v8_2_bhv_ss
-- Compiling entity fifo_generator_v8_2_conv
-- Compiling architecture behavioral of fifo_generator_v8_2_conv
-- Compiling entity fifo_generator_v8_2_axic_reg_slice
-- Compiling architecture xilinx of fifo_generator_v8_2_axic_reg_slice
-- Loading entity fifo_generator_v8_2_conv
-- Compiling entity fifo_generator_v8_2
-- Compiling architecture behavioral of fifo_generator_v8_2
-- Compiling package fifo_generator_v8_2_comp
-- Loading package fifo_generator_v8_2_comp
-- Compiling entity fifo_generator_v8_2_xst
-- Compiling architecture behavioral of fifo_generator_v8_2_xst
-- Compiling package fifo_generator_v8_2_xst_comp
-- Compiling entity fifo_generator_v8_1_bhv_as
-- Compiling architecture behavioral of fifo_generator_v8_1_bhv_as
-- Compiling entity fifo_generator_v8_1_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v8_1_bhv_ss
-- Compiling entity fifo_generator_v8_1_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v8_1_bhv_preload0
-- Loading entity fifo_generator_v8_1_bhv_as
-- Loading entity fifo_generator_v8_1_bhv_ss
-- Compiling entity fifo_generator_v8_1_conv
-- Compiling architecture behavioral of fifo_generator_v8_1_conv
-- Compiling entity fifo_gen_axic_reg_slice
-- Compiling architecture xilinx of fifo_gen_axic_reg_slice
-- Loading entity fifo_generator_v8_1_conv
-- Compiling entity fifo_generator_v8_1
-- Compiling architecture behavioral of fifo_generator_v8_1
-- Compiling package fifo_generator_v8_1_comp
-- Loading package fifo_generator_v8_1_comp
-- Compiling entity fifo_generator_v8_1_xst
-- Compiling architecture behavioral of fifo_generator_v8_1_xst
-- Compiling package fifo_generator_v8_1_xst_comp
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity blk_mem_axi_regs_fwd_v6_4
-- Compiling architecture axi_regs_fwd_arch of blk_mem_axi_regs_fwd_v6_4
-- Compiling entity blk_mem_axi_write_wrapper_beh
-- Compiling architecture axi_write_wrap_arch of blk_mem_axi_write_wrapper_beh
-- Compiling entity write_netlist
-- Compiling architecture STRUCTURE of write_netlist
-- Compiling entity blk_mem_axi_read_wrapper_beh
-- Compiling architecture blk_mem_axi_read_wrapper_beh_arch of blk_mem_axi_read_wrapper_beh
-- Compiling entity read_netlist
-- Compiling architecture STRUCTURE of read_netlist
-- Compiling entity BLK_MEM_GEN_V6_4_output_stage
-- Compiling architecture output_stage_behavioral of BLK_MEM_GEN_V6_4_output_stage
-- Compiling entity BLK_MEM_GEN_V6_4_softecc_output_reg_stage
-- Compiling architecture softecc_output_reg_stage_behavioral of BLK_MEM_GEN_V6_4_softecc_output_reg_stage
-- Compiling entity BLK_MEM_GEN_V6_4_mem_module
-- Compiling architecture mem_module_behavioral of BLK_MEM_GEN_V6_4_mem_module
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_4.vhd(2773):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_4.vhd(2773): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_4.vhd(2775):       WHILE (i < depth AND NOT endfile(init_file)) LOOP
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_4.vhd(2775): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_4.vhd(2777):         readline(init_file, file_buffer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_4.vhd(2777): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_4.vhd(2787):       file_close(init_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_4.vhd(2787): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Loading package std_logic_textio
-- Compiling entity BLK_MEM_GEN_V6_4
-- Compiling architecture behavioral of BLK_MEM_GEN_V6_4
-- Compiling entity beh_ff_clr
-- Compiling architecture beh_ff_clr_arch of beh_ff_clr
-- Compiling entity beh_ff_ce
-- Compiling architecture beh_ff_ce_arch of beh_ff_ce
-- Compiling entity beh_ff_pre
-- Compiling architecture beh_ff_pre_arch of beh_ff_pre
-- Compiling entity beh_muxf7
-- Compiling architecture beh_muxf7_arch of beh_muxf7
-- Compiling entity STATE_LOGIC
-- Compiling architecture STATE_LOGIC_arch of STATE_LOGIC
-- Compiling package blk_mem_gen_v6_4_comp
-- Loading package blk_mem_gen_v6_4_comp
-- Compiling entity blk_mem_gen_v6_4_xst
-- Compiling architecture behavioral of blk_mem_gen_v6_4_xst
-- Compiling package blk_mem_gen_v6_4_xst_comp
-- Compiling package iputils_std_logic_arith
-- Compiling package body iputils_std_logic_arith
-- Loading package iputils_std_logic_arith
-- Loading package iputils_std_logic_arith
-- Compiling package iputils_std_logic_unsigned
-- Compiling package body iputils_std_logic_unsigned
-- Loading package iputils_std_logic_unsigned
-- Compiling package iputils_conv
-- Compiling package body iputils_conv
-- Loading package iputils_conv
-- Compiling package iputils_misc
-- Compiling package body iputils_misc
-- Loading package iputils_misc
-- Loading package iputils_std_logic_unsigned
-- Loading package iputils_conv
-- Loading package iputils_misc
-- Compiling entity fifo_generator_v4_4_bhv_as
-- Compiling architecture behavioral of fifo_generator_v4_4_bhv_as
-- Compiling entity fifo_generator_v4_4_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v4_4_bhv_ss
-- Compiling entity fifo_generator_v4_4_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v4_4_bhv_preload0
-- Loading entity fifo_generator_v4_4_bhv_as
-- Loading entity fifo_generator_v4_4_bhv_ss
-- Compiling entity fifo_generator_v4_4
-- Compiling architecture behavioral of fifo_generator_v4_4
-- Compiling package fifo_generator_v4_4_comp
-- Loading package fifo_generator_v4_4_comp
-- Compiling entity fifo_generator_v4_4_xst
-- Compiling architecture behavioral of fifo_generator_v4_4_xst
-- Compiling package fifo_generator_v4_4_xst_comp
-- Compiling entity blk_mem_axi_regs_fwd_v6_3
-- Compiling architecture axi_regs_fwd_arch of blk_mem_axi_regs_fwd_v6_3
-- Compiling entity blk_mem_axi_write_wrapper_beh
-- Compiling architecture axi_write_wrap_arch of blk_mem_axi_write_wrapper_beh
-- Compiling entity write_netlist
-- Compiling architecture STRUCTURE of write_netlist
-- Compiling entity blk_mem_axi_read_wrapper_beh
-- Compiling architecture blk_mem_axi_read_wrapper_beh_arch of blk_mem_axi_read_wrapper_beh
-- Compiling entity read_netlist
-- Compiling architecture STRUCTURE of read_netlist
-- Compiling entity BLK_MEM_GEN_V6_3_output_stage
-- Compiling architecture output_stage_behavioral of BLK_MEM_GEN_V6_3_output_stage
-- Compiling entity BLK_MEM_GEN_V6_3_softecc_output_reg_stage
-- Compiling architecture softecc_output_reg_stage_behavioral of BLK_MEM_GEN_V6_3_softecc_output_reg_stage
-- Compiling entity BLK_MEM_GEN_V6_3_mem_module
-- Compiling architecture mem_module_behavioral of BLK_MEM_GEN_V6_3_mem_module
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_3.vhd(2773):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_3.vhd(2773): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_3.vhd(2775):       WHILE (i < depth AND NOT endfile(init_file)) LOOP
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_3.vhd(2775): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_3.vhd(2777):         readline(init_file, file_buffer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_3.vhd(2777): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_3.vhd(2787):       file_close(init_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_3.vhd(2787): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling entity BLK_MEM_GEN_V6_3
-- Compiling architecture behavioral of BLK_MEM_GEN_V6_3
-- Compiling entity beh_ff_clr
-- Compiling architecture beh_ff_clr_arch of beh_ff_clr
-- Compiling entity beh_ff_ce
-- Compiling architecture beh_ff_ce_arch of beh_ff_ce
-- Compiling entity beh_ff_pre
-- Compiling architecture beh_ff_pre_arch of beh_ff_pre
-- Compiling entity beh_muxf7
-- Compiling architecture beh_muxf7_arch of beh_muxf7
-- Compiling entity STATE_LOGIC
-- Compiling architecture STATE_LOGIC_arch of STATE_LOGIC
-- Compiling package blk_mem_gen_v6_3_comp
-- Loading package blk_mem_gen_v6_3_comp
-- Compiling entity blk_mem_gen_v6_3_xst
-- Compiling architecture behavioral of blk_mem_gen_v6_3_xst
-- Compiling package blk_mem_gen_v6_3_xst_comp
-- Compiling entity BLK_MEM_GEN_V2_7_output_stage
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_7_output_stage
-- Compiling entity BLK_MEM_GEN_V2_7
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_7
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_7.vhd(547):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_7.vhd(547): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_7.vhd(549):       while (i < depth and not endfile(init_file)) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_7.vhd(549): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_7.vhd(551):         readline(init_file, file_buffer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_7.vhd(551): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_7.vhd(561):       file_close(init_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_7.vhd(561): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling package blk_mem_gen_v2_7_comp
-- Loading package blk_mem_gen_v2_7_comp
-- Compiling entity blk_mem_gen_v2_7_xst
-- Compiling architecture behavioral of blk_mem_gen_v2_7_xst
-- Compiling package blk_mem_gen_v2_7_xst_comp
-- Compiling package prims_constants_v9_1
-- Loading package prims_constants_v9_1
-- Compiling package prims_utils_v9_1
-- Compiling package body prims_utils_v9_1
-- Loading package prims_utils_v9_1
-- Compiling package pkg_baseblox_v9_1
-- Compiling package body pkg_baseblox_v9_1
-- Loading package pkg_baseblox_v9_1
-- Loading package prims_utils_v9_1
-- Loading package pkg_baseblox_v9_1
-- Compiling entity c_lut_v9_1
-- Compiling architecture behavioral of c_lut_v9_1
-- Compiling package c_lut_v9_1_comp
-- Loading package c_lut_v9_1_comp
-- Compiling entity c_lut_v9_1_xst
-- Compiling architecture behavioral of c_lut_v9_1_xst
-- Compiling package c_lut_v9_1_xst_comp
-- Compiling entity fifo_generator_v4_3_bhv_as
-- Compiling architecture behavioral of fifo_generator_v4_3_bhv_as
-- Compiling entity fifo_generator_v4_3_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v4_3_bhv_ss
-- Compiling entity fifo_generator_v4_3_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v4_3_bhv_preload0
-- Loading entity fifo_generator_v4_3_bhv_as
-- Loading entity fifo_generator_v4_3_bhv_ss
-- Compiling entity fifo_generator_v4_3
-- Compiling architecture behavioral of fifo_generator_v4_3
-- Compiling package fifo_generator_v4_3_comp
-- Loading package fifo_generator_v4_3_comp
-- Compiling entity fifo_generator_v4_3_xst
-- Compiling architecture behavioral of fifo_generator_v4_3_xst
-- Compiling package fifo_generator_v4_3_xst_comp
-- Compiling entity blk_mem_axi_regs_fwd
-- Compiling architecture axi_regs_fwd_arch of blk_mem_axi_regs_fwd
-- Compiling entity blk_mem_axi_write_wrapper_beh
-- Compiling architecture axi_write_wrap_arch of blk_mem_axi_write_wrapper_beh
-- Compiling entity write_netlist
-- Compiling architecture STRUCTURE of write_netlist
-- Compiling entity blk_mem_axi_read_wrapper_beh
-- Compiling architecture blk_mem_axi_read_wrapper_beh_arch of blk_mem_axi_read_wrapper_beh
-- Compiling entity read_netlist
-- Compiling architecture STRUCTURE of read_netlist
-- Compiling entity BLK_MEM_GEN_V6_2_output_stage
-- Compiling architecture output_stage_behavioral of BLK_MEM_GEN_V6_2_output_stage
-- Compiling entity BLK_MEM_GEN_V6_2_softecc_output_reg_stage
-- Compiling architecture softecc_output_reg_stage_behavioral of BLK_MEM_GEN_V6_2_softecc_output_reg_stage
-- Compiling entity BLK_MEM_GEN_V6_2_mem_module
-- Compiling architecture mem_module_behavioral of BLK_MEM_GEN_V6_2_mem_module
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_2.vhd(2773):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_2.vhd(2773): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_2.vhd(2775):       WHILE (i < depth AND NOT endfile(init_file)) LOOP
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_2.vhd(2775): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_2.vhd(2777):         readline(init_file, file_buffer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_2.vhd(2777): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_2.vhd(2787):       file_close(init_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_2.vhd(2787): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling entity BLK_MEM_GEN_V6_2
-- Compiling architecture behavioral of BLK_MEM_GEN_V6_2
-- Compiling entity beh_ff_clr
-- Compiling architecture beh_ff_clr_arch of beh_ff_clr
-- Compiling entity beh_ff_ce
-- Compiling architecture beh_ff_ce_arch of beh_ff_ce
-- Compiling entity beh_ff_pre
-- Compiling architecture beh_ff_pre_arch of beh_ff_pre
-- Compiling entity beh_muxf7
-- Compiling architecture beh_muxf7_arch of beh_muxf7
-- Compiling entity STATE_LOGIC
-- Compiling architecture STATE_LOGIC_arch of STATE_LOGIC
-- Compiling package blk_mem_gen_v6_2_comp
-- Loading package blk_mem_gen_v6_2_comp
-- Compiling entity blk_mem_gen_v6_2_xst
-- Compiling architecture behavioral of blk_mem_gen_v6_2_xst
-- Compiling package blk_mem_gen_v6_2_xst_comp
-- Compiling entity BLK_MEM_GEN_V2_6_output_stage
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_6_output_stage
-- Compiling entity BLK_MEM_GEN_V2_6
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_6
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_6.vhd(518):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_6.vhd(518): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_6.vhd(520):       while (i < depth and not endfile(init_file)) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_6.vhd(520): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_6.vhd(522):         readline(init_file, file_buffer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_6.vhd(522): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_6.vhd(532):       file_close(init_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_6.vhd(532): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling package BLK_MEM_GEN_v2_6_comp
-- Loading package BLK_MEM_GEN_v2_6_comp
-- Compiling entity BLK_MEM_GEN_v2_6_xst
-- Compiling architecture behavioral of BLK_MEM_GEN_v2_6_xst
-- Compiling package BLK_MEM_GEN_v2_6_xst_comp
-- Compiling package prims_constants_v9_0
-- Loading package prims_constants_v9_0
-- Compiling package prims_utils_v9_0
-- Compiling package body prims_utils_v9_0
-- Loading package prims_utils_v9_0
-- Compiling package pkg_baseblox_v9_0
-- Compiling package body pkg_baseblox_v9_0
-- Loading package pkg_baseblox_v9_0
-- Loading package prims_utils_v9_0
-- Loading package pkg_baseblox_v9_0
-- Compiling entity c_lut_v9_0
-- Compiling architecture behavioral of c_lut_v9_0
-- Compiling package c_lut_v9_0_comp
-- Loading package c_lut_v9_0_comp
-- Compiling entity c_lut_v9_0_xst
-- Compiling architecture behavioral of c_lut_v9_0_xst
-- Compiling package c_lut_v9_0_xst_comp
-- Compiling entity blk_mem_axi_write_wrapper_beh
-- Compiling architecture axi_write_wrap_arch of blk_mem_axi_write_wrapper_beh
-- Compiling entity write_netlist
-- Compiling architecture STRUCTURE of write_netlist
-- Compiling entity blk_mem_axi_read_wrapper_beh
-- Compiling architecture blk_mem_axi_read_wrapper_beh_arch of blk_mem_axi_read_wrapper_beh
-- Compiling entity read_netlist
-- Compiling architecture STRUCTURE of read_netlist
-- Compiling entity BLK_MEM_GEN_V6_1_output_stage
-- Compiling architecture output_stage_behavioral of BLK_MEM_GEN_V6_1_output_stage
-- Compiling entity BLK_MEM_GEN_V6_1_softecc_output_reg_stage
-- Compiling architecture softecc_output_reg_stage_behavioral of BLK_MEM_GEN_V6_1_softecc_output_reg_stage
-- Compiling entity BLK_MEM_GEN_V6_1_mem_module
-- Compiling architecture mem_module_behavioral of BLK_MEM_GEN_V6_1_mem_module
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_1.vhd(2709):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_1.vhd(2709): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_1.vhd(2711):       WHILE (i < depth AND NOT endfile(init_file)) LOOP
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_1.vhd(2711): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_1.vhd(2713):         readline(init_file, file_buffer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_1.vhd(2713): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_1.vhd(2723):       file_close(init_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V6_1.vhd(2723): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling entity BLK_MEM_GEN_V6_1
-- Compiling architecture behavioral of BLK_MEM_GEN_V6_1
-- Compiling entity beh_ff_clr
-- Compiling architecture beh_ff_clr_arch of beh_ff_clr
-- Compiling entity beh_ff_ce
-- Compiling architecture beh_ff_ce_arch of beh_ff_ce
-- Compiling entity beh_ff_pre
-- Compiling architecture beh_ff_pre_arch of beh_ff_pre
-- Compiling entity beh_muxf7
-- Compiling architecture beh_muxf7_arch of beh_muxf7
-- Compiling entity STATE_LOGIC
-- Compiling architecture STATE_LOGIC_arch of STATE_LOGIC
-- Compiling package blk_mem_gen_v6_1_comp
-- Loading package blk_mem_gen_v6_1_comp
-- Compiling entity blk_mem_gen_v6_1_xst
-- Compiling architecture behavioral of blk_mem_gen_v6_1_xst
-- Compiling package blk_mem_gen_v6_1_xst_comp
-- Compiling entity BLK_MEM_GEN_V2_5_output_stage
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_5_output_stage
-- Compiling entity BLK_MEM_GEN_V2_5
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_5
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_5.vhd(502):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_5.vhd(502): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_5.vhd(504):       while (i < depth and not endfile(init_file)) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_5.vhd(504): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_5.vhd(506):         readline(init_file, file_buffer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_5.vhd(506): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_5.vhd(516):       file_close(init_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_5.vhd(516): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling package BLK_MEM_GEN_V2_5_comp
-- Loading package BLK_MEM_GEN_V2_5_comp
-- Compiling entity BLK_MEM_GEN_V2_5_xst
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_5_xst
-- Compiling package BLK_MEM_GEN_V2_5_xst_comp
-- Compiling package prims_constants_v8_0
-- Loading package prims_constants_v8_0
-- Compiling package prims_utils_v8_0
-- Compiling package body prims_utils_v8_0
-- Loading package prims_utils_v8_0
-- Compiling package pkg_baseblox_v8_0
-- Compiling package body pkg_baseblox_v8_0
-- Loading package pkg_baseblox_v8_0
-- Loading package prims_utils_v8_0
-- Loading package pkg_baseblox_v8_0
-- Compiling entity c_reg_fd_v8_0
-- Compiling architecture behavioral of C_REG_FD_V8_0
-- Compiling package c_reg_fd_v8_0_comp
-- Loading package c_reg_fd_v8_0_comp
-- Compiling entity c_shift_ram_v8_0
-- Compiling architecture behavioral of C_SHIFT_RAM_V8_0
-- Compiling package c_shift_ram_v8_0_comp
-- Loading package c_shift_ram_v8_0_comp
-- Compiling entity c_shift_ram_v8_0_xst
-- Compiling architecture behavioral of c_shift_ram_v8_0_xst
-- Compiling package c_shift_ram_v8_0_xst_comp
-- Compiling entity c_reg_fd_v9_1
-- Compiling architecture behavioral of c_reg_fd_v9_1
-- Compiling package c_reg_fd_v9_1_comp
-- Loading package c_reg_fd_v9_1_comp
-- Compiling entity c_twos_comp_v9_1
-- Compiling architecture behavioral of c_twos_comp_v9_1
-- Compiling package c_twos_comp_v9_1_comp
-- Loading package c_twos_comp_v9_1_comp
-- Compiling entity c_twos_comp_v9_1_xst
-- Compiling architecture behavioral of c_twos_comp_v9_1_xst
-- Compiling package c_twos_comp_v9_1_xst_comp
-- Compiling entity BLK_MEM_GEN_V2_4_output_stage
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_4_output_stage
-- Compiling entity BLK_MEM_GEN_V2_4
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_4
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_4.vhd(463):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_4.vhd(463): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_4.vhd(465):       while (i < depth and not endfile(init_file)) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_4.vhd(465): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_4.vhd(467):         readline(init_file, file_buffer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_4.vhd(467): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_4.vhd(477):       file_close(init_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_4.vhd(477): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling package BLK_MEM_GEN_V2_4_comp
-- Loading package BLK_MEM_GEN_V2_4_comp
-- Compiling entity BLK_MEM_GEN_V2_4_xst
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_4_xst
-- Compiling package BLK_MEM_GEN_V2_4_xst_comp
-- Compiling entity c_reg_fd_v9_0
-- Compiling architecture behavioral of c_reg_fd_v9_0
-- Compiling package c_reg_fd_v9_0_comp
-- Loading package c_reg_fd_v9_0_comp
-- Compiling entity c_twos_comp_v9_0
-- Compiling architecture behavioral of c_twos_comp_v9_0
-- Compiling package c_twos_comp_v9_0_comp
-- Loading package c_twos_comp_v9_0_comp
-- Compiling entity c_twos_comp_v9_0_xst
-- Compiling architecture behavioral of c_twos_comp_v9_0_xst
-- Compiling package c_twos_comp_v9_0_xst_comp
-- Compiling entity dist_mem_gen_v6_4
-- Compiling architecture behavioral of dist_mem_gen_v6_4
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_4.vhd(198):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_4.vhd(198): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_4.vhd(210):          if not(endfile(meminitfile)) and i < depth then
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_4.vhd(210): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_4.vhd(213):             readline(meminitfile, bitline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_4.vhd(213): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_4.vhd(244):       file_close(meminitfile);      
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_4.vhd(244): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_4.vhd(332):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_4.vhd(332): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v6_4_comp
-- Loading package dist_mem_gen_v6_4_comp
-- Compiling entity dist_mem_gen_v6_4_xst
-- Compiling architecture behavioral of dist_mem_gen_v6_4_xst
-- Compiling package dist_mem_gen_v6_4_xst_comp
-- Compiling entity BLK_MEM_GEN_V2_2_output_stage
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_2_output_stage
-- Compiling entity BLK_MEM_GEN_V2_2
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_2
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_2.vhd(417):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_2.vhd(417): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_2.vhd(419):       while (i < depth and not endfile(init_file)) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_2.vhd(419): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_2.vhd(421):         readline(init_file, file_buffer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_2.vhd(421): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_2.vhd(431):       file_close(init_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_2.vhd(431): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling package BLK_MEM_GEN_V2_2_comp
-- Loading package BLK_MEM_GEN_V2_2_comp
-- Compiling entity BLK_MEM_GEN_V2_2_xst
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_2_xst
-- Compiling package BLK_MEM_GEN_V2_2_xst_comp
-- Compiling package prims_constants_v4_0
-- Loading package prims_constants_v4_0
-- Compiling package prims_comps_v4_0
-- Compiling package prims_utils_v4_0
-- Compiling package body prims_utils_v4_0
-- Loading package prims_utils_v4_0
-- Loading package prims_utils_v4_0
-- Compiling entity PIPELINE_V4_0
-- Compiling architecture behavioral of PIPELINE_V4_0
-- Loading package prims_comps_v4_0
-- Compiling entity C_LUT_V4_0
-- Compiling architecture behavioral of C_LUT_V4_0
-- Compiling configuration cfg_lut
-- Loading entity C_LUT_V4_0
-- Loading architecture behavioral of C_LUT_V4_0
-- Compiling entity C_MUX_SLICE_BUFE_V4_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFE_V4_0
-- Compiling package c_mux_slice_bufe_v4_0_comp
-- Compiling entity C_REG_LD_V4_0
-- Compiling architecture behavioral of C_REG_LD_V4_0
-- Compiling package c_reg_ld_v4_0_comp
-- Compiling entity C_REG_FD_V4_0
-- Compiling architecture behavioral of C_REG_FD_V4_0
-- Compiling package c_reg_fd_v4_0_comp
-- Loading package c_reg_fd_v4_0_comp
-- Compiling entity C_MUX_BIT_V4_0
-- Compiling architecture behavioral of C_MUX_BIT_V4_0
-- Compiling package c_mux_bit_v4_0_comp
-- Loading package c_mux_bit_v4_0_comp
-- Compiling entity C_SHIFT_FD_V4_0
-- Compiling architecture behavioral of c_shift_fd_v4_0
-- Compiling package c_shift_fd_v4_0_comp
-- Compiling package MEM_INIT_FILE_PACK_V5_0
-- Compiling package body MEM_INIT_FILE_PACK_V5_0
-- Loading package MEM_INIT_FILE_PACK_V5_0
-- Loading package MEM_INIT_FILE_PACK_V5_0
-- Compiling entity C_SHIFT_RAM_V4_0
-- Compiling architecture behavioral of C_SHIFT_RAM_V4_0
-- Compiling package c_shift_ram_v4_0_comp
-- Compiling entity C_ADDSUB_V4_0
-- Compiling architecture behavioral of C_ADDSUB_V4_0
-- Compiling package c_addsub_v4_0_comp
-- Compiling entity C_COMPARE_V4_0
-- Compiling architecture behavioral of C_COMPARE_V4_0
-- Compiling package c_compare_v4_0_comp
-- Compiling entity C_MUX_BUS_V4_0
-- Compiling architecture behavioral of C_MUX_BUS_V4_0
-- Compiling package c_mux_bus_v4_0_comp
-- Loading package c_addsub_v4_0_comp
-- Loading package c_compare_v4_0_comp
-- Loading package c_mux_bus_v4_0_comp
-- Compiling entity C_COUNTER_BINARY_V4_0
-- Compiling architecture behavioral of C_COUNTER_BINARY_V4_0
-- Compiling package c_counter_binary_v4_0_comp
-- Compiling entity C_MUX_SLICE_BUFT_V4_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFT_V4_0
-- Compiling package c_mux_slice_buft_v4_0_comp
-- Compiling entity C_DECODE_BINARY_V4_0
-- Compiling architecture behavioral of C_DECODE_BINARY_V4_0
-- Compiling package c_decode_binary_v4_0_comp
-- Compiling entity C_GATE_BIT_BUS_V4_0
-- Compiling architecture behavioral of C_GATE_BIT_BUS_V4_0
-- Compiling package c_gate_bit_bus_v4_0_comp
-- Compiling entity C_ACCUM_V4_0
-- Compiling architecture behavioral of C_ACCUM_V4_0
-- Compiling package c_accum_v4_0_comp
-- Compiling entity C_TWOS_COMP_V4_0
-- Compiling architecture behavioral of C_TWOS_COMP_V4_0
-- Compiling package c_twos_comp_v4_0_comp
-- Compiling entity C_GATE_BUS_V4_0
-- Compiling architecture behavioral of C_GATE_BUS_V4_0
-- Compiling package c_gate_bus_v4_0_comp
-- Compiling entity C_GATE_BIT_V4_0
-- Compiling architecture behavioral of C_GATE_BIT_V4_0
-- Compiling package c_gate_bit_v4_0_comp
-- Compiling entity c_mux_bit_v9_1
-- Compiling architecture behavioral of c_mux_bit_v9_1
-- Compiling package c_mux_bit_v9_1_comp
-- Loading package c_mux_bit_v9_1_comp
-- Compiling entity c_mux_bit_v9_1_xst
-- Compiling architecture behavioral of c_mux_bit_v9_1_xst
-- Compiling package c_mux_bit_v9_1_xst_comp
-- Compiling entity dist_mem_gen_v6_3
-- Compiling architecture behavioral of dist_mem_gen_v6_3
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_3.vhd(198):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_3.vhd(198): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_3.vhd(210):          if not(endfile(meminitfile)) and i < depth then
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_3.vhd(210): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_3.vhd(213):             readline(meminitfile, bitline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_3.vhd(213): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_3.vhd(244):       file_close(meminitfile);      
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_3.vhd(244): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_3.vhd(332):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_3.vhd(332): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v6_3_comp
-- Loading package dist_mem_gen_v6_3_comp
-- Compiling entity dist_mem_gen_v6_3_xst
-- Compiling architecture behavioral of dist_mem_gen_v6_3_xst
-- Compiling package dist_mem_gen_v6_3_xst_comp
-- Compiling entity BLK_MEM_GEN_V2_1_output_stage
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_1_output_stage
-- Compiling entity BLK_MEM_GEN_V2_1
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_1
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_1.vhd(413):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_1.vhd(413): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_1.vhd(415):       while (i < depth and not endfile(init_file)) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_1.vhd(415): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_1.vhd(417):         readline(init_file, file_buffer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_1.vhd(417): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_1.vhd(427):       file_close(init_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V2_1.vhd(427): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling package BLK_MEM_GEN_V2_1_comp
-- Loading package BLK_MEM_GEN_V2_1_comp
-- Compiling entity BLK_MEM_GEN_V2_1_xst
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_1_xst
-- Compiling package BLK_MEM_GEN_V2_1_xst_comp
-- Compiling entity c_mux_bit_v9_0
-- Compiling architecture behavioral of c_mux_bit_v9_0
-- Compiling package c_mux_bit_v9_0_comp
-- Loading package c_mux_bit_v9_0_comp
-- Compiling entity c_mux_bit_v9_0_xst
-- Compiling architecture behavioral of c_mux_bit_v9_0_xst
-- Compiling package c_mux_bit_v9_0_xst_comp
-- Compiling entity c_shift_fd_v9_1
-- Compiling architecture behavioral of c_shift_fd_v9_1
-- Compiling package c_shift_fd_v9_1_comp
-- Loading package c_shift_fd_v9_1_comp
-- Compiling entity c_shift_fd_v9_1_xst
-- Compiling architecture behavioral of c_shift_fd_v9_1_xst
-- Compiling package c_shift_fd_v9_1_xst_comp
-- Compiling entity dist_mem_gen_v6_2
-- Compiling architecture behavioral of dist_mem_gen_v6_2
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_2.vhd(198):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_2.vhd(198): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_2.vhd(210):          if not(endfile(meminitfile)) and i < depth then
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_2.vhd(210): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_2.vhd(213):             readline(meminitfile, bitline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_2.vhd(213): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_2.vhd(244):       file_close(meminitfile);      
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_2.vhd(244): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_2.vhd(332):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_2.vhd(332): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v6_2_comp
-- Loading package dist_mem_gen_v6_2_comp
-- Compiling entity dist_mem_gen_v6_2_xst
-- Compiling architecture behavioral of dist_mem_gen_v6_2_xst
-- Compiling package dist_mem_gen_v6_2_xst_comp
-- Compiling package axi_utils_pkg_v1_1
-- Compiling package body axi_utils_pkg_v1_1
-- Loading package axi_utils_pkg_v1_1
-- Loading package MATH_REAL
-- Compiling package global_util_pkg_v1_1
-- Compiling package body global_util_pkg_v1_1
-- Loading package global_util_pkg_v1_1
-- Loading package global_util_pkg_v1_1
-- Compiling package axi_utils_v1_1_comps
-- Compiling package body axi_utils_v1_1_comps
-- Loading package axi_utils_v1_1_comps
-- Compiling package floating_point_v6_0_consts
-- Compiling package mult_gen_pkg_v11_2
-- Compiling package body mult_gen_pkg_v11_2
-- Loading package mult_gen_pkg_v11_2
-- Loading package floating_point_v6_0_consts
-- Loading package axi_utils_pkg_v1_1
-- Loading package mult_gen_pkg_v11_2
-- Compiling package floating_point_pkg_v6_0
-- Compiling package body floating_point_pkg_v6_0
-- Loading package floating_point_pkg_v6_0
-- Loading package axi_utils_v1_1_comps
-- Loading package floating_point_pkg_v6_0
-- Compiling entity FLOATING_POINT_V6_0
-- Compiling architecture BEHAVIORAL of FLOATING_POINT_V6_0
-- Compiling package floating_point_v6_0_comp
-- Loading package floating_point_v6_0_comp
-- Compiling entity floating_point_v6_0_xst
-- Compiling architecture behavioral of floating_point_v6_0_xst
-- Compiling package floating_point_v6_0_xst_comp
-- Compiling entity c_shift_fd_v9_0
-- Compiling architecture behavioral of c_shift_fd_v9_0
-- Compiling package c_shift_fd_v9_0_comp
-- Loading package c_shift_fd_v9_0_comp
-- Compiling entity c_shift_fd_v9_0_xst
-- Compiling architecture behavioral of c_shift_fd_v9_0_xst
-- Compiling package c_shift_fd_v9_0_xst_comp
-- Compiling entity dist_mem_gen_v6_1
-- Compiling architecture behavioral of dist_mem_gen_v6_1
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_1.vhd(198):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_1.vhd(198): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_1.vhd(210):          if not(endfile(meminitfile)) and i < depth then
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_1.vhd(210): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_1.vhd(213):             readline(meminitfile, bitline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_1.vhd(213): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_1.vhd(244):       file_close(meminitfile);      
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_1.vhd(244): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_1.vhd(332):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v6_1.vhd(332): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v6_1_comp
-- Loading package dist_mem_gen_v6_1_comp
-- Compiling entity dist_mem_gen_v6_1_xst
-- Compiling architecture behavioral of dist_mem_gen_v6_1_xst
-- Compiling package dist_mem_gen_v6_1_xst_comp
-- Compiling package prims_constants_v7_0
-- Loading package prims_constants_v7_0
-- Compiling package mult_const_pkg_v7_0
-- Loading package mult_const_pkg_v7_0
-- Compiling package parm_v7_0_services
-- Compiling package body parm_v7_0_services
-- Loading package parm_v7_0_services
-- Loading package parm_v7_0_services
-- Compiling package ccm_v7_0_services
-- Compiling package body ccm_v7_0_services
-- Loading package ccm_v7_0_services
-- Loading package ccm_v7_0_services
-- Compiling package sqm_v7_0_services
-- Compiling package body sqm_v7_0_services
-- Loading package sqm_v7_0_services
-- Loading package sqm_v7_0_services
-- Compiling package mult_gen_v7_0_services
-- Compiling package body mult_gen_v7_0_services
-- Loading package mult_gen_v7_0_services
-- Loading package mult_gen_v7_0_services
-- Compiling package mult_pkg_v7_0
-- Compiling package body mult_pkg_v7_0
-- Loading package mult_pkg_v7_0
-- Loading package mult_pkg_v7_0
-- Compiling entity mult_gen_v7_0_non_seq
-- Compiling architecture behavioral of mult_gen_v7_0_non_seq
-- Compiling package mult_gen_v7_0_non_seq_comp
-- Compiling package prims_utils_v7_0
-- Compiling package body prims_utils_v7_0
-- Loading package prims_utils_v7_0
-- Loading package prims_utils_v7_0
-- Compiling entity PIPELINE_V7_0
-- Compiling architecture behavioral of PIPELINE_V7_0
-- Compiling entity C_REG_FD_V7_0
-- Compiling architecture behavioral of C_REG_FD_V7_0
-- Compiling package c_reg_fd_v7_0_comp
-- Loading package mult_gen_v7_0_non_seq_comp
-- Loading package c_reg_fd_v7_0_comp
-- Compiling entity mult_gen_v7_0_seq
-- Compiling architecture behavioral of mult_gen_v7_0_seq
-- Compiling package mult_gen_v7_0_seq_comp
-- Loading package mult_gen_v7_0_seq_comp
-- Compiling entity mult_gen_v7_0
-- Compiling architecture behavioral of mult_gen_v7_0
-- Compiling package mult_gen_v7_0_comp
-- Compiling package blkmemdp_v5_0_services
-- Compiling package body blkmemdp_v5_0_services
-- Loading package blkmemdp_v5_0_services
-- Compiling package blkmemdp_pkg_v5_0
-- Compiling package body blkmemdp_pkg_v5_0
-- Loading package blkmemdp_pkg_v5_0
-- Compiling package BLKMEMDP_MEM_INIT_FILE_PACK_V5_0
-- Compiling package body BLKMEMDP_MEM_INIT_FILE_PACK_V5_0
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V5_0
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V5_0
-- Loading package blkmemdp_pkg_v5_0
-- Compiling entity blkmemdp_v5_0
-- Compiling architecture behavioral of blkmemdp_v5_0
-- Compiling package blkmemdp_v5_0_comp
-- Compiling package xbip_counter_v2_0_pkg
-- Compiling package body xbip_counter_v2_0_pkg
-- Loading package xbip_counter_v2_0_pkg
-- Loading package xbip_counter_v2_0_pkg
-- Compiling package c_counter_binary_v11_0_pkg
-- Compiling package body c_counter_binary_v11_0_pkg
-- Loading package c_counter_binary_v11_0_pkg
-- Compiling entity xbip_counter_v2_0
-- Compiling architecture behavioral of xbip_counter_v2_0
-- Compiling package xbip_counter_v2_0_comp
-- Loading package xbip_counter_v2_0_comp
-- Compiling entity xbip_counter_v2_0_xst
-- Compiling architecture behavioral of xbip_counter_v2_0_xst
-- Compiling package xbip_counter_v2_0_xst_comp
-- Loading package c_counter_binary_v11_0_pkg
-- Loading package xbip_counter_v2_0_xst_comp
-- Compiling entity c_counter_binary_v11_0
-- Compiling architecture behavioral of c_counter_binary_v11_0
-- Compiling package c_counter_binary_v11_0_comp
-- Loading package c_counter_binary_v11_0_comp
-- Compiling entity c_counter_binary_v11_0_xst
-- Compiling architecture behavioral of c_counter_binary_v11_0_xst
-- Compiling package c_counter_binary_v11_0_xst_comp
-- Compiling entity c_compare_v11_0
-- Compiling architecture behavioral of c_compare_v11_0
-- Compiling package c_compare_v11_0_comp
-- Compiling entity c_mux_bus_v11_0
-- Compiling architecture behavioral of c_mux_bus_v11_0
-- Compiling package c_mux_bus_v11_0_comp
-- Loading package c_compare_v11_0_comp
-- Loading package c_mux_bus_v11_0_comp
-- Compiling entity c_counter_binary_v11_0_legacy
-- Compiling architecture behavioral of c_counter_binary_v11_0_legacy
-- Compiling entity EXAMPLE
-- Compiling architecture synth of EXAMPLE
-- Compiling entity c_addsub_v9_1
-- Compiling architecture behavioral of c_addsub_v9_1
-- Compiling package c_addsub_v9_1_comp
-- Loading package c_addsub_v9_1_comp
-- Compiling entity c_addsub_v9_1_xst
-- Compiling architecture behavioral of c_addsub_v9_1_xst
-- Compiling package c_addsub_v9_1_xst_comp
-- Compiling entity c_addsub_v9_0
-- Compiling architecture behavioral of c_addsub_v9_0
-- Compiling package c_addsub_v9_0_comp
-- Loading package c_addsub_v9_0_comp
-- Compiling entity c_addsub_v9_0_xst
-- Compiling architecture behavioral of c_addsub_v9_0_xst
-- Compiling package c_addsub_v9_0_xst_comp
-- Compiling package iputils_family
-- Compiling package body iputils_family
-- Loading package iputils_family
-- Compiling package iputils_math
-- Compiling package body iputils_math
-- Loading package iputils_math
-- Compiling package iputils_slv
-- Loading package iputils_math
-- Compiling package body iputils_slv
-- Loading package iputils_slv
-- Compiling entity axi_utils_v1_1_skid_buffer
-- Compiling architecture synth of axi_utils_v1_1_skid_buffer
-- Compiling entity glb_srl_fifo_v1_1
-- Compiling architecture xilinx of glb_srl_fifo_v1_1
-- Compiling entity axi_slave_2to1_v1_1
-- Compiling architecture xilinx of axi_slave_2to1_v1_1
-- Compiling entity axi_slave_3to1_v1_1
-- Compiling architecture xilinx of axi_slave_3to1_v1_1
-- Compiling entity glb_ifx_slave_v1_1
-- Compiling architecture xilinx of glb_ifx_slave_v1_1
-- Compiling entity glb_ifx_master_v1_1
-- Compiling architecture xilinx of glb_ifx_master_v1_1
-- Compiling package iputils_mem87
-- Compiling package body iputils_mem87
-- Loading package iputils_mem87
-- Loading package iputils_mem87
-- Compiling entity C_DIST_MEM_V7_1
-- Compiling architecture behavioral of C_DIST_MEM_V7_1
-- Compiling package c_dist_mem_v7_1_comp
-- Loading package c_dist_mem_v7_1_comp
-- Compiling entity c_dist_mem_v7_1_xst
-- Compiling architecture xilinx of c_dist_mem_v7_1_xst
-- Compiling package c_dist_mem_v7_1_xst_comp
-- Compiling package family
-- Compiling package body family
-- Loading package family
-- Loading package family
-- Compiling package c_dist_mem_v7_1_services
-- Compiling package body c_dist_mem_v7_1_services
-- Loading package c_dist_mem_v7_1_services
-- Compiling package c_mux_bit_v11_0_pkg
-- Compiling package body c_mux_bit_v11_0_pkg
-- Loading package c_mux_bit_v11_0_pkg
-- Loading package c_mux_bit_v11_0_pkg
-- Compiling entity c_mux_bit_v11_0
-- Compiling architecture behavioral of c_mux_bit_v11_0
-- Compiling package c_mux_bit_v11_0_comp
-- Loading package c_mux_bit_v11_0_comp
-- Compiling entity c_mux_bit_v11_0_xst
-- Compiling architecture behavioral of c_mux_bit_v11_0_xst
-- Compiling package c_mux_bit_v11_0_xst_comp
-- Compiling entity fifo_generator_v7_3_bhv_as
-- Compiling architecture behavioral of fifo_generator_v7_3_bhv_as
-- Compiling entity fifo_generator_v7_3_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v7_3_bhv_ss
-- Compiling entity fifo_generator_v7_3_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v7_3_bhv_preload0
-- Loading entity fifo_generator_v7_3_bhv_as
-- Loading entity fifo_generator_v7_3_bhv_ss
-- Compiling entity fifo_generator_v7_3_conv
-- Compiling architecture behavioral of fifo_generator_v7_3_conv
-- Loading entity fifo_generator_v7_3_conv
-- Compiling entity fifo_generator_v7_3
-- Compiling architecture behavioral of fifo_generator_v7_3
-- Compiling package fifo_generator_v7_3_comp
-- Loading package fifo_generator_v7_3_comp
-- Compiling entity fifo_generator_v7_3_xst
-- Compiling architecture behavioral of fifo_generator_v7_3_xst
-- Compiling package fifo_generator_v7_3_xst_comp
-- Compiling entity axi_utils_v1_0_skid_buffer
-- Compiling architecture synth of axi_utils_v1_0_skid_buffer
-- Compiling package global_util_pkg_v1_0
-- Compiling package body global_util_pkg_v1_0
-- Loading package global_util_pkg_v1_0
-- Loading package global_util_pkg_v1_0
-- Compiling entity glb_srl_fifo_v1_0
-- Compiling architecture xilinx of glb_srl_fifo_v1_0
-- Compiling entity axi_slave_2to1_v1_0
-- Compiling architecture xilinx of axi_slave_2to1_v1_0
-- Compiling entity axi_slave_3to1_v1_0
-- Compiling architecture xilinx of axi_slave_3to1_v1_0
-- Compiling package axi_utils_v1_0_comps
-- Compiling package body axi_utils_v1_0_comps
-- Loading package axi_utils_v1_0_comps
-- Loading package axi_utils_v1_0_comps
-- Compiling entity glb_ifx_slave_v1_0
-- Compiling architecture xilinx of glb_ifx_slave_v1_0
-- Compiling entity glb_ifx_master_v1_0
-- Compiling architecture xilinx of glb_ifx_master_v1_0
-- Compiling entity C_DIST_MEM_V7_0
-- Compiling architecture behavioral of C_DIST_MEM_V7_0
-- Compiling package c_dist_mem_v7_0_comp
-- Compiling package c_dist_mem_v7_0_services
-- Compiling package body c_dist_mem_v7_0_services
-- Loading package c_dist_mem_v7_0_services
-- Compiling entity fifo_generator_v7_2_bhv_as
-- Compiling architecture behavioral of fifo_generator_v7_2_bhv_as
-- Compiling entity fifo_generator_v7_2_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v7_2_bhv_ss
-- Compiling entity fifo_generator_v7_2_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v7_2_bhv_preload0
-- Loading entity fifo_generator_v7_2_bhv_as
-- Loading entity fifo_generator_v7_2_bhv_ss
-- Compiling entity fifo_generator_v7_2_conv
-- Compiling architecture behavioral of fifo_generator_v7_2_conv
-- Loading entity fifo_generator_v7_2_conv
-- Compiling entity fifo_generator_v7_2
-- Compiling architecture behavioral of fifo_generator_v7_2
-- Compiling package fifo_generator_v7_2_comp
-- Loading package fifo_generator_v7_2_comp
-- Compiling entity fifo_generator_v7_2_xst
-- Compiling architecture behavioral of fifo_generator_v7_2_xst
-- Compiling package fifo_generator_v7_2_xst_comp
-- Compiling package mult_gen_const_pkg_v8_0
-- Loading package mult_gen_const_pkg_v8_0
-- Compiling package parm_v8_0_services
-- Compiling package body parm_v8_0_services
-- Loading package parm_v8_0_services
-- Loading package parm_v8_0_services
-- Compiling package ccm_v8_0_services
-- Compiling package body ccm_v8_0_services
-- Loading package ccm_v8_0_services
-- Loading package ccm_v8_0_services
-- Compiling package mult_gen_v8_0_services
-- Compiling package body mult_gen_v8_0_services
-- Loading package mult_gen_v8_0_services
-- Loading package mult_gen_v8_0_services
-- Compiling package mult_pkg_v8_0
-- Compiling package body mult_pkg_v8_0
-- Loading package mult_pkg_v8_0
-- Compiling package c_shift_ram_v11_0_pkg
-- Compiling package body c_shift_ram_v11_0_pkg
-- Loading package c_shift_ram_v11_0_pkg
-- Loading package c_shift_ram_v11_0_pkg
-- Compiling entity c_shift_ram_v11_0
-- Compiling architecture behavioral of c_shift_ram_v11_0
-- Compiling package c_shift_ram_v11_0_comp
-- Loading package c_shift_ram_v11_0_comp
-- Compiling entity c_shift_ram_v11_0_xst
-- Compiling architecture behavioral of c_shift_ram_v11_0_xst
-- Compiling package c_shift_ram_v11_0_xst_comp
-- Compiling entity c_shift_ram_v11_0_legacy
-- Compiling architecture behavioral of c_shift_ram_v11_0_legacy
-- Compiling entity fifo_generator_v3_3_bhv_as
-- Compiling architecture behavioral of fifo_generator_v3_3_bhv_as
-- Compiling entity fifo_generator_v3_3_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v3_3_bhv_ss
-- Compiling entity fifo_generator_v3_3_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v3_3_bhv_preload0
-- Loading entity fifo_generator_v3_3_bhv_as
-- Loading entity fifo_generator_v3_3_bhv_ss
-- Compiling entity fifo_generator_v3_3
-- Compiling architecture behavioral of fifo_generator_v3_3
-- Compiling package fifo_generator_v3_3_comp
-- Loading package fifo_generator_v3_3_comp
-- Compiling entity fifo_generator_v3_3_xst
-- Compiling architecture behavioral of fifo_generator_v3_3_xst
-- Compiling package fifo_generator_v3_3_xst_comp
-- Compiling entity BLK_MEM_GEN_V5_2_output_stage
-- Compiling architecture output_stage_behavioral of BLK_MEM_GEN_V5_2_output_stage
-- Compiling entity BLK_MEM_GEN_V5_2_softecc_output_reg_stage
-- Compiling architecture softecc_output_reg_stage_behavioral of BLK_MEM_GEN_V5_2_softecc_output_reg_stage
-- Compiling entity BLK_MEM_GEN_V5_2_mem_module
-- Compiling architecture mem_module_behavioral of BLK_MEM_GEN_V5_2_mem_module
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V5_2.vhd(935):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V5_2.vhd(935): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V5_2.vhd(937):       WHILE (i < depth AND NOT endfile(init_file)) LOOP
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V5_2.vhd(937): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V5_2.vhd(939):         readline(init_file, file_buffer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V5_2.vhd(939): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V5_2.vhd(949):       file_close(init_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V5_2.vhd(949): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling entity BLK_MEM_GEN_V5_2
-- Compiling architecture behavioral of BLK_MEM_GEN_V5_2
-- Compiling package blk_mem_gen_v5_2_comp
-- Loading package blk_mem_gen_v5_2_comp
-- Compiling entity blk_mem_gen_v5_2_xst
-- Compiling architecture behavioral of blk_mem_gen_v5_2_xst
-- Compiling package blk_mem_gen_v5_2_xst_comp
-- Compiling entity C_GATE_BUS_V7_0
-- Compiling architecture behavioral of C_GATE_BUS_V7_0
-- Compiling package c_gate_bus_v7_0_comp
-- Compiling entity C_MUX_SLICE_BUFE_V7_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFE_V7_0
-- Compiling package c_mux_slice_bufe_v7_0_comp
-- Compiling package prims_comps_v7_0
-- Loading package prims_comps_v7_0
-- Compiling entity C_BUFT_V7_0
-- Compiling architecture buft_beh of C_BUFT_V7_0
-- Compiling configuration cfg_buft_beh
-- Loading entity C_BUFT_V7_0
-- Loading architecture buft_beh of C_BUFT_V7_0
-- Compiling entity C_PULLUP_V7_0
-- Compiling architecture pullup_beh of C_PULLUP_V7_0
-- Compiling configuration cfg_pullup_beh
-- Loading entity C_PULLUP_V7_0
-- Loading architecture pullup_beh of C_PULLUP_V7_0
-- Compiling entity C_LUT_V7_0
-- Compiling architecture lut_beh of C_LUT_V7_0
-- Compiling configuration cfg_lut_beh
-- Loading entity C_LUT_V7_0
-- Loading architecture lut_beh of C_LUT_V7_0
-- Compiling entity C_REG_LD_V7_0
-- Compiling architecture behavioral of C_REG_LD_V7_0
-- Compiling package c_reg_ld_v7_0_comp
-- Compiling entity C_MUX_BIT_V7_0
-- Compiling architecture behavioral of C_MUX_BIT_V7_0
-- Compiling package c_mux_bit_v7_0_comp
-- Loading package c_mux_bit_v7_0_comp
-- Compiling entity C_SHIFT_FD_V7_0
-- Compiling architecture behavioral of c_shift_fd_v7_0
-- Compiling package c_shift_fd_v7_0_comp
-- Compiling entity C_SHIFT_RAM_V7_0
-- Compiling architecture behavioral of C_SHIFT_RAM_V7_0
-- Compiling package c_shift_ram_v7_0_comp
-- Compiling entity C_ADDSUB_V7_0
-- Compiling architecture behavioral of C_ADDSUB_V7_0
-- Compiling package c_addsub_v7_0_comp
-- Compiling entity C_COMPARE_V7_0
-- Compiling architecture behavioral of C_COMPARE_V7_0
-- Compiling package c_compare_v7_0_comp
-- Compiling entity C_MUX_BUS_V7_0
-- Compiling architecture behavioral of C_MUX_BUS_V7_0
-- Compiling package c_mux_bus_v7_0_comp
-- Compiling entity C_GATE_BIT_V7_0
-- Compiling architecture behavioral of C_GATE_BIT_V7_0
-- Compiling package c_gate_bit_v7_0_comp
-- Loading package c_addsub_v7_0_comp
-- Loading package c_compare_v7_0_comp
-- Loading package c_mux_bus_v7_0_comp
-- Loading package c_gate_bit_v7_0_comp
-- Compiling entity C_COUNTER_BINARY_V7_0
-- Compiling architecture behavioral of C_COUNTER_BINARY_V7_0
-- Compiling package c_counter_binary_v7_0_comp
-- Compiling entity C_MUX_SLICE_BUFT_V7_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFT_V7_0
-- Compiling package c_mux_slice_buft_v7_0_comp
-- Compiling entity C_DECODE_BINARY_V7_0
-- Compiling architecture behavioral of C_DECODE_BINARY_V7_0
-- Compiling package c_decode_binary_v7_0_comp
-- Compiling entity C_GATE_BIT_BUS_V7_0
-- Compiling architecture behavioral of C_GATE_BIT_BUS_V7_0
-- Compiling package c_gate_bit_bus_v7_0_comp
-- Compiling package baseblox_v7_0_services
-- Compiling package body baseblox_v7_0_services
-- Loading package baseblox_v7_0_services
-- Compiling entity C_ACCUM_V7_0
-- Compiling architecture behavioral of C_ACCUM_V7_0
-- Compiling package c_accum_v7_0_comp
-- Compiling entity C_TWOS_COMP_V7_0
-- Compiling architecture behavioral of C_TWOS_COMP_V7_0
-- Compiling package c_twos_comp_v7_0_comp
-- Compiling entity async_fifo_v5_1
-- Compiling architecture behavioral of async_fifo_v5_1
-- Compiling package async_fifo_v5_1_comp
-- Compiling entity c_lut_v8_0
-- Compiling architecture behavioral of c_lut_v8_0
-- Compiling package c_lut_v8_0_comp
-- Loading package c_lut_v8_0_comp
-- Compiling entity c_lut_v8_0_xst
-- Compiling architecture behavioural of c_lut_v8_0_xst
-- Compiling package c_lut_v8_0_xst_comp
-- Compiling entity c_mux_bus_v11_0_xst
-- Compiling architecture behavioral of c_mux_bus_v11_0_xst
-- Compiling package c_mux_bus_v11_0_xst_comp
-- Compiling package blkmemsp_pkg_v6_2
-- Compiling package body blkmemsp_pkg_v6_2
-- Loading package blkmemsp_pkg_v6_2
-- Compiling package mem_init_file_pack_v6_2
-- Compiling package body mem_init_file_pack_v6_2
-- Loading package mem_init_file_pack_v6_2
-- Loading package mem_init_file_pack_v6_2
-- Loading package blkmemsp_pkg_v6_2
-- Compiling entity blkmemsp_v6_2
-- Compiling architecture behavioral of blkmemsp_v6_2
-- Compiling package blkmemsp_v6_2_comp
-- Loading package blkmemsp_v6_2_comp
-- Compiling entity blkmemsp_v6_2_xst
-- Compiling architecture xilinx of blkmemsp_v6_2_xst
-- Compiling package blkmemsp_v6_2_xst_comp
-- Compiling entity c_gate_bit_v9_1
-- Compiling architecture behavioral of c_gate_bit_v9_1
-- Compiling package c_gate_bit_v9_1_comp
-- Loading package c_gate_bit_v9_1_comp
-- Compiling entity c_gate_bit_v9_1_xst
-- Compiling architecture behavioral of c_gate_bit_v9_1_xst
-- Compiling package c_gate_bit_v9_1_xst_comp
-- Compiling package xcc_utils_v9_1
-- Compiling package body xcc_utils_v9_1
-- Loading package xcc_utils_v9_1
-- Compiling entity c_gate_bit_v9_0
-- Compiling architecture behavioral of c_gate_bit_v9_0
-- Compiling package c_gate_bit_v9_0_comp
-- Loading package c_gate_bit_v9_0_comp
-- Compiling entity c_gate_bit_v9_0_xst
-- Compiling architecture behavioral of c_gate_bit_v9_0_xst
-- Compiling package c_gate_bit_v9_0_xst_comp
-- Compiling entity c_mux_bit_v8_0
-- Compiling architecture behavioral of C_MUX_BIT_V8_0
-- Compiling package c_mux_bit_v8_0_comp
-- Loading package c_mux_bit_v8_0_comp
-- Compiling entity c_mux_bit_v8_0_xst
-- Compiling architecture behavioral of c_mux_bit_v8_0_xst
-- Compiling package c_mux_bit_v8_0_xst_comp
-- Compiling package floating_point_v5_0_consts
-- Loading package floating_point_v5_0_consts
-- Compiling package floating_point_pkg_v5_0
-- Compiling package body floating_point_pkg_v5_0
-- Loading package floating_point_pkg_v5_0
-- Loading package floating_point_pkg_v5_0
-- Compiling entity FLT_PT_OPERATOR_V5_0
-- Compiling architecture BEHAVIORAL of FLT_PT_OPERATOR_V5_0
-- Compiling entity FLOATING_POINT_V5_0_XST
-- Compiling architecture BEHAVIORAL of FLOATING_POINT_V5_0_XST
-- Compiling package floating_point_v5_0_xst_comp
-- Loading package floating_point_v5_0_xst_comp
-- Compiling entity floating_point_v5_0
-- Compiling architecture behavioral of floating_point_v5_0
-- Compiling package floating_point_v5_0_comp
-- Compiling package blkmemsp_pkg_v6_0
-- Compiling package body blkmemsp_pkg_v6_0
-- Loading package blkmemsp_pkg_v6_0
-- Compiling package MEM_INIT_FILE_PACK_V6_0
-- Compiling package body MEM_INIT_FILE_PACK_V6_0
-- Loading package MEM_INIT_FILE_PACK_V6_0
-- Loading package MEM_INIT_FILE_PACK_V6_0
-- Loading package blkmemsp_pkg_v6_0
-- Compiling entity blkmemsp_v6_0
-- Compiling architecture behavioral of blkmemsp_v6_0
-- Compiling package blkmemsp_v6_0_comp
-- Compiling package xcc_utils_v9_0
-- Compiling package body xcc_utils_v9_0
-- Loading package xcc_utils_v9_0
-- Compiling entity c_shift_fd_v8_0
-- Compiling architecture behavioral of c_shift_fd_v8_0
-- Compiling package c_shift_fd_v8_0_comp
-- Loading package c_shift_fd_v8_0_comp
-- Compiling entity c_shift_fd_v8_0_xst
-- Compiling architecture behavioral of c_shift_fd_v8_0_xst
-- Compiling package c_shift_fd_v8_0_xst_comp
-- Compiling entity dist_mem_gen_v5_1
-- Compiling architecture behavioral of dist_mem_gen_v5_1
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v5_1.vhd(198):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v5_1.vhd(198): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v5_1.vhd(210):          if not(endfile(meminitfile)) and i < depth then
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v5_1.vhd(210): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v5_1.vhd(213):             readline(meminitfile, bitline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v5_1.vhd(213): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v5_1.vhd(244):       file_close(meminitfile);      
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v5_1.vhd(244): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v5_1.vhd(332):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v5_1.vhd(332): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v5_1_comp
-- Loading package dist_mem_gen_v5_1_comp
-- Compiling entity dist_mem_gen_v5_1_xst
-- Compiling architecture behavioral of dist_mem_gen_v5_1_xst
-- Compiling package dist_mem_gen_v5_1_xst_comp
-- Compiling package prims_constants_v6_0
-- Loading package prims_constants_v6_0
-- Compiling package mult_const_pkg_v6_0
-- Loading package mult_const_pkg_v6_0
-- Compiling package parm_v6_0_services
-- Compiling package body parm_v6_0_services
-- Loading package parm_v6_0_services
-- Loading package parm_v6_0_services
-- Compiling package ccm_v6_0_services
-- Compiling package body ccm_v6_0_services
-- Loading package ccm_v6_0_services
-- Loading package ccm_v6_0_services
-- Compiling package sqm_v6_0_services
-- Compiling package body sqm_v6_0_services
-- Loading package sqm_v6_0_services
-- Loading package sqm_v6_0_services
-- Compiling package mult_gen_v6_0_services
-- Compiling package body mult_gen_v6_0_services
-- Loading package mult_gen_v6_0_services
-- Loading package mult_gen_v6_0_services
-- Compiling package mult_pkg_v6_0
-- Compiling package body mult_pkg_v6_0
-- Loading package mult_pkg_v6_0
-- Loading package mult_pkg_v6_0
-- Compiling entity mult_gen_v6_0_non_seq
-- Compiling architecture behavioral of mult_gen_v6_0_non_seq
-- Compiling package mult_gen_v6_0_non_seq_comp
-- Compiling package prims_utils_v6_0
-- Compiling package body prims_utils_v6_0
-- Loading package prims_utils_v6_0
-- Loading package prims_utils_v6_0
-- Compiling entity PIPELINE_V6_0
-- Compiling architecture behavioral of PIPELINE_V6_0
-- Compiling entity C_REG_FD_V6_0
-- Compiling architecture behavioral of C_REG_FD_V6_0
-- Compiling package c_reg_fd_v6_0_comp
-- Loading package mult_gen_v6_0_non_seq_comp
-- Loading package c_reg_fd_v6_0_comp
-- Compiling entity mult_gen_v6_0_seq
-- Compiling architecture behavioral of mult_gen_v6_0_seq
-- Compiling package mult_gen_v6_0_seq_comp
-- Loading package mult_gen_v6_0_seq_comp
-- Compiling entity mult_gen_v6_0
-- Compiling architecture behavioral of mult_gen_v6_0
-- Compiling package mult_gen_v6_0_comp
-- Compiling package blkmemdp_pkg_v4_0
-- Compiling package body blkmemdp_pkg_v4_0
-- Loading package blkmemdp_pkg_v4_0
-- Loading package blkmemdp_pkg_v4_0
-- Compiling entity blkmemdp_v4_0
-- Compiling architecture behavioral of blkmemdp_v4_0
-- Compiling package blkmemdp_v4_0_comp
-- Compiling package blkmemdp_v4_0_services
-- Compiling package body blkmemdp_v4_0_services
-- Loading package blkmemdp_v4_0_services
-- Compiling entity c_addsub_v8_0
-- Compiling architecture behavioral of c_addsub_v8_0
-- Compiling package c_addsub_v8_0_comp
-- Loading package c_addsub_v8_0_comp
-- Compiling entity c_addsub_v8_0_xst
-- Compiling architecture behavioral of c_addsub_v8_0_xst
-- Compiling package c_addsub_v8_0_xst_comp
-- Compiling package c_compare_v9_1_rtl_comp
-- Compiling entity c_compare_v9_1
-- Compiling architecture behavioral of c_compare_v9_1
-- Compiling package c_compare_v9_1_comp
-- Loading package c_compare_v9_1_comp
-- Compiling entity c_compare_v9_1_xst
-- Compiling architecture behavioral of c_compare_v9_1_xst
-- Compiling package c_compare_v9_1_xst_comp
-- Compiling entity c_reg_fd_v9_1_xst
-- Compiling architecture behavioral of c_reg_fd_v9_1_xst
-- Compiling package c_reg_fd_v9_1_xst_comp
-- Compiling package c_compare_v9_0_rtl_comp
-- Compiling entity c_compare_v9_0
-- Compiling architecture behavioral of c_compare_v9_0
-- Compiling package c_compare_v9_0_comp
-- Loading package c_compare_v9_0_comp
-- Compiling entity c_compare_v9_0_xst
-- Compiling architecture behavioral of c_compare_v9_0_xst
-- Compiling package c_compare_v9_0_xst_comp
-- Compiling entity C_DIST_MEM_V6_0
-- Compiling architecture behavioral of C_DIST_MEM_V6_0
-- Compiling package c_dist_mem_v6_0_comp
-- Compiling package c_dist_mem_v6_0_services
-- Compiling package body c_dist_mem_v6_0_services
-- Loading package c_dist_mem_v6_0_services
-- Compiling entity c_reg_fd_v9_0_xst
-- Compiling architecture behavioral of c_reg_fd_v9_0_xst
-- Compiling package c_reg_fd_v9_0_xst_comp
-- Compiling entity fifo_generator_v6_2_bhv_as
-- Compiling architecture behavioral of fifo_generator_v6_2_bhv_as
-- Compiling entity fifo_generator_v6_2_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v6_2_bhv_ss
-- Compiling entity fifo_generator_v6_2_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v6_2_bhv_preload0
-- Loading entity fifo_generator_v6_2_bhv_as
-- Loading entity fifo_generator_v6_2_bhv_ss
-- Compiling entity fifo_generator_v6_2
-- Compiling architecture behavioral of fifo_generator_v6_2
-- Compiling package fifo_generator_v6_2_comp
-- Loading package fifo_generator_v6_2_comp
-- Compiling entity fifo_generator_v6_2_xst
-- Compiling architecture behavioral of fifo_generator_v6_2_xst
-- Compiling package fifo_generator_v6_2_xst_comp
-- Compiling entity fifo_generator_v6_1_bhv_as
-- Compiling architecture behavioral of fifo_generator_v6_1_bhv_as
-- Compiling entity fifo_generator_v6_1_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v6_1_bhv_ss
-- Compiling entity fifo_generator_v6_1_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v6_1_bhv_preload0
-- Loading entity fifo_generator_v6_1_bhv_as
-- Loading entity fifo_generator_v6_1_bhv_ss
-- Compiling entity fifo_generator_v6_1
-- Compiling architecture behavioral of fifo_generator_v6_1
-- Compiling package fifo_generator_v6_1_comp
-- Loading package fifo_generator_v6_1_comp
-- Compiling entity fifo_generator_v6_1_xst
-- Compiling architecture behavioral of fifo_generator_v6_1_xst
-- Compiling package fifo_generator_v6_1_xst_comp
-- Compiling entity c_mux_bus_v9_1
-- Compiling architecture behavioral of c_mux_bus_v9_1
-- Compiling package c_mux_bus_v9_1_comp
-- Loading package c_mux_bus_v9_1_comp
-- Compiling entity c_counter_binary_v9_1
-- Compiling architecture behavioral of c_counter_binary_v9_1
-- Compiling package c_counter_binary_v9_1_comp
-- Loading package c_counter_binary_v9_1_comp
-- Compiling entity c_counter_binary_v9_1_xst
-- Compiling architecture behavioral of c_counter_binary_v9_1_xst
-- Compiling package c_counter_binary_v9_1_xst_comp
-- Compiling entity BLK_MEM_GEN_V4_3_output_stage
-- Compiling architecture output_stage_behavioral of BLK_MEM_GEN_V4_3_output_stage
-- Compiling entity BLK_MEM_GEN_V4_3_softecc_output_reg_stage
-- Compiling architecture softecc_output_reg_stage_behavioral of BLK_MEM_GEN_V4_3_softecc_output_reg_stage
-- Compiling entity BLK_MEM_GEN_V4_3_mem_module
-- Compiling architecture mem_module_behavioral of BLK_MEM_GEN_V4_3_mem_module
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_3.vhd(935):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_3.vhd(935): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_3.vhd(937):       WHILE (i < depth AND NOT endfile(init_file)) LOOP
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_3.vhd(937): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_3.vhd(939):         readline(init_file, file_buffer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_3.vhd(939): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_3.vhd(949):       file_close(init_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_3.vhd(949): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling entity BLK_MEM_GEN_V4_3
-- Compiling architecture behavioral of BLK_MEM_GEN_V4_3
-- Compiling package blk_mem_gen_v4_3_comp
-- Loading package blk_mem_gen_v4_3_comp
-- Compiling entity blk_mem_gen_v4_3_xst
-- Compiling architecture behavioral of blk_mem_gen_v4_3_xst
-- Compiling package blk_mem_gen_v4_3_xst_comp
-- Compiling entity c_mux_bus_v9_0
-- Compiling architecture behavioral of c_mux_bus_v9_0
-- Compiling package c_mux_bus_v9_0_comp
-- Loading package c_mux_bus_v9_0_comp
-- Compiling entity c_counter_binary_v9_0
-- Compiling architecture behavioral of c_counter_binary_v9_0
-- Compiling package c_counter_binary_v9_0_comp
-- Loading package c_counter_binary_v9_0_comp
-- Compiling entity c_counter_binary_v9_0_xst
-- Compiling architecture behavioral of c_counter_binary_v9_0_xst
-- Compiling package c_counter_binary_v9_0_xst_comp
-- Compiling entity c_mux_bus_v9_1_xst
-- Compiling architecture behavioral of c_mux_bus_v9_1_xst
-- Compiling package c_mux_bus_v9_1_xst_comp
-- Compiling entity BLK_MEM_GEN_V4_2_output_stage
-- Compiling architecture output_stage_behavioral of BLK_MEM_GEN_V4_2_output_stage
-- Compiling entity BLK_MEM_GEN_V4_2_softecc_output_reg_stage
-- Compiling architecture softecc_output_reg_stage_behavioral of BLK_MEM_GEN_V4_2_softecc_output_reg_stage
-- Compiling entity BLK_MEM_GEN_V4_2_mem_module
-- Compiling architecture mem_module_behavioral of BLK_MEM_GEN_V4_2_mem_module
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_2.vhd(935):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_2.vhd(935): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_2.vhd(937):       WHILE (i < depth AND NOT endfile(init_file)) LOOP
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_2.vhd(937): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_2.vhd(939):         readline(init_file, file_buffer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_2.vhd(939): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_2.vhd(949):       file_close(init_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_2.vhd(949): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling entity BLK_MEM_GEN_V4_2
-- Compiling architecture behavioral of BLK_MEM_GEN_V4_2
-- Compiling package blk_mem_gen_v4_2_comp
-- Loading package blk_mem_gen_v4_2_comp
-- Compiling entity blk_mem_gen_v4_2_xst
-- Compiling architecture behavioral of blk_mem_gen_v4_2_xst
-- Compiling package blk_mem_gen_v4_2_xst_comp
-- Compiling entity C_MUX_BIT_V6_0
-- Compiling architecture behavioral of C_MUX_BIT_V6_0
-- Compiling package c_mux_bit_v6_0_comp
-- Loading package c_mux_bit_v6_0_comp
-- Compiling entity C_SHIFT_FD_V6_0
-- Compiling architecture behavioral of c_shift_fd_v6_0
-- Compiling package c_shift_fd_v6_0_comp
-- Compiling entity C_SHIFT_RAM_V6_0
-- Compiling architecture behavioral of C_SHIFT_RAM_V6_0
-- Compiling package c_shift_ram_v6_0_comp
-- Compiling entity C_ADDSUB_V6_0
-- Compiling architecture behavioral of C_ADDSUB_V6_0
-- Compiling package c_addsub_v6_0_comp
-- Compiling entity C_COMPARE_V6_0
-- Compiling architecture behavioral of C_COMPARE_V6_0
-- Compiling package c_compare_v6_0_comp
-- Compiling entity C_MUX_BUS_V6_0
-- Compiling architecture behavioral of C_MUX_BUS_V6_0
-- Compiling package c_mux_bus_v6_0_comp
-- Compiling entity C_GATE_BIT_V6_0
-- Compiling architecture behavioral of C_GATE_BIT_V6_0
-- Compiling package c_gate_bit_v6_0_comp
-- Loading package c_addsub_v6_0_comp
-- Loading package c_compare_v6_0_comp
-- Loading package c_mux_bus_v6_0_comp
-- Loading package c_gate_bit_v6_0_comp
-- Compiling entity C_COUNTER_BINARY_V6_0
-- Compiling architecture behavioral of C_COUNTER_BINARY_V6_0
-- Compiling package c_counter_binary_v6_0_comp
-- Compiling entity C_MUX_SLICE_BUFT_V6_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFT_V6_0
-- Compiling package c_mux_slice_buft_v6_0_comp
-- Compiling entity C_DECODE_BINARY_V6_0
-- Compiling architecture behavioral of C_DECODE_BINARY_V6_0
-- Compiling package c_decode_binary_v6_0_comp
-- Compiling entity C_GATE_BIT_BUS_V6_0
-- Compiling architecture behavioral of C_GATE_BIT_BUS_V6_0
-- Compiling package c_gate_bit_bus_v6_0_comp
-- Compiling package prims_comps_v6_0
-- Loading package prims_comps_v6_0
-- Compiling entity C_BUFT_V6_0
-- Compiling architecture buft_beh of C_BUFT_V6_0
-- Compiling configuration cfg_buft_beh
-- Loading entity C_BUFT_V6_0
-- Loading architecture buft_beh of C_BUFT_V6_0
-- Compiling entity C_PULLUP_V6_0
-- Compiling architecture pullup_beh of C_PULLUP_V6_0
-- Compiling configuration cfg_pullup_beh
-- Loading entity C_PULLUP_V6_0
-- Loading architecture pullup_beh of C_PULLUP_V6_0
-- Compiling entity C_LUT_V6_0
-- Compiling architecture lut_beh of C_LUT_V6_0
-- Compiling configuration cfg_lut_beh
-- Loading entity C_LUT_V6_0
-- Loading architecture lut_beh of C_LUT_V6_0
-- Compiling entity C_ACCUM_V6_0
-- Compiling architecture behavioral of C_ACCUM_V6_0
-- Compiling package c_accum_v6_0_comp
-- Compiling entity C_TWOS_COMP_V6_0
-- Compiling architecture behavioral of C_TWOS_COMP_V6_0
-- Compiling package c_twos_comp_v6_0_comp
-- Compiling entity C_GATE_BUS_V6_0
-- Compiling architecture behavioral of C_GATE_BUS_V6_0
-- Compiling package c_gate_bus_v6_0_comp
-- Compiling entity C_MUX_SLICE_BUFE_V6_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFE_V6_0
-- Compiling package c_mux_slice_bufe_v6_0_comp
-- Compiling package baseblox_v6_0_services
-- Compiling package body baseblox_v6_0_services
-- Loading package baseblox_v6_0_services
-- Compiling entity C_REG_LD_V6_0
-- Compiling architecture behavioral of C_REG_LD_V6_0
-- Compiling package c_reg_ld_v6_0_comp
-- Compiling entity c_mux_bus_v9_0_xst
-- Compiling architecture behavioral of c_mux_bus_v9_0_xst
-- Compiling package c_mux_bus_v9_0_xst_comp
-- Compiling entity BLK_MEM_GEN_V4_1_output_stage
-- Compiling architecture output_stage_behavioral of BLK_MEM_GEN_V4_1_output_stage
-- Compiling entity BLK_MEM_GEN_V4_1_softecc_output_reg_stage
-- Compiling architecture softecc_output_reg_stage_behavioral of BLK_MEM_GEN_V4_1_softecc_output_reg_stage
-- Compiling entity BLK_MEM_GEN_V4_1_mem_module
-- Compiling architecture mem_module_behavioral of BLK_MEM_GEN_V4_1_mem_module
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_1.vhd(938):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_1.vhd(938): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_1.vhd(940):       WHILE (i < depth AND NOT endfile(init_file)) LOOP
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_1.vhd(940): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_1.vhd(942):         readline(init_file, file_buffer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_1.vhd(942): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_1.vhd(952):       file_close(init_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V4_1.vhd(952): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling entity BLK_MEM_GEN_V4_1
-- Compiling architecture behavioral of BLK_MEM_GEN_V4_1
-- Compiling package blk_mem_gen_v4_1_comp
-- Loading package blk_mem_gen_v4_1_comp
-- Compiling entity blk_mem_gen_v4_1_xst
-- Compiling architecture behavioral of blk_mem_gen_v4_1_xst
-- Compiling package blk_mem_gen_v4_1_xst_comp
-- Compiling package sync_fifo_pkg_v5_0
-- Compiling package body sync_fifo_pkg_v5_0
-- Loading package sync_fifo_pkg_v5_0
-- Loading package sync_fifo_pkg_v5_0
-- Compiling entity sync_fifo_v5_0
-- Compiling architecture behavioral of sync_fifo_v5_0
-- Compiling package sync_fifo_v5_0_comp
-- Loading package sync_fifo_v5_0_comp
-- Compiling entity sync_fifo_v5_0_xst
-- Compiling architecture xilinx of sync_fifo_v5_0_xst
-- Compiling package sync_fifo_v5_0_xst_comp
-- Compiling package pkg_mult_gen_v9_0
-- Compiling package body pkg_mult_gen_v9_0
-- Loading package pkg_mult_gen_v9_0
-- Loading package pkg_mult_gen_v9_0
-- Compiling entity mult_gen_v9_0
-- Compiling architecture behavioral of mult_gen_v9_0
-- Compiling package mult_gen_v9_0_comp
-- Loading package mult_gen_v9_0_comp
-- Compiling entity mult_gen_v9_0_xst
-- Compiling architecture behavioral of mult_gen_v9_0_xst
-- Compiling package mult_gen_v9_0_xst_comp
-- Compiling entity c_gate_bit_v11_0
-- Compiling architecture behavioral of c_gate_bit_v11_0
-- Compiling package c_gate_bit_v11_0_comp
-- Loading package c_gate_bit_v11_0_comp
-- Compiling entity c_gate_bit_v11_0_xst
-- Compiling architecture behavioral of c_gate_bit_v11_0_xst
-- Compiling package c_gate_bit_v11_0_xst_comp
-- Compiling entity dist_mem_gen_v4_3
-- Compiling architecture behavioral of dist_mem_gen_v4_3
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_3.vhd(198):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_3.vhd(198): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_3.vhd(210):          if not(endfile(meminitfile)) and i < depth then
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_3.vhd(210): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_3.vhd(213):             readline(meminitfile, bitline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_3.vhd(213): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_3.vhd(244):       file_close(meminitfile);      
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_3.vhd(244): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_3.vhd(332):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_3.vhd(332): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v4_3_comp
-- Loading package dist_mem_gen_v4_3_comp
-- Compiling entity dist_mem_gen_v4_3_xst
-- Compiling architecture behavioral of dist_mem_gen_v4_3_xst
-- Compiling package dist_mem_gen_v4_3_xst_comp
-- Compiling entity c_gate_bit_v8_0
-- Compiling architecture behavioral of C_GATE_BIT_V8_0
-- Compiling package c_gate_bit_v8_0_comp
-- Loading package c_gate_bit_v8_0_comp
-- Compiling entity c_gate_bit_v8_0_xst
-- Compiling architecture behavioral of c_gate_bit_v8_0_xst
-- Compiling package c_gate_bit_v8_0_xst_comp
-- Compiling entity dist_mem_gen_v4_2
-- Compiling architecture behavioral of dist_mem_gen_v4_2
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_2.vhd(177):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_2.vhd(177): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_2.vhd(189):          if not(endfile(meminitfile)) and i < depth then
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_2.vhd(189): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_2.vhd(192):             readline(meminitfile, bitline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_2.vhd(192): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_2.vhd(223):       file_close(meminitfile);      
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_2.vhd(223): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_2.vhd(311):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_2.vhd(311): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v4_2_comp
-- Loading package dist_mem_gen_v4_2_comp
-- Compiling entity dist_mem_gen_v4_2_xst
-- Compiling architecture behavioral of dist_mem_gen_v4_2_xst
-- Compiling package dist_mem_gen_v4_2_xst_comp
-- Compiling package blkmemsp_pkg_v5_0
-- Compiling package body blkmemsp_pkg_v5_0
-- Loading package blkmemsp_pkg_v5_0
-- Loading package blkmemsp_pkg_v5_0
-- Compiling entity blkmemsp_v5_0
-- Compiling architecture behavioral of blkmemsp_v5_0
-- Compiling package blkmemsp_v5_0_comp
-- Compiling entity dist_mem_gen_v4_1
-- Compiling architecture behavioral of dist_mem_gen_v4_1
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_1.vhd(177):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_1.vhd(177): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_1.vhd(189):          if not(endfile(meminitfile)) and i < depth then
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_1.vhd(189): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_1.vhd(192):             readline(meminitfile, bitline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_1.vhd(192): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_1.vhd(223):       file_close(meminitfile);      
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_1.vhd(223): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_1.vhd(311):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\dist_mem_gen_v4_1.vhd(311): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v4_1_comp
-- Loading package dist_mem_gen_v4_1_comp
-- Compiling entity dist_mem_gen_v4_1_xst
-- Compiling architecture behavioral of dist_mem_gen_v4_1_xst
-- Compiling package dist_mem_gen_v4_1_xst_comp
-- Compiling entity fifo_generator_v9_1_bhv_as
-- Compiling architecture behavioral of fifo_generator_v9_1_bhv_as
-- Compiling entity fifo_generator_v9_1_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v9_1_bhv_ss
-- Compiling entity fifo_generator_v9_1_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v9_1_bhv_preload0
-- Loading entity fifo_generator_v9_1_bhv_as
-- Loading entity fifo_generator_v9_1_bhv_ss
-- Compiling entity fifo_generator_v9_1_conv
-- Compiling architecture behavioral of fifo_generator_v9_1_conv
-- Compiling entity fifo_generator_v9_1_axic_reg_slice
-- Compiling architecture xilinx of fifo_generator_v9_1_axic_reg_slice
-- Loading entity fifo_generator_v9_1_conv
-- Compiling entity fifo_generator_v9_1
-- Compiling architecture behavioral of fifo_generator_v9_1
-- Compiling package fifo_generator_v9_1_comp
-- Loading package fifo_generator_v9_1_comp
-- Compiling entity fifo_generator_v9_1_xst
-- Compiling architecture behavioral of fifo_generator_v9_1_xst
-- Compiling package fifo_generator_v9_1_xst_comp
-- Compiling package c_compare_v11_0_rtl_comp
-- Compiling entity c_compare_v11_0_xst
-- Compiling architecture behavioral of c_compare_v11_0_xst
-- Compiling package c_compare_v11_0_xst_comp
-- Compiling entity c_reg_fd_v11_0_xst
-- Compiling architecture behavioral of c_reg_fd_v11_0_xst
-- Compiling package c_reg_fd_v11_0_xst_comp
-- Compiling entity fifo_generator_v5_3_bhv_as
-- Compiling architecture behavioral of fifo_generator_v5_3_bhv_as
-- Compiling entity fifo_generator_v5_3_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v5_3_bhv_ss
-- Compiling entity fifo_generator_v5_3_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v5_3_bhv_preload0
-- Loading entity fifo_generator_v5_3_bhv_as
-- Loading entity fifo_generator_v5_3_bhv_ss
-- Compiling entity fifo_generator_v5_3
-- Compiling architecture behavioral of fifo_generator_v5_3
-- Compiling package fifo_generator_v5_3_comp
-- Loading package fifo_generator_v5_3_comp
-- Compiling entity fifo_generator_v5_3_xst
-- Compiling architecture behavioral of fifo_generator_v5_3_xst
-- Compiling package fifo_generator_v5_3_xst_comp
-- Compiling entity C_COMPARE_V8_0
-- Compiling architecture behavioral of C_COMPARE_V8_0
-- Compiling package c_compare_v8_0_comp
-- Loading package c_compare_v8_0_comp
-- Compiling entity c_compare_v8_0_xst
-- Compiling architecture behavioral of c_compare_v8_0_xst
-- Compiling package c_compare_v8_0_xst_comp
-- Compiling entity C_DIST_MEM_V5_0
-- Compiling architecture behavioral of C_DIST_MEM_V5_0
-- Compiling package c_dist_mem_v5_0_comp
-- Compiling entity c_reg_fd_v8_0_xst
-- Compiling architecture behavioral of c_reg_fd_v8_0_xst
-- Compiling package c_reg_fd_v8_0_xst_comp
-- Compiling entity c_shift_ram_v9_1
-- Compiling architecture behavioral of c_shift_ram_v9_1
-- Compiling package c_shift_ram_v9_1_comp
-- Loading package c_shift_ram_v9_1_comp
-- Compiling entity c_shift_ram_v9_1_xst
-- Compiling architecture behavioral of c_shift_ram_v9_1_xst
-- Compiling package c_shift_ram_v9_1_xst_comp
-- Compiling entity fifo_generator_v5_2_bhv_as
-- Compiling architecture behavioral of fifo_generator_v5_2_bhv_as
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fifo_generator_v5_2.vhd(469):   SIGNAL rd_fwft_cnt        : integer   := 0;
** Warning: [5] C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fifo_generator_v5_2.vhd(469): Nonresolved signal 'rd_fwft_cnt' may have multiple sources.
  Drivers:
    C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fifo_generator_v5_2.vhd(1151):Process grd_fwft_proc
       Driven at:
          C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fifo_generator_v5_2.vhd(1154)
    C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fifo_generator_v5_2.vhd(1168):Conditional signal assignment line__1168
-- Compiling entity fifo_generator_v5_2_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v5_2_bhv_ss
-- Compiling entity fifo_generator_v5_2_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v5_2_bhv_preload0
-- Loading entity fifo_generator_v5_2_bhv_as
-- Loading entity fifo_generator_v5_2_bhv_ss
-- Compiling entity fifo_generator_v5_2
-- Compiling architecture behavioral of fifo_generator_v5_2
-- Compiling package fifo_generator_v5_2_comp
-- Loading package fifo_generator_v5_2_comp
-- Compiling entity fifo_generator_v5_2_xst
-- Compiling architecture behavioral of fifo_generator_v5_2_xst
-- Compiling package fifo_generator_v5_2_xst_comp
-- Compiling entity blk_mem_axi_regs_fwd_v7_1
-- Compiling architecture axi_regs_fwd_arch of blk_mem_axi_regs_fwd_v7_1
-- Compiling entity blk_mem_axi_write_wrapper_beh
-- Compiling architecture axi_write_wrap_arch of blk_mem_axi_write_wrapper_beh
-- Compiling entity write_netlist
-- Compiling architecture STRUCTURE of write_netlist
-- Compiling entity blk_mem_axi_read_wrapper_beh
-- Compiling architecture blk_mem_axi_read_wrapper_beh_arch of blk_mem_axi_read_wrapper_beh
-- Compiling entity read_netlist
-- Compiling architecture STRUCTURE of read_netlist
-- Compiling entity BLK_MEM_GEN_V7_1_output_stage
-- Compiling architecture output_stage_behavioral of BLK_MEM_GEN_V7_1_output_stage
-- Compiling entity BLK_MEM_GEN_V7_1_softecc_output_reg_stage
-- Compiling architecture softecc_output_reg_stage_behavioral of BLK_MEM_GEN_V7_1_softecc_output_reg_stage
-- Compiling entity BLK_MEM_GEN_V7_1_mem_module
-- Compiling architecture mem_module_behavioral of BLK_MEM_GEN_V7_1_mem_module
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V7_1.vhd(2775):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V7_1.vhd(2775): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V7_1.vhd(2777):       WHILE (i < depth AND NOT endfile(init_file)) LOOP
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V7_1.vhd(2777): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V7_1.vhd(2779):         readline(init_file, file_buffer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V7_1.vhd(2779): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V7_1.vhd(2789):       file_close(init_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V7_1.vhd(2789): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling entity BLK_MEM_GEN_V7_1
-- Compiling architecture behavioral of BLK_MEM_GEN_V7_1
-- Compiling entity beh_ff_clr
-- Compiling architecture beh_ff_clr_arch of beh_ff_clr
-- Compiling entity beh_ff_ce
-- Compiling architecture beh_ff_ce_arch of beh_ff_ce
-- Compiling entity beh_ff_pre
-- Compiling architecture beh_ff_pre_arch of beh_ff_pre
-- Compiling entity beh_muxf7
-- Compiling architecture beh_muxf7_arch of beh_muxf7
-- Compiling entity STATE_LOGIC
-- Compiling architecture STATE_LOGIC_arch of STATE_LOGIC
-- Compiling package blk_mem_gen_v7_1_comp
-- Loading package blk_mem_gen_v7_1_comp
-- Compiling entity blk_mem_gen_v7_1_xst
-- Compiling architecture behavioral of blk_mem_gen_v7_1_xst
-- Compiling package blk_mem_gen_v7_1_xst_comp
-- Compiling entity c_shift_ram_v9_0
-- Compiling architecture behavioral of c_shift_ram_v9_0
-- Compiling package c_shift_ram_v9_0_comp
-- Loading package c_shift_ram_v9_0_comp
-- Compiling entity c_shift_ram_v9_0_xst
-- Compiling architecture behavioral of c_shift_ram_v9_0_xst
-- Compiling package c_shift_ram_v9_0_xst_comp
-- Compiling entity fifo_generator_v5_1_bhv_as
-- Compiling architecture behavioral of fifo_generator_v5_1_bhv_as
-- Compiling entity fifo_generator_v5_1_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v5_1_bhv_ss
-- Compiling entity fifo_generator_v5_1_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v5_1_bhv_preload0
-- Loading entity fifo_generator_v5_1_bhv_as
-- Loading entity fifo_generator_v5_1_bhv_ss
-- Compiling entity fifo_generator_v5_1
-- Compiling architecture behavioral of fifo_generator_v5_1
-- Compiling package fifo_generator_v5_1_comp
-- Loading package fifo_generator_v5_1_comp
-- Compiling entity fifo_generator_v5_1_xst
-- Compiling architecture behavioral of fifo_generator_v5_1_xst
-- Compiling package fifo_generator_v5_1_xst_comp
-- Compiling entity BLK_MEM_GEN_V3_3_output_stage
-- Compiling architecture behavioral of BLK_MEM_GEN_V3_3_output_stage
-- Compiling entity BLK_MEM_GEN_V3_3
-- Compiling architecture behavioral of BLK_MEM_GEN_V3_3
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_3.vhd(820):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_3.vhd(820): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_3.vhd(822):       WHILE (i < depth AND NOT endfile(init_file)) LOOP
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_3.vhd(822): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_3.vhd(824):         readline(init_file, file_buffer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_3.vhd(824): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_3.vhd(834):       file_close(init_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_3.vhd(834): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling package blk_mem_gen_v3_3_comp
-- Loading package blk_mem_gen_v3_3_comp
-- Compiling entity blk_mem_gen_v3_3_xst
-- Compiling architecture behavioral of blk_mem_gen_v3_3_xst
-- Compiling package blk_mem_gen_v3_3_xst_comp
-- Compiling entity c_mux_bus_v8_0
-- Compiling architecture behavioral of C_MUX_BUS_V8_0
-- Compiling package c_mux_bus_v8_0_comp
-- Loading package c_mux_bus_v8_0_comp
-- Compiling entity c_counter_binary_v8_0
-- Compiling architecture behavioral of C_COUNTER_BINARY_V8_0
-- Compiling package c_counter_binary_v8_0_comp
-- Loading package c_counter_binary_v8_0_comp
-- Compiling entity c_counter_binary_v8_0_xst
-- Compiling architecture behavioral of c_counter_binary_v8_0_xst
-- Compiling package c_counter_binary_v8_0_xst_comp
-- Compiling entity c_accum_v9_1
-- Compiling architecture behavioral of c_accum_v9_1
-- Compiling package c_accum_v9_1_comp
-- Loading package c_accum_v9_1_comp
-- Compiling entity c_accum_v9_1_xst
-- Compiling architecture behavioral of c_accum_v9_1_xst
-- Compiling package c_accum_v9_1_xst_comp
-- Compiling package xbip_accum_v2_0_pkg
-- Compiling package body xbip_accum_v2_0_pkg
-- Loading package xbip_accum_v2_0_pkg
-- Loading package xbip_accum_v2_0_pkg
-- Compiling entity xbip_accum_v2_0
-- Compiling architecture behavioral of xbip_accum_v2_0
-- Compiling package xbip_accum_v2_0_comp
-- Compiling package c_accum_pkg_v11_0
-- Compiling package body c_accum_pkg_v11_0
-- Loading package c_accum_pkg_v11_0
-- Loading package xbip_accum_v2_0_comp
-- Loading package c_accum_pkg_v11_0
-- Compiling entity c_accum_v11_0
-- Compiling architecture behavioral of c_accum_v11_0
-- Compiling package c_accum_v11_0_comp
-- Loading package c_accum_v11_0_comp
-- Compiling entity c_accum_v11_0_xst
-- Compiling architecture behavioral of c_accum_v11_0_xst
-- Compiling package c_accum_v11_0_xst_comp
-- Compiling entity c_accum_v11_0_legacy
-- Compiling architecture behavioral of c_accum_v11_0_legacy
-- Compiling package blkmemdp_v6_3_services
-- Compiling package body blkmemdp_v6_3_services
-- Loading package blkmemdp_v6_3_services
-- Compiling package blkmemdp_pkg_v6_3
-- Compiling package body blkmemdp_pkg_v6_3
-- Loading package blkmemdp_pkg_v6_3
-- Compiling package BLKMEMDP_MEM_INIT_FILE_PACK_V6_3
-- Compiling package body BLKMEMDP_MEM_INIT_FILE_PACK_V6_3
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V6_3
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V6_3
-- Loading package blkmemdp_pkg_v6_3
-- Compiling entity blkmemdp_v6_3
-- Compiling architecture behavioral of blkmemdp_v6_3
-- Compiling package blkmemdp_v6_3_comp
-- Loading package blkmemdp_v6_3_comp
-- Compiling entity blkmemdp_v6_3_xst
-- Compiling architecture xilinx of blkmemdp_v6_3_xst
-- Compiling package blkmemdp_v6_3_xst_comp
-- Compiling entity BLK_MEM_GEN_V3_2_output_stage
-- Compiling architecture behavioral of BLK_MEM_GEN_V3_2_output_stage
-- Compiling entity BLK_MEM_GEN_V3_2
-- Compiling architecture behavioral of BLK_MEM_GEN_V3_2
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_2.vhd(820):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_2.vhd(820): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_2.vhd(822):       WHILE (i < depth AND NOT endfile(init_file)) LOOP
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_2.vhd(822): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_2.vhd(824):         readline(init_file, file_buffer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_2.vhd(824): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_2.vhd(834):       file_close(init_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_2.vhd(834): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling package blk_mem_gen_v3_2_comp
-- Loading package blk_mem_gen_v3_2_comp
-- Compiling entity blk_mem_gen_v3_2_xst
-- Compiling architecture behavioral of blk_mem_gen_v3_2_xst
-- Compiling package blk_mem_gen_v3_2_xst_comp
-- Compiling package prims_constants_v5_0
-- Compiling package prims_utils_v5_0
-- Loading package prims_constants_v5_0
-- Compiling package body prims_utils_v5_0
-- Loading package prims_utils_v5_0
-- Loading package prims_utils_v5_0
-- Compiling entity PIPELINE_V5_0
-- Compiling architecture behavioral of PIPELINE_V5_0
-- Compiling entity C_REG_FD_V5_0
-- Compiling architecture behavioral of C_REG_FD_V5_0
-- Compiling package c_reg_fd_v5_0_comp
-- Loading package c_reg_fd_v5_0_comp
-- Compiling entity C_DECODE_BINARY_V5_0
-- Compiling architecture behavioral of C_DECODE_BINARY_V5_0
-- Compiling package c_decode_binary_v5_0_comp
-- Compiling entity C_GATE_BIT_BUS_V5_0
-- Compiling architecture behavioral of C_GATE_BIT_BUS_V5_0
-- Compiling package c_gate_bit_bus_v5_0_comp
-- Compiling package baseblox_v5_0_services
-- Compiling package body baseblox_v5_0_services
-- Loading package baseblox_v5_0_services
-- Compiling entity C_ADDSUB_V5_0
-- Compiling architecture behavioral of C_ADDSUB_V5_0
-- Compiling package c_addsub_v5_0_comp
-- Loading package c_addsub_v5_0_comp
-- Compiling entity C_ACCUM_V5_0
-- Compiling architecture behavioral of C_ACCUM_V5_0
-- Compiling package c_accum_v5_0_comp
-- Compiling entity C_TWOS_COMP_V5_0
-- Compiling architecture behavioral of C_TWOS_COMP_V5_0
-- Compiling package c_twos_comp_v5_0_comp
-- Compiling entity C_ACCUM_V5_1
-- Compiling architecture behavioral of C_ACCUM_V5_1
-- Compiling package c_accum_v5_1_comp
-- Compiling entity C_GATE_BUS_V5_0
-- Compiling architecture behavioral of C_GATE_BUS_V5_0
-- Compiling package c_gate_bus_v5_0_comp
-- Compiling entity C_GATE_BIT_V5_0
-- Compiling architecture behavioral of C_GATE_BIT_V5_0
-- Compiling package c_gate_bit_v5_0_comp
-- Compiling entity C_MUX_SLICE_BUFE_V5_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFE_V5_0
-- Compiling package c_mux_slice_bufe_v5_0_comp
-- Compiling entity C_REG_LD_V5_0
-- Compiling architecture behavioral of C_REG_LD_V5_0
-- Compiling package c_reg_ld_v5_0_comp
-- Compiling entity C_MUX_BIT_V5_0
-- Compiling architecture behavioral of C_MUX_BIT_V5_0
-- Compiling package c_mux_bit_v5_0_comp
-- Loading package c_mux_bit_v5_0_comp
-- Compiling entity C_SHIFT_FD_V5_0
-- Compiling architecture behavioral of c_shift_fd_v5_0
-- Compiling package c_shift_fd_v5_0_comp
-- Compiling entity C_SHIFT_RAM_V5_0
-- Compiling architecture behavioral of C_SHIFT_RAM_V5_0
-- Compiling package c_shift_ram_v5_0_comp
-- Compiling package prims_comps_v5_0
-- Loading package prims_comps_v5_0
-- Compiling entity C_LUT_V5_0
-- Compiling architecture behavioral of C_LUT_V5_0
-- Compiling configuration cfg_lut
-- Loading entity C_LUT_V5_0
-- Loading architecture behavioral of C_LUT_V5_0
-- Compiling entity C_COMPARE_V5_0
-- Compiling architecture behavioral of C_COMPARE_V5_0
-- Compiling package c_compare_v5_0_comp
-- Compiling entity C_MUX_BUS_V5_0
-- Compiling architecture behavioral of C_MUX_BUS_V5_0
-- Compiling package c_mux_bus_v5_0_comp
-- Loading package c_compare_v5_0_comp
-- Loading package c_mux_bus_v5_0_comp
-- Compiling entity C_COUNTER_BINARY_V5_0
-- Compiling architecture behavioral of C_COUNTER_BINARY_V5_0
-- Compiling package c_counter_binary_v5_0_comp
-- Compiling entity C_MUX_SLICE_BUFT_V5_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFT_V5_0
-- Compiling package c_mux_slice_buft_v5_0_comp
-- Compiling entity c_mux_bus_v8_0_xst
-- Compiling architecture behavioral of c_mux_bus_v8_0_xst
-- Compiling package c_mux_bus_v8_0_xst_comp
-- Compiling entity c_accum_v9_0
-- Compiling architecture behavioral of c_accum_v9_0
-- Compiling package c_accum_v9_0_comp
-- Loading package c_accum_v9_0_comp
-- Compiling entity c_accum_v9_0_xst
-- Compiling architecture behavioral of c_accum_v9_0_xst
-- Compiling package c_accum_v9_0_xst_comp
-- Compiling package blkmemdp_pkg_v6_2
-- Compiling package body blkmemdp_pkg_v6_2
-- Loading package blkmemdp_pkg_v6_2
-- Compiling package BLKMEMDP_MEM_INIT_FILE_PACK_V6_2
-- Compiling package body BLKMEMDP_MEM_INIT_FILE_PACK_V6_2
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V6_2
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V6_2
-- Loading package blkmemdp_pkg_v6_2
-- Compiling entity blkmemdp_v6_2
-- Compiling architecture behavioral of blkmemdp_v6_2
-- Compiling package blkmemdp_v6_2_comp
-- Loading package blkmemdp_v6_2_comp
-- Compiling entity blkmemdp_v6_2_xst
-- Compiling architecture xilinx of blkmemdp_v6_2_xst
-- Compiling package blkmemdp_v6_2_xst_comp
-- Compiling package blkmemdp_v6_2_services
-- Compiling package body blkmemdp_v6_2_services
-- Loading package blkmemdp_v6_2_services
-- Compiling entity BLK_MEM_GEN_V3_1_output_stage
-- Compiling architecture behavioral of BLK_MEM_GEN_V3_1_output_stage
-- Compiling entity BLK_MEM_GEN_V3_1
-- Compiling architecture behavioral of BLK_MEM_GEN_V3_1
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_1.vhd(662):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_1.vhd(662): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_1.vhd(664):       WHILE (i < depth AND NOT endfile(init_file)) LOOP
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_1.vhd(664): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_1.vhd(666):         readline(init_file, file_buffer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_1.vhd(666): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_1.vhd(676):       file_close(init_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\BLK_MEM_GEN_V3_1.vhd(676): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling package blk_mem_gen_v3_1_comp
-- Loading package blk_mem_gen_v3_1_comp
-- Compiling entity blk_mem_gen_v3_1_xst
-- Compiling architecture behavioral of blk_mem_gen_v3_1_xst
-- Compiling package blk_mem_gen_v3_1_xst_comp
-- Compiling package pkg_mult_gen_v10_0
-- Compiling package body pkg_mult_gen_v10_0
-- Loading package pkg_mult_gen_v10_0
-- Loading package pkg_mult_gen_v10_0
-- Compiling entity mult_gen_v10_0
-- Compiling architecture behavioral of mult_gen_v10_0
-- Compiling package mult_gen_v10_0_comp
-- Loading package mult_gen_v10_0_comp
-- Compiling entity mult_gen_v10_0_xst
-- Compiling architecture behavioral of mult_gen_v10_0_xst
-- Compiling package mult_gen_v10_0_xst_comp
-- Compiling package g709_rs_encoder_v1_0_consts
-- Compiling package body g709_rs_encoder_v1_0_consts
-- Loading package g709_rs_encoder_v1_0_consts
-- Loading package g709_rs_encoder_v1_0_consts
-- Compiling entity G709_RS_ENCODER_V1_0
-- Compiling architecture BEHAVIORAL of G709_RS_ENCODER_V1_0
-- Compiling package g709_rs_encoder_v1_0_comp
-- Loading package g709_rs_encoder_v1_0_comp
-- Compiling entity g709_rs_encoder_v1_0_xst
-- Compiling architecture behavioral of g709_rs_encoder_v1_0_xst
-- Compiling package g709_rs_encoder_v1_0_xst_comp
-- Compiling entity duc_ddc_compiler_v2_0
-- Compiling architecture behavioral of duc_ddc_compiler_v2_0
-- Compiling package duc_ddc_compiler_v2_0_comp
-- Loading package duc_ddc_compiler_v2_0_comp
-- Compiling entity duc_ddc_compiler_v2_0_xst
-- Compiling architecture behavioral of duc_ddc_compiler_v2_0_xst
-- Compiling package duc_ddc_compiler_v2_0_xst_comp
-- Compiling package RS_DECODER_V8_0_DEMO_TB_PKG
-- Compiling package body RS_DECODER_V8_0_DEMO_TB_PKG
-- Loading package RS_DECODER_V8_0_DEMO_TB_PKG
-- Compiling package tcc_decoder_toplevel_pkg
-- Compiling package body tcc_decoder_toplevel_pkg
-- Loading package tcc_decoder_toplevel_pkg
-- Loading package tcc_decoder_toplevel_pkg
-- Compiling entity tcc_decoder_v2_1
-- Compiling architecture behavioral of tcc_decoder_v2_1
-- Compiling package tcc_decoder_v2_1_comp
-- Loading package tcc_decoder_v2_1_comp
-- Compiling entity tcc_decoder_v2_1_xst
-- Compiling architecture behavioral of tcc_decoder_v2_1_xst
-- Compiling package tcc_decoder_v2_1_xst_comp
-- Compiling package bip_dsp48_macro_pkg_v2_1
-- Compiling package body bip_dsp48_macro_pkg_v2_1
-- Loading package bip_dsp48_macro_pkg_v2_1
-- Loading package bip_dsp48_macro_pkg_v2_1
-- Compiling entity xbip_dsp48_macro_v2_1
-- Compiling architecture behavioral of xbip_dsp48_macro_v2_1
-- Compiling package xbip_dsp48_macro_v2_1_comp
-- Loading package xbip_dsp48_macro_v2_1_comp
-- Compiling entity xbip_dsp48_macro_v2_1_xst
-- Compiling architecture behavioral of xbip_dsp48_macro_v2_1_xst
-- Compiling package xbip_dsp48_macro_v2_1_xst_comp
-- Compiling entity rach_3gpp_v1_0
-- Compiling architecture behavioral of rach_3gpp_v1_0
-- Compiling package rach_3gpp_v1_0_comp
-- Loading package rach_3gpp_v1_0_comp
-- Compiling entity rach_3gpp_v1_0_xst
-- Compiling architecture behavioural of rach_3gpp_v1_0_xst
-- Compiling package rach_3gpp_v1_0_xst_comp
-- Compiling package bip_utils_pkg_v1_0
-- Compiling package body bip_utils_pkg_v1_0
-- Loading package bip_utils_pkg_v1_0
-- Loading package bip_utils_pkg_v1_0
-- Compiling package bip_usecase_utils_pkg_v1_0
-- Compiling package body bip_usecase_utils_pkg_v1_0
-- Loading package bip_usecase_utils_pkg_v1_0
-- Compiling entity xbip_pipe_v1_0
-- Compiling architecture behavioral of xbip_pipe_v1_0
-- Compiling package xbip_pipe_v1_0_comp
-- Loading package bip_usecase_utils_pkg_v1_0
-- Compiling package bip_dsp48_addsub_pkg_v1_0
-- Compiling package body bip_dsp48_addsub_pkg_v1_0
-- Loading package bip_dsp48_addsub_pkg_v1_0
-- Loading package xbip_pipe_v1_0_comp
-- Loading package bip_dsp48_addsub_pkg_v1_0
-- Compiling entity xbip_dsp48_addsub_v1_0
-- Compiling architecture synth of xbip_dsp48_addsub_v1_0
-- Compiling package xbip_dsp48_addsub_v1_0_comp
-- Loading package xbip_dsp48_addsub_v1_0_comp
-- Compiling entity xbip_dsp48_addsub_v1_0_xst
-- Compiling architecture behavioral of xbip_dsp48_addsub_v1_0_xst
-- Compiling package xbip_dsp48_addsub_v1_0_xst_comp
-- Compiling package bip_dsp48_macro_pkg_v2_0
-- Compiling package body bip_dsp48_macro_pkg_v2_0
-- Loading package bip_dsp48_macro_pkg_v2_0
-- Loading package bip_dsp48_macro_pkg_v2_0
-- Compiling entity xbip_dsp48_macro_v2_0
-- Compiling architecture behavioral of xbip_dsp48_macro_v2_0
-- Compiling package xbip_dsp48_macro_v2_0_comp
-- Loading package xbip_dsp48_macro_v2_0_comp
-- Compiling entity xbip_dsp48_macro_v2_0_xst
-- Compiling architecture behavioral of xbip_dsp48_macro_v2_0_xst
-- Compiling package xbip_dsp48_macro_v2_0_xst_comp
-- Compiling package bip_dsp48_mult_pkg_v2_0
-- Compiling package body bip_dsp48_mult_pkg_v2_0
-- Loading package bip_dsp48_mult_pkg_v2_0
-- Loading package bip_dsp48_mult_pkg_v2_0
-- Compiling entity xbip_dsp48_mult_v2_0
-- Compiling architecture behavioral of xbip_dsp48_mult_v2_0
-- Compiling package xbip_dsp48_mult_v2_0_comp
-- Loading package xbip_dsp48_mult_v2_0_comp
-- Compiling entity xbip_dsp48_mult_v2_0_xst
-- Compiling architecture behavioral of xbip_dsp48_mult_v2_0_xst
-- Compiling package xbip_dsp48_mult_v2_0_xst_comp
-- Compiling package bip_dsp48_multadd_pkg_v1_0
-- Compiling package body bip_dsp48_multadd_pkg_v1_0
-- Loading package bip_dsp48_multadd_pkg_v1_0
-- Loading package bip_dsp48_multadd_pkg_v1_0
-- Compiling entity xbip_dsp48_multadd_v1_0
-- Compiling architecture behavioral of xbip_dsp48_multadd_v1_0
-- Compiling package xbip_dsp48_multadd_v1_0_comp
-- Loading package xbip_dsp48_multadd_v1_0_comp
-- Compiling entity xbip_dsp48_multadd_v1_0_xst
-- Compiling architecture behavioral of xbip_dsp48_multadd_v1_0_xst
-- Compiling package xbip_dsp48_multadd_v1_0_xst_comp
-- Compiling entity xfft_v7_1
-- Compiling architecture behavioral of xfft_v7_1
-- Compiling package xfft_v7_1_comp
-- Loading package xfft_v7_1_comp
-- Compiling entity xfft_v7_1_xst
-- Compiling architecture behavioral of xfft_v7_1_xst
-- Compiling package xfft_v7_1_xst_comp
-- Compiling package bip_bram18k_pkg_v2_1
-- Compiling package body bip_bram18k_pkg_v2_1
-- Loading package bip_bram18k_pkg_v2_1
-- Loading package bip_bram18k_pkg_v2_1
-- Compiling package hrdiv_hdl_pkg_v2_0
-- Compiling package body hrdiv_hdl_pkg_v2_0
-- Loading package hrdiv_hdl_pkg_v2_0
-- Loading package hrdiv_hdl_pkg_v2_0
-- Compiling package hrdiv_pkg_v2_0
-- Compiling package body hrdiv_pkg_v2_0
-- Loading package hrdiv_pkg_v2_0
-- Compiling entity xfft_v7_0
-- Compiling architecture behavioral of xfft_v7_0
-- Compiling package xfft_v7_0_comp
-- Loading package xfft_v7_0_comp
-- Compiling entity xfft_v7_0_xst
-- Compiling architecture behavioral of xfft_v7_0_xst
-- Compiling package xfft_v7_0_xst_comp
-- Compiling package axi_utils_pkg_v1_0
-- Compiling package body axi_utils_pkg_v1_0
-- Loading package axi_utils_pkg_v1_0
-- Loading package axi_utils_pkg_v1_0
-- Compiling package cmpy_v4_0_pkg
-- Compiling package body cmpy_v4_0_pkg
-- Loading package cmpy_v4_0_pkg
-- Loading package cmpy_v4_0_pkg
-- Compiling entity cmpy_v4_0
-- Compiling architecture behavioral of cmpy_v4_0
-- Compiling package cmpy_v4_0_comp
-- Loading package cmpy_v4_0_comp
-- Compiling entity cmpy_v4_0_xst
-- Compiling architecture behavioral of cmpy_v4_0_xst
-- Compiling package cmpy_v4_0_xst_comp
-- Compiling entity cmpy_v4_0_behv
-- Compiling architecture behavioral of cmpy_v4_0_behv
-- Compiling package cmpy_v4_0_behv_comp
-- Compiling package bip_dsp48_acc_pkg_v1_0
-- Compiling package body bip_dsp48_acc_pkg_v1_0
-- Loading package bip_dsp48_acc_pkg_v1_0
-- Loading package bip_dsp48_acc_pkg_v1_0
-- Compiling entity xbip_dsp48_acc_v1_0
-- Compiling architecture behavioral of xbip_dsp48_acc_v1_0
-- Compiling package xbip_dsp48_acc_v1_0_comp
-- Loading package xbip_dsp48_acc_v1_0_comp
-- Compiling entity xbip_dsp48_acc_v1_0_xst
-- Compiling architecture behavioral of xbip_dsp48_acc_v1_0_xst
-- Compiling package xbip_dsp48_acc_v1_0_xst_comp
-- Compiling package bip_dsp48_mux2_pkg_v2_0
-- Compiling package body bip_dsp48_mux2_pkg_v2_0
-- Loading package bip_dsp48_mux2_pkg_v2_0
-- Loading package bip_dsp48_mux2_pkg_v2_0
-- Compiling entity xbip_dsp48_mux2_v2_0
-- Compiling architecture behavioral of xbip_dsp48_mux2_v2_0
-- Compiling package xbip_dsp48_mux2_v2_0_comp
-- Loading package xbip_dsp48_mux2_v2_0_comp
-- Compiling entity xbip_dsp48_mux2_v2_0_xst
-- Compiling architecture behavioral of xbip_dsp48_mux2_v2_0_xst
-- Compiling package xbip_dsp48_mux2_v2_0_xst_comp
-- Compiling package fir_compiler_v5_1_sim_pkg
-- Compiling package body fir_compiler_v5_1_sim_pkg
-- Loading package fir_compiler_v5_1_sim_pkg
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(3881):     file_open(mif_status,filepointer,mif_file,read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(3881): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(3883):     while (not(endfile(filepointer)) and (lines < depth)) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(3883): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(3884):       readline(filepointer, dataline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(3884): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(3885):       exit when endfile(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(3885): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(3895):     file_close(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(3895): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4514):   file_open(mif_status,filepointer,filename,read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4514): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4516):   while (not(endfile(filepointer)) and (lines < number_of_values+offset)) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4516): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4517):     readline(filepointer, dataline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4517): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4529):   file_close(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4529): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4551):   file_open(mif_status,filepointer,filename,read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4551): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4553):   while (not(endfile(filepointer)) and (lines < number_of_values+offset)) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4553): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4554):     readline(filepointer, dataline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4554): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4563):   file_close(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4563): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4583):   file_open(mif_status,filepointer,filename,write_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4583): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data_hex".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4588):     writeline(filepointer,write_line);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4588): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data_hex".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4591):   file_close(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4591): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data_hex".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4613):     file_open(mif_status,filepointer,filename,append_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4613): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4615):     file_open(mif_status,filepointer,filename,write_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4615): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4625):     writeline(filepointer,write_line);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4625): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4631):   file_close(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4631): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4647):         file_open(mif_status,inpfile,filename,read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4647): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4649):         while (not(endfile(inpfile))) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4649): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4650):                 readline(inpfile, oneline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4650): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4654):         file_close(inpfile);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(4654): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(5293):                 <param.num_taps*param.num_filts) then
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(5293): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "gen_mif_files".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(5303):       report "NOTE : FIR Compiler v5.1 : NUM INPUTS    : "&int_to_str(get_number_of_inputs(elab_dir&mif_file) ) severity note;
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(5303): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "gen_mif_files".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(5336):                                        0);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(5336): (vcom-1284) Cannot call side-effect function "read_coef_data" from pure function "gen_mif_files".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6059):                                         mac_coefficients(mac));
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6059): (vcom-1284) Cannot call side-effect function "write_coef_data" from pure function "gen_mif_files".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6083):                                         true);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6083): (vcom-1284) Cannot call side-effect function "write_coef_data" from pure function "gen_mif_files".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6118):                                       half_band_centre_value);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6118): (vcom-1284) Cannot call side-effect function "write_coef_data" from pure function "gen_mif_files".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6234):   file_open(mif_status,read_file,file_name,read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6234): (vcom-1283) Cannot reference file "read_file" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6236):     file_open(mif_status,write_file0,file_name&"_0",write_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6236): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6237):     file_open(mif_status,write_file1,file_name&"_1",write_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6237): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6241):     readline(read_file, dataline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6241): (vcom-1283) Cannot reference file "read_file" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6296):         writeline(write_file0,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6296): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6304):         writeline(write_file1,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6304): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6313):         writeline(write_file0,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6313): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6321):         writeline(write_file1,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6321): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6349):       writeline(write_file0,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6349): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6353):       writeline(write_file1,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6353): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6360):       writeline(write_file0,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6360): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6366):       writeline(write_file1,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6366): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6370):   file_close(read_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6370): (vcom-1283) Cannot reference file "read_file" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6373):     file_close(write_file0);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6373): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6374):     file_close(write_file1);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6374): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6552):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(6552): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_single_rate".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(7424):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(7424): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_decimation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(8430):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(8430): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_halfband".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(9326):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(9326): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_interpolated".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(10174):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(10174): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_hilbert".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(11039):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(11039): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_interpolation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(11894):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(11894): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_halfband_decimation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(12904):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(12904): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_halfband_interpolation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(13911):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(13911): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_sympair_interpolation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(14984):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(14984): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_pq_interpolation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(15844):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(15844): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_pq_decimation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(16770):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(16770): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_pq_decimation_alt".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(17701):         if (get_number_of_inputs(elab_dir&mif_file)<reqs.num_taps*reqs.num_filts) then
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(17701): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "define_extended_mult".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(17710):           report "NOTE   : FIR Compiler v5.1: "&int_to_str(get_number_of_inputs(elab_dir&mif_file) ) severity note;
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(17710): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "define_extended_mult".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(17724):                                                   gen_mif_files);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(17724): (vcom-1284) Cannot call side-effect function "split_wide_mif" from pure function "define_extended_mult".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(17734):                                                   gen_mif_files);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(17734): (vcom-1284) Cannot call side-effect function "split_wide_mif" from pure function "define_extended_mult".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(18462):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(18462): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_transpose".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(19128):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_sim_pkg.vhd(19128): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_channelizer".
-- Compiling package fir_compiler_v5_1_sim_comps
-- Loading package fir_compiler_v5_1_sim_pkg
-- Loading package fir_compiler_v5_1_sim_comps
-- Compiling entity fir_compiler_v5_1
-- Compiling architecture behavioral of fir_compiler_v5_1
-- Compiling package fir_compiler_v5_1_comp
-- Loading package fir_compiler_v5_1_comp
-- Compiling entity fir_compiler_v5_1_xst
-- Compiling architecture behavioral of fir_compiler_v5_1_xst
-- Compiling package fir_compiler_v5_1_xst_comp
-- Compiling entity fir_compiler_v5_1_mac_fir
-- Compiling architecture behavioral of fir_compiler_v5_1_mac_fir
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_mac_fir.vhd(2186):   file_open(mif_status,filepointer,filename,read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_mac_fir.vhd(2186): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_miffile_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_mac_fir.vhd(2199):       readline(filepointer, dataline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_mac_fir.vhd(2199): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_miffile_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_mac_fir.vhd(2215):         readline(filepointer, dataline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_mac_fir.vhd(2215): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_miffile_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_mac_fir.vhd(2240):   file_close(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_1_mac_fir.vhd(2240): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_miffile_data".
-- Compiling package bip_bram18k_v2_1_sim_pkg
-- Loading package bip_bram18k_v2_1_sim_pkg
-- Compiling entity xbip_bram18k_v2_1
-- Compiling architecture behavioral of xbip_bram18k_v2_1
-- Compiling package xbip_bram18k_v2_1_comp
-- Loading package xbip_bram18k_v2_1_comp
-- Compiling entity xbip_bram18k_v2_1_xst
-- Compiling architecture behavioral of xbip_bram18k_v2_1_xst
-- Compiling package xbip_bram18k_v2_1_xst_comp
-- Loading package xbip_bram18k_v2_1_xst_comp
-- Compiling entity dds_compiler_v4_0_eff_lut
-- Compiling architecture rtl of dds_compiler_v4_0_eff_lut
-- Compiling package xcc_utils_v2_0
-- Compiling package body xcc_utils_v2_0
-- Loading package xcc_utils_v2_0
-- Compiling package pkg_dds_compiler_v4_0
-- Compiling package body pkg_dds_compiler_v4_0
-- Loading package pkg_dds_compiler_v4_0
-- Loading package pkg_dds_compiler_v4_0
-- Compiling package dds_compiler_v4_0_sim_comps
-- Loading package xcc_utils_v2_0
-- Loading package dds_compiler_v4_0_sim_comps
-- Compiling entity dds_compiler_v4_0
-- Compiling architecture behavioral of dds_compiler_v4_0
-- Compiling package dds_compiler_v4_0_comp
-- Loading package dds_compiler_v4_0_comp
-- Compiling entity dds_compiler_v4_0_xst
-- Compiling architecture behavioral of dds_compiler_v4_0_xst
-- Compiling package dds_compiler_v4_0_xst_comp
-- Compiling entity dds_compiler_v4_0_eff
-- Compiling architecture synth of dds_compiler_v4_0_eff
-- Compiling package bip_dsp48_multadd_pkg_v2_0
-- Compiling package body bip_dsp48_multadd_pkg_v2_0
-- Loading package bip_dsp48_multadd_pkg_v2_0
-- Loading package bip_dsp48_multadd_pkg_v2_0
-- Compiling entity xbip_dsp48_multadd_v2_0
-- Compiling architecture behavioral of xbip_dsp48_multadd_v2_0
-- Compiling package xbip_dsp48_multadd_v2_0_comp
-- Compiling package mult_gen_pkg_v11_0
-- Compiling package body mult_gen_pkg_v11_0
-- Loading package mult_gen_pkg_v11_0
-- Loading package mult_gen_pkg_v11_0
-- Compiling entity mult_gen_v11_0
-- Compiling architecture behavioral of mult_gen_v11_0
-- Compiling package mult_gen_v11_0_comp
-- Loading package mult_gen_v11_0_comp
-- Compiling entity mult_gen_v11_0_xst
-- Compiling architecture behavioral of mult_gen_v11_0_xst
-- Compiling package mult_gen_v11_0_xst_comp
-- Loading package xbip_dsp48_multadd_v2_0_comp
-- Loading package mult_gen_v11_0_xst_comp
-- Compiling entity dds_compiler_v4_0_multadd_wrapper
-- Compiling architecture synth of dds_compiler_v4_0_multadd_wrapper
-- Compiling package cordic_v5_0_pack
-- Compiling package body cordic_v5_0_pack
-- Loading package cordic_v5_0_pack
-- Loading package cordic_v5_0_pack
-- Compiling package cordic_v5_0_comps
-- Loading package cordic_v5_0_comps
-- Compiling entity cordic_v5_0
-- Compiling architecture behavioral of cordic_v5_0
-- Compiling package cordic_v5_0_comp
-- Loading package cordic_v5_0_comp
-- Compiling entity cordic_v5_0_xst
-- Compiling architecture behv of cordic_v5_0_xst
-- Compiling package cordic_v5_0_xst_comp
-- Compiling entity cordic_v5_0_behv
-- Compiling architecture behavioral of cordic_v5_0_behv
-- Compiling package fir_compiler_v5_0_sim_pkg
-- Compiling package body fir_compiler_v5_0_sim_pkg
-- Loading package fir_compiler_v5_0_sim_pkg
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(3881):     file_open(mif_status,filepointer,mif_file,read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(3881): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(3883):     while (not(endfile(filepointer)) and (lines < depth)) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(3883): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(3884):       readline(filepointer, dataline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(3884): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(3885):       exit when endfile(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(3885): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(3895):     file_close(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(3895): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4514):   file_open(mif_status,filepointer,filename,read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4514): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4516):   while (not(endfile(filepointer)) and (lines < number_of_values+offset)) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4516): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4517):     readline(filepointer, dataline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4517): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4529):   file_close(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4529): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4551):   file_open(mif_status,filepointer,filename,read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4551): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4553):   while (not(endfile(filepointer)) and (lines < number_of_values+offset)) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4553): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4554):     readline(filepointer, dataline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4554): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4563):   file_close(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4563): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4583):   file_open(mif_status,filepointer,filename,write_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4583): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data_hex".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4588):     writeline(filepointer,write_line);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4588): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data_hex".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4591):   file_close(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4591): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data_hex".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4613):     file_open(mif_status,filepointer,filename,append_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4613): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4615):     file_open(mif_status,filepointer,filename,write_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4615): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4625):     writeline(filepointer,write_line);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4625): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4631):   file_close(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4631): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4647):         file_open(mif_status,inpfile,filename,read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4647): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4649):         while (not(endfile(inpfile))) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4649): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4650):                 readline(inpfile, oneline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4650): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4654):         file_close(inpfile);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(4654): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(5293):                 <param.num_taps*param.num_filts) then
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(5293): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "gen_mif_files".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(5303):       report "NOTE : FIR Compiler v5.0 : NUM INPUTS    : "&int_to_str(get_number_of_inputs(elab_dir&mif_file) ) severity note;
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(5303): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "gen_mif_files".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(5336):                                        0);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(5336): (vcom-1284) Cannot call side-effect function "read_coef_data" from pure function "gen_mif_files".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6059):                                         mac_coefficients(mac));
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6059): (vcom-1284) Cannot call side-effect function "write_coef_data" from pure function "gen_mif_files".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6083):                                         true);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6083): (vcom-1284) Cannot call side-effect function "write_coef_data" from pure function "gen_mif_files".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6118):                                       half_band_centre_value);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6118): (vcom-1284) Cannot call side-effect function "write_coef_data" from pure function "gen_mif_files".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6234):   file_open(mif_status,read_file,file_name,read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6234): (vcom-1283) Cannot reference file "read_file" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6236):     file_open(mif_status,write_file0,file_name&"_0",write_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6236): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6237):     file_open(mif_status,write_file1,file_name&"_1",write_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6237): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6241):     readline(read_file, dataline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6241): (vcom-1283) Cannot reference file "read_file" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6296):         writeline(write_file0,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6296): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6304):         writeline(write_file1,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6304): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6313):         writeline(write_file0,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6313): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6321):         writeline(write_file1,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6321): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6349):       writeline(write_file0,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6349): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6353):       writeline(write_file1,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6353): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6360):       writeline(write_file0,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6360): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6366):       writeline(write_file1,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6366): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6370):   file_close(read_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6370): (vcom-1283) Cannot reference file "read_file" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6373):     file_close(write_file0);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6373): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6374):     file_close(write_file1);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6374): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6552):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(6552): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_single_rate".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(7424):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(7424): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_decimation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(8430):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(8430): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_halfband".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(9326):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(9326): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_interpolated".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(10174):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(10174): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_hilbert".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(11039):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(11039): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_interpolation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(11894):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(11894): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_halfband_decimation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(12904):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(12904): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_halfband_interpolation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(13911):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(13911): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_sympair_interpolation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(14984):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(14984): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_pq_interpolation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(15844):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(15844): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_pq_decimation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(16770):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(16770): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_pq_decimation_alt".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(17701):         if (get_number_of_inputs(elab_dir&mif_file)<reqs.num_taps*reqs.num_filts) then
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(17701): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "define_extended_mult".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(17710):           report "NOTE   : FIR Compiler v5.0: "&int_to_str(get_number_of_inputs(elab_dir&mif_file) ) severity note;
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(17710): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "define_extended_mult".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(17724):                                                   gen_mif_files);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(17724): (vcom-1284) Cannot call side-effect function "split_wide_mif" from pure function "define_extended_mult".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(17734):                                                   gen_mif_files);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(17734): (vcom-1284) Cannot call side-effect function "split_wide_mif" from pure function "define_extended_mult".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(18462):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(18462): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_transpose".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(19128):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_sim_pkg.vhd(19128): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_channelizer".
-- Compiling package fir_compiler_v5_0_sim_comps
-- Loading package fir_compiler_v5_0_sim_pkg
-- Loading package fir_compiler_v5_0_sim_comps
-- Compiling entity fir_compiler_v5_0
-- Compiling architecture behavioral of fir_compiler_v5_0
-- Compiling package fir_compiler_v5_0_comp
-- Loading package fir_compiler_v5_0_comp
-- Compiling entity fir_compiler_v5_0_xst
-- Compiling architecture behavioral of fir_compiler_v5_0_xst
-- Compiling package fir_compiler_v5_0_xst_comp
-- Compiling entity fir_compiler_v5_0_mac_fir
-- Compiling architecture behavioral of fir_compiler_v5_0_mac_fir
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_mac_fir.vhd(2186):   file_open(mif_status,filepointer,filename,read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_mac_fir.vhd(2186): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_miffile_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_mac_fir.vhd(2199):       readline(filepointer, dataline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_mac_fir.vhd(2199): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_miffile_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_mac_fir.vhd(2215):         readline(filepointer, dataline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_mac_fir.vhd(2215): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_miffile_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_mac_fir.vhd(2240):   file_close(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_mac_fir.vhd(2240): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_miffile_data".
-- Compiling entity fir_compiler_v5_0_da_fir
-- Compiling architecture behavioral of fir_compiler_v5_0_da_fir
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_da_fir.vhd(249):     WHILE (NOT(endfile(coeffile)) AND (lines <= number_of_values)) LOOP
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_da_fir.vhd(249): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_da_fir.vhd(253):       readline(coeffile, binline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_da_fir.vhd(253): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_da_fir.vhd(290):     filter_coefficients := read_coefficients(filename, orig_number_of_taps, nrz_coef );
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\fir_compiler_v5_0_da_fir.vhd(290): (vcom-1284) Cannot call side-effect function "read_coefficients" from pure function "assign_filter_coefficients".
-- Compiling package convolution_pack_v8_0
-- Compiling package body convolution_pack_v8_0
-- Loading package convolution_pack_v8_0
-- Loading package convolution_pack_v8_0
-- Compiling entity CONVOLUTION_V8_0_LEGACY
-- Compiling architecture BEHAVIORAL of CONVOLUTION_V8_0_LEGACY
-- Compiling package convolution_v8_0_xst_comp
-- Compiling entity CONVOLUTION_V8_0
-- Compiling architecture BEHAVIORAL of CONVOLUTION_V8_0
-- Compiling package convolution_v8_0_comp
-- Compiling entity searcher_3gpp_v1_0
-- Compiling architecture behavioral of searcher_3gpp_v1_0
-- Compiling package searcher_3gpp_v1_0_comp
-- Loading package searcher_3gpp_v1_0_comp
-- Compiling entity searcher_3gpp_v1_0_xst
-- Compiling architecture behavioral of searcher_3gpp_v1_0_xst
-- Compiling package searcher_3gpp_v1_0_xst_comp
-- Compiling package bip_dsp48_multacc_pkg_v2_0
-- Compiling package body bip_dsp48_multacc_pkg_v2_0
-- Loading package bip_dsp48_multacc_pkg_v2_0
-- Loading package bip_dsp48_multacc_pkg_v2_0
-- Compiling entity xbip_dsp48_multacc_v2_0
-- Compiling architecture behavioral of xbip_dsp48_multacc_v2_0
-- Compiling package xbip_dsp48_multacc_v2_0_comp
-- Loading package xbip_dsp48_multacc_v2_0_comp
-- Compiling entity bip_dsp48_multacc_v2_0_xst
-- Compiling architecture behavioral of bip_dsp48_multacc_v2_0_xst
-- Compiling package xbip_dsp48_multacc_v2_0_xst_comp
-- Compiling package mac_v4_0_comp
-- Compiling package dafir_pack_v7_0
-- Loading package dafir_pack_v7_0
-- Compiling entity C_DA_FIR_V7_0
-- Compiling architecture behavioral of C_DA_FIR_V7_0
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\c_da_fir_v7_0.vhd(186):     WHILE (NOT(endfile(coeffile)) AND (lines <= number_of_values)) LOOP
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\c_da_fir_v7_0.vhd(186): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\c_da_fir_v7_0.vhd(187):       readline(coeffile, hexline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\c_da_fir_v7_0.vhd(187): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\c_da_fir_v7_0.vhd(224):     filter_coefficients := read_coefficients(filename, orig_number_of_taps, nrz_coef );
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\c_da_fir_v7_0.vhd(224): (vcom-1284) Cannot call side-effect function "read_coefficients" from pure function "assign_filter_coefficients".
-- Compiling package c_da_fir_v7_0_comp
-- Compiling package cic_compiler_v3_0_fir_pkg
-- Compiling package body cic_compiler_v3_0_fir_pkg
-- Loading package cic_compiler_v3_0_fir_pkg
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(3881):     file_open(mif_status,filepointer,mif_file,read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(3881): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(3883):     while (not(endfile(filepointer)) and (lines < depth)) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(3883): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(3884):       readline(filepointer, dataline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(3884): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(3885):       exit when endfile(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(3885): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(3895):     file_close(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(3895): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4514):   file_open(mif_status,filepointer,filename,read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4514): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4516):   while (not(endfile(filepointer)) and (lines < number_of_values+offset)) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4516): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4517):     readline(filepointer, dataline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4517): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4529):   file_close(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4529): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4551):   file_open(mif_status,filepointer,filename,read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4551): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4553):   while (not(endfile(filepointer)) and (lines < number_of_values+offset)) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4553): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4554):     readline(filepointer, dataline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4554): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4563):   file_close(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4563): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4583):   file_open(mif_status,filepointer,filename,write_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4583): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data_hex".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4588):     writeline(filepointer,write_line);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4588): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data_hex".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4591):   file_close(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4591): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data_hex".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4613):     file_open(mif_status,filepointer,filename,append_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4613): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4615):     file_open(mif_status,filepointer,filename,write_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4615): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4625):     writeline(filepointer,write_line);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4625): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4631):   file_close(filepointer);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4631): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4647):         file_open(mif_status,inpfile,filename,read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4647): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4649):         while (not(endfile(inpfile))) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4649): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4650):                 readline(inpfile, oneline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4650): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4654):         file_close(inpfile);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(4654): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(5293):                 <param.num_taps*param.num_filts) then
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(5293): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "gen_mif_files".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(5303):       report "NOTE : FIR Compiler v5.0 : NUM INPUTS    : "&int_to_str(get_number_of_inputs(elab_dir&mif_file) ) severity note;
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(5303): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "gen_mif_files".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(5336):                                        0);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(5336): (vcom-1284) Cannot call side-effect function "read_coef_data" from pure function "gen_mif_files".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6059):                                         mac_coefficients(mac));
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6059): (vcom-1284) Cannot call side-effect function "write_coef_data" from pure function "gen_mif_files".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6083):                                         true);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6083): (vcom-1284) Cannot call side-effect function "write_coef_data" from pure function "gen_mif_files".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6118):                                       half_band_centre_value);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6118): (vcom-1284) Cannot call side-effect function "write_coef_data" from pure function "gen_mif_files".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6234):   file_open(mif_status,read_file,file_name,read_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6234): (vcom-1283) Cannot reference file "read_file" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6236):     file_open(mif_status,write_file0,file_name&"_0",write_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6236): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6237):     file_open(mif_status,write_file1,file_name&"_1",write_mode);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6237): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6241):     readline(read_file, dataline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6241): (vcom-1283) Cannot reference file "read_file" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6296):         writeline(write_file0,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6296): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6304):         writeline(write_file1,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6304): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6313):         writeline(write_file0,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6313): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6321):         writeline(write_file1,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6321): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6349):       writeline(write_file0,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6349): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6353):       writeline(write_file1,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6353): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6360):       writeline(write_file0,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6360): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6366):       writeline(write_file1,outline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6366): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6370):   file_close(read_file);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6370): (vcom-1283) Cannot reference file "read_file" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6373):     file_close(write_file0);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6373): (vcom-1283) Cannot reference file "write_file0" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6374):     file_close(write_file1);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6374): (vcom-1283) Cannot reference file "write_file1" inside pure function "split_wide_mif".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6552):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(6552): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_single_rate".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(7424):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(7424): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_decimation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(8430):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(8430): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_halfband".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(9326):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(9326): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_interpolated".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(10174):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(10174): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_hilbert".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(11039):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(11039): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_interpolation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(11894):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(11894): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_halfband_decimation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(12904):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(12904): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_halfband_interpolation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(13911):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(13911): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_sympair_interpolation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(14984):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(14984): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_pq_interpolation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(15844):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(15844): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_pq_decimation".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(16770):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(16770): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_pq_decimation_alt".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(17701):         if (get_number_of_inputs(elab_dir&mif_file)<reqs.num_taps*reqs.num_filts) then
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(17701): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "define_extended_mult".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(17710):           report "NOTE   : FIR Compiler v5.0: "&int_to_str(get_number_of_inputs(elab_dir&mif_file) ) severity note;
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(17710): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "define_extended_mult".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(17724):                                                   gen_mif_files);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(17724): (vcom-1284) Cannot call side-effect function "split_wide_mif" from pure function "define_extended_mult".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(17734):                                                   gen_mif_files);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(17734): (vcom-1284) Cannot call side-effect function "split_wide_mif" from pure function "define_extended_mult".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(18462):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(18462): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_transpose".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(19128):                                 gen_reorder_seq);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\cic_compiler_v3_0_fir_pkg.vhd(19128): (vcom-1284) Cannot call side-effect function "gen_mif_files" from pure function "define_channelizer".
-- Loading package cic_compiler_v3_0_fir_pkg
-- Compiling package cic_compiler_v3_0_old_pkg
-- Compiling package body cic_compiler_v3_0_old_pkg
-- Loading package cic_compiler_v3_0_old_pkg
-- Loading package cic_compiler_v3_0_old_pkg
-- Compiling package cic_compiler_v3_0_old_sim_comps
-- Loading package cic_compiler_v3_0_old_sim_comps
-- Compiling entity cic_compiler_v3_0_old
-- Compiling architecture behavioral of cic_compiler_v3_0_old
-- Compiling package cic_compiler_v3_0_old_comp
-- Compiling package body cic_compiler_v3_0_old_comp
-- Loading package cic_compiler_v3_0_old_comp
-- Loading package cic_compiler_v3_0_old_comp
-- Compiling entity cic_compiler_v3_0_old_xst
-- Compiling architecture behavioral of cic_compiler_v3_0_old_xst
-- Compiling package cic_compiler_v3_0_old_xst_comp
-- Compiling package cic_compiler_v3_0_pkg
-- Compiling package body cic_compiler_v3_0_pkg
-- Loading package cic_compiler_v3_0_pkg
-- Loading package cic_compiler_v3_0_pkg
-- Compiling entity cic_compiler_v3_0_decimate_bhv
-- Compiling architecture behavioral of cic_compiler_v3_0_decimate_bhv
-- Compiling entity cic_compiler_v3_0_old_interpolate_bhv
-- Compiling architecture behavioral of cic_compiler_v3_0_old_interpolate_bhv
-- Compiling entity cic_compiler_v3_0_old_decimate_bhv
-- Compiling architecture behavioral of cic_compiler_v3_0_old_decimate_bhv
-- Compiling package cic_compiler_v3_0_sim_comps
-- Loading package cic_compiler_v3_0_sim_comps
-- Compiling entity cic_compiler_v3_0
-- Compiling architecture behavioral of cic_compiler_v3_0
-- Compiling package cic_compiler_v3_0_comp
-- Compiling package body cic_compiler_v3_0_comp
-- Loading package cic_compiler_v3_0_comp
-- Loading package cic_compiler_v3_0_comp
-- Compiling entity cic_compiler_v3_0_xst
-- Compiling architecture behavioral of cic_compiler_v3_0_xst
-- Compiling package cic_compiler_v3_0_xst_comp
-- Compiling entity cic_compiler_v3_0_interpolate_bhv
-- Compiling architecture behavioral of cic_compiler_v3_0_interpolate_bhv
-- Compiling package rs_encoder_v8_0_consts
-- Compiling package body rs_encoder_v8_0_consts
-- Loading package rs_encoder_v8_0_consts
-- Loading package rs_encoder_v8_0_consts
-- Compiling entity RS_ENCODER_V8_0_LEGACY
-- Compiling architecture BEHAVIORAL of RS_ENCODER_V8_0_LEGACY
-- Compiling package rs_encoder_v8_0_pkg
-- Compiling package body rs_encoder_v8_0_pkg
-- Loading package rs_encoder_v8_0_pkg
-- Loading package rs_encoder_v8_0_pkg
-- Compiling entity rs_encoder_v8_0
-- Compiling architecture behavioral of rs_encoder_v8_0
-- Compiling package rs_encoder_v8_0_comp
-- Loading package rs_encoder_v8_0_comp
-- Compiling entity rs_encoder_v8_0_xst
-- Compiling architecture behavioral of rs_encoder_v8_0_xst
-- Compiling package rs_encoder_v8_0_xst_comp
-- Compiling package bip_bram18k_pkg_v2_2
-- Compiling package body bip_bram18k_pkg_v2_2
-- Loading package bip_bram18k_pkg_v2_2
-- Loading package bip_bram18k_pkg_v2_2
-- Compiling package bip_bram18k_v2_2_sim_pkg
-- Loading package bip_bram18k_v2_2_sim_pkg
-- Compiling entity xbip_bram18k_v2_2
-- Compiling architecture behavioral of xbip_bram18k_v2_2
-- Compiling package xbip_bram18k_v2_2_comp
-- Loading package xbip_bram18k_v2_2_comp
-- Compiling entity xbip_bram18k_v2_2_xst
-- Compiling architecture behavioral of xbip_bram18k_v2_2_xst
-- Compiling package xbip_bram18k_v2_2_xst_comp
-- Compiling entity bip_bram18k_v2_2_rtl
-- Compiling architecture rtl of bip_bram18k_v2_2_rtl
-- Compiling package tcc_decoder_3gppmm_v1_0_comp
-- Compiling package body tcc_decoder_3gppmm_v1_0_comp
-- Loading package tcc_decoder_3gppmm_v1_0_comp
-- Compiling package tcc_decoder_3gppmm_v1_0_xst_comp
-- Compiling package body tcc_decoder_3gppmm_v1_0_xst_comp
-- Loading package tcc_decoder_3gppmm_v1_0_xst_comp
-- Compiling entity bip_bram18k_v2_1_rtl
-- Compiling architecture rtl of bip_bram18k_v2_1_rtl
-- Compiling entity duc_ddc_compiler_v1_1
-- Compiling architecture behavioral of duc_ddc_compiler_v1_1
-- Compiling package duc_ddc_compiler_v1_1_comp
-- Loading package duc_ddc_compiler_v1_1_comp
-- Compiling entity duc_ddc_compiler_v1_1_xst
-- Compiling architecture behavioral of duc_ddc_compiler_v1_1_xst
-- Compiling package duc_ddc_compiler_v1_1_xst_comp
-- Compiling package bip_bram18k_v2_0_pkg
-- Compiling package body bip_bram18k_v2_0_pkg
-- Loading package bip_bram18k_v2_0_pkg
-- Loading package bip_bram18k_v2_0_pkg
-- Compiling entity xbip_bram18k_v2_0
-- Compiling architecture behavioral of xbip_bram18k_v2_0
-- Compiling package xbip_bram18k_v2_0_comp
-- Loading package xbip_bram18k_v2_0_comp
-- Compiling entity xbip_bram18k_v2_0_xst
-- Compiling architecture behavioral of xbip_bram18k_v2_0_xst
-- Compiling package xbip_bram18k_v2_0_xst_comp
-- Compiling entity duc_ddc_compiler_v1_0
-- Compiling architecture behavioral of duc_ddc_compiler_v1_0
-- Compiling package duc_ddc_compiler_v1_0_comp
-- Loading package duc_ddc_compiler_v1_0_comp
-- Compiling entity duc_ddc_compiler_v1_0_xst
-- Compiling architecture behavioral of duc_ddc_compiler_v1_0_xst
-- Compiling package duc_ddc_compiler_v1_0_xst_comp
-- Compiling entity addr_gen_3gpp2_v2_0
-- Compiling architecture behavioral of addr_gen_3gpp2_v2_0
-- Compiling package addr_gen_3gpp2_v2_0_comp
-- Loading package addr_gen_3gpp2_v2_0_comp
-- Compiling entity addr_gen_3gpp2_v2_0_xst
-- Compiling architecture behavioral of addr_gen_3gpp2_v2_0_xst
-- Compiling package addr_gen_3gpp2_v2_0_xst_comp
-- Compiling package sid_v7_0_comp_pkg
-- Compiling package body sid_v7_0_comp_pkg
-- Loading package sid_v7_0_comp_pkg
-- Compiling package sid_const_pkg_behav_v7_0
-- Compiling package sid_mif_pkg_behav_v7_0
-- Compiling package body sid_mif_pkg_behav_v7_0
-- Loading package sid_mif_pkg_behav_v7_0
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\sid_v7_0.vhd(217):     while (not(ENDFILE(meminitfile)) and (num_lines < total_lines)) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\sid_v7_0.vhd(217): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_meminit_file".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\sid_v7_0.vhd(218):       READLINE(meminitfile, bitline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\sid_v7_0.vhd(218): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_meminit_file".
-- Loading package sid_const_pkg_behav_v7_0
-- Loading package sid_mif_pkg_behav_v7_0
-- Compiling package sid_pkg_behav_v7_0
-- Compiling package body sid_pkg_behav_v7_0
-- Loading package sid_pkg_behav_v7_0
-- Loading package sid_pkg_behav_v7_0
-- Compiling entity sid_bhv_forney_v7_0
-- Compiling architecture behavioral of sid_bhv_forney_v7_0
-- Compiling entity sid_bhv_rectangular_block_v7_0
-- Compiling architecture behavioral of sid_bhv_rectangular_block_v7_0
-- Compiling entity sid_v7_0
-- Compiling architecture behavioral of sid_v7_0
-- Loading package sid_v7_0_comp_pkg
-- Compiling package sid_v7_0_comp
-- Loading package sid_v7_0_comp
-- Compiling entity sid_v7_0_xst
-- Compiling architecture behavioral of sid_v7_0_xst
-- Compiling package sid_v7_0_xst_comp
-- Compiling entity xbip_addsub_v2_0_xst
-- Compiling architecture behavioral of xbip_addsub_v2_0_xst
-- Compiling package xbip_addsub_v2_0_xst_comp
-- Compiling package cmpy_pkg_v3_1
-- Compiling package body cmpy_pkg_v3_1
-- Loading package cmpy_pkg_v3_1
-- Loading package cmpy_pkg_v3_1
-- Compiling entity cmpy_v3_1
-- Compiling architecture behavioral of cmpy_v3_1
-- Compiling package cmpy_v3_1_comp
-- Loading package cmpy_v3_1_comp
-- Compiling entity cmpy_v3_1_xst
-- Compiling architecture behavioral of cmpy_v3_1_xst
-- Compiling package cmpy_v3_1_xst_comp
-- Compiling package cmpy_pkg_v3_0
-- Compiling package body cmpy_pkg_v3_0
-- Loading package cmpy_pkg_v3_0
-- Loading package cmpy_pkg_v3_0
-- Compiling entity cmpy_v3_0
-- Compiling architecture behavioral of cmpy_v3_0
-- Compiling package cmpy_v3_0_comp
-- Loading package cmpy_v3_0_comp
-- Compiling entity cmpy_v3_0_xst
-- Compiling architecture behavioral of cmpy_v3_0_xst
-- Compiling package cmpy_v3_0_xst_comp
-- Compiling package cordic_v4_0_pack
-- Compiling package body cordic_v4_0_pack
-- Loading package cordic_v4_0_pack
-- Loading package cordic_v4_0_pack
-- Compiling entity cordic_v4_0
-- Compiling architecture behavioral of cordic_v4_0
-- Compiling package cordic_v4_0_comp
-- Loading package cordic_v4_0_comp
-- Compiling entity cordic_v4_0_xst
-- Compiling architecture behavioral of cordic_v4_0_xst
-- Compiling package cordic_v4_0_xst_comp
-- Compiling entity lte_3gpp_mimo_decoder_v2_1
-- Compiling architecture behavioral of lte_3gpp_mimo_decoder_v2_1
-- Compiling package lte_3gpp_mimo_decoder_v2_1_comp
-- Loading package lte_3gpp_mimo_decoder_v2_1_comp
-- Compiling entity lte_3gpp_mimo_decoder_v2_1_xst
-- Compiling architecture behavioral of lte_3gpp_mimo_decoder_v2_1_xst
-- Compiling package lte_3gpp_mimo_decoder_v2_1_xst_comp
-- Compiling package CONVOLUTION_PACK_V7_0
-- Compiling package body CONVOLUTION_PACK_V7_0
-- Loading package CONVOLUTION_PACK_V7_0
-- Loading package CONVOLUTION_PACK_V7_0
-- Compiling entity CONVOLUTION_V7_0
-- Compiling architecture BEHAVIORAL of CONVOLUTION_V7_0
-- Compiling package convolution_v7_0_comp
-- Compiling package convolution_v7_0_xst_comp
-- Compiling package tcc_intlv_3gpplte_v3_0_comp
-- Compiling package tcc_intlv_3gpplte_v3_0_xst_comp
-- Compiling entity lte_3gpp_mimo_decoder_v2_0
-- Compiling architecture behavioral of lte_3gpp_mimo_decoder_v2_0
-- Compiling package lte_3gpp_mimo_decoder_v2_0_comp
-- Loading package lte_3gpp_mimo_decoder_v2_0_comp
-- Compiling entity lte_3gpp_mimo_decoder_v2_0_xst
-- Compiling architecture behavioral of lte_3gpp_mimo_decoder_v2_0_xst
-- Compiling package lte_3gpp_mimo_decoder_v2_0_xst_comp
-- Compiling package bip_dsp48_multacc_pkg_v1_0
-- Compiling package body bip_dsp48_multacc_pkg_v1_0
-- Loading package bip_dsp48_multacc_pkg_v1_0
-- Loading package bip_dsp48_multacc_pkg_v1_0
-- Compiling entity xbip_dsp48_multacc_v1_0
-- Compiling architecture behavioral of xbip_dsp48_multacc_v1_0
-- Compiling package xbip_dsp48_multacc_v1_0_comp
-- Loading package xbip_dsp48_multacc_v1_0_comp
-- Compiling entity bip_dsp48_multacc_v1_0_xst
-- Compiling architecture behavioral of bip_dsp48_multacc_v1_0_xst
-- Compiling package xbip_dsp48_multacc_v1_0_xst_comp
-- Compiling package lte_ul_channel_decoder_v2_0_xst_comp
-- Compiling package lte_ul_channel_decoder_v2_0_comp
-- Compiling package rs_encoder_v7_1_consts
-- Compiling package body rs_encoder_v7_1_consts
-- Loading package rs_encoder_v7_1_consts
-- Loading package rs_encoder_v7_1_consts
-- Compiling entity RS_ENCODER_V7_1
-- Compiling architecture BEHAVIORAL of RS_ENCODER_V7_1
-- Compiling package rs_encoder_v7_1_comp
-- Loading package rs_encoder_v7_1_comp
-- Compiling entity rs_encoder_v7_1_xst
-- Compiling architecture behavioral of rs_encoder_v7_1_xst
-- Compiling package rs_encoder_v7_1_xst_comp
-- Compiling package cic_compiler_v2_0_pkg
-- Compiling package body cic_compiler_v2_0_pkg
-- Loading package cic_compiler_v2_0_pkg
-- Loading package cic_compiler_v2_0_pkg
-- Compiling entity cic_compiler_v2_0_interpolate_bhv
-- Compiling architecture behavioral of cic_compiler_v2_0_interpolate_bhv
-- Compiling entity cic_compiler_v2_0_decimate_bhv
-- Compiling architecture behavioral of cic_compiler_v2_0_decimate_bhv
-- Compiling package cic_compiler_v2_0_sim_comps
-- Loading package cic_compiler_v2_0_sim_comps
-- Compiling entity cic_compiler_v2_0
-- Compiling architecture behavioral of cic_compiler_v2_0
-- Compiling package cic_compiler_v2_0_comp
-- Compiling package body cic_compiler_v2_0_comp
-- Loading package cic_compiler_v2_0_comp
-- Loading package cic_compiler_v2_0_comp
-- Compiling entity cic_compiler_v2_0_xst
-- Compiling architecture behavioral of cic_compiler_v2_0_xst
-- Compiling package cic_compiler_v2_0_xst_comp
-- Compiling package rs_encoder_v7_0_consts
-- Compiling package body rs_encoder_v7_0_consts
-- Loading package rs_encoder_v7_0_consts
-- Loading package rs_encoder_v7_0_consts
-- Compiling entity RS_ENCODER_V7_0
-- Compiling architecture BEHAVIORAL of RS_ENCODER_V7_0
-- Compiling package rs_encoder_v7_0_comp
-- Loading package rs_encoder_v7_0_comp
-- Compiling entity rs_encoder_v7_0_xst
-- Compiling architecture behavioral of rs_encoder_v7_0_xst
-- Compiling package rs_encoder_v7_0_xst_comp
-- Compiling package tcc_encoder_3gpplte_v3_0_comp
-- Compiling package tcc_encoder_3gpplte_v3_0_xst_comp
-- Compiling entity xbip_pipe_v1_0_xst
-- Compiling architecture behavioral of xbip_pipe_v1_0_xst
-- Compiling package xbip_pipe_v1_0_xst_comp
-- Compiling entity sdivider_v6_0_xst
-- Compiling architecture behavioral of sdivider_v6_0_xst
-- Compiling package sdivider_v6_0_xst_comp
-- Compiling package tcc_decoder_3gpplte_v2_0_comp
-- Compiling package body tcc_decoder_3gpplte_v2_0_comp
-- Loading package tcc_decoder_3gpplte_v2_0_comp
-- Compiling package tcc_decoder_3gpplte_v2_0_xst_comp
-- Compiling package body tcc_decoder_3gpplte_v2_0_xst_comp
-- Loading package tcc_decoder_3gpplte_v2_0_xst_comp
-- Compiling package xbip_multadd_pkg_v2_0
-- Compiling package body xbip_multadd_pkg_v2_0
-- Loading package xbip_multadd_pkg_v2_0
-- Loading package xbip_multadd_pkg_v2_0
-- Compiling entity xbip_multadd_v2_0
-- Compiling architecture behavioral of xbip_multadd_v2_0
-- Compiling package xbip_multadd_v2_0_comp
-- Loading package xbip_multadd_v2_0_comp
-- Compiling entity xbip_multadd_v2_0_xst
-- Compiling architecture behavioral of xbip_multadd_v2_0_xst
-- Compiling package xbip_multadd_v2_0_xst_comp
-- Compiling package sid_v6_0_comp_pkg
-- Compiling package body sid_v6_0_comp_pkg
-- Loading package sid_v6_0_comp_pkg
-- Compiling package sid_const_pkg_behav_v6_0
-- Compiling package sid_mif_pkg_behav_v6_0
-- Compiling package body sid_mif_pkg_behav_v6_0
-- Loading package sid_mif_pkg_behav_v6_0
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\sid_v6_0.vhd(216):     while (not(ENDFILE(meminitfile)) and (num_lines < total_lines)) loop
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\sid_v6_0.vhd(216): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_meminit_file".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\sid_v6_0.vhd(217):       READLINE(meminitfile, bitline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\sid_v6_0.vhd(217): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_meminit_file".
-- Loading package sid_const_pkg_behav_v6_0
-- Loading package sid_mif_pkg_behav_v6_0
-- Compiling package sid_pkg_behav_v6_0
-- Compiling package body sid_pkg_behav_v6_0
-- Loading package sid_pkg_behav_v6_0
-- Loading package sid_pkg_behav_v6_0
-- Compiling entity sid_bhv_forney_v6_0
-- Compiling architecture behavioral of sid_bhv_forney_v6_0
-- Compiling entity sid_bhv_rectangular_block_v6_0
-- Compiling architecture behavioral of sid_bhv_rectangular_block_v6_0
-- Compiling entity sid_v6_0
-- Compiling architecture behavioral of sid_v6_0
-- Loading package sid_v6_0_comp_pkg
-- Compiling package sid_v6_0_comp
-- Loading package sid_v6_0_comp
-- Compiling entity sid_v6_0_xst
-- Compiling architecture behavioral of sid_v6_0_xst
-- Compiling package sid_v6_0_xst_comp
-- Compiling package dlcr_3gpp_v1_0_comp
-- Compiling package dlcr_3gpp_v1_0_xst_comp
-- Compiling package div_gen_hdl_pkg_v3_0
-- Compiling package body div_gen_hdl_pkg_v3_0
-- Loading package div_gen_hdl_pkg_v3_0
-- Loading package div_gen_hdl_pkg_v3_0
-- Compiling package div_gen_pkg_v3_0
-- Compiling package body div_gen_pkg_v3_0
-- Loading package div_gen_pkg_v3_0
-- Compiling package div_gen_v3_0_comp
-- Compiling package div_gen_v3_0_xst_comp
-- Compiling package iputils_std_logic_signed
-- Compiling package body iputils_std_logic_signed
-- Loading package iputils_std_logic_signed
-- Compiling entity cordic_v3_0
-- Compiling package cordic_pack_beh
-- Compiling package body cordic_pack_beh
-- Loading package cordic_pack_beh
-- Loading package cordic_pack_beh
-- Loading package iputils_std_logic_signed
-- Compiling architecture behavioral of cordic_v3_0
-- Compiling package cordic_v3_0_comp
-- Compiling package CONVOLUTION_PACK_V6_1
-- Compiling package body CONVOLUTION_PACK_V6_1
-- Loading package CONVOLUTION_PACK_V6_1
-- Loading package CONVOLUTION_PACK_V6_1
-- Compiling entity CONVOLUTION_V6_1
-- Compiling architecture BEHAVIORAL of CONVOLUTION_V6_1
-- Compiling package convolution_v6_1_comp
-- Compiling package convolution_v6_1_xst_comp
-- Compiling package mac_fir_v5_1_comp
-- Loading package mac_fir_v5_1_comp
-- Compiling entity mac_fir_v5_1_xst
-- Compiling architecture xilinx of mac_fir_v5_1_xst
-- Compiling package mac_fir_v5_1_xst_comp
-- Compiling entity mult_gen_v11_2
-- Compiling architecture behavioral of mult_gen_v11_2
-- Compiling package mult_gen_v11_2_comp
-- Loading package mult_gen_v11_2_comp
-- Compiling entity mult_gen_v11_2_xst
-- Compiling architecture behavioral of mult_gen_v11_2_xst
-- Compiling package mult_gen_v11_2_xst_comp
-- Compiling package dafir_pack_v9_0
-- Loading package dafir_pack_v9_0
-- Compiling entity C_DA_FIR_V9_0
-- Compiling architecture behavioral of C_DA_FIR_V9_0
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\c_da_fir_v9_0.vhd(188):     WHILE (NOT(endfile(coeffile)) AND (lines <= number_of_values)) LOOP
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\c_da_fir_v9_0.vhd(188): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\c_da_fir_v9_0.vhd(189):       readline(coeffile, hexline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\c_da_fir_v9_0.vhd(189): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\c_da_fir_v9_0.vhd(226):     filter_coefficients := read_coefficients(filename, orig_number_of_taps, nrz_coef );
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\c_da_fir_v9_0.vhd(226): (vcom-1284) Cannot call side-effect function "read_coefficients" from pure function "assign_filter_coefficients".
-- Compiling package c_da_fir_v9_0_comp
-- Loading package c_da_fir_v9_0_comp
-- Compiling entity c_da_fir_v9_0_xst
-- Compiling architecture xilinx of c_da_fir_v9_0_xst
-- Compiling package c_da_fir_v9_0_xst_comp
-- Compiling package mac_fir_v5_0_comp
-- Compiling package tcc_encoder_3gpp_v4_0_comp
-- Compiling package tcc_encoder_3gpp_v4_0_xst_comp
-- Compiling package tcc_intlv_3gpplte_v2_0_comp
-- Compiling package tcc_intlv_3gpplte_v2_0_xst_comp
-- Compiling package lte_dl_channel_encoder_v2_0_xst_comp
-- Compiling package lte_dl_channel_encoder_v2_0_comp
-- Compiling entity lte_3gpp_mimo_decoder_v1_0
-- Compiling architecture behavioral of lte_3gpp_mimo_decoder_v1_0
-- Compiling package lte_3gpp_mimo_decoder_v1_0_comp
-- Loading package lte_3gpp_mimo_decoder_v1_0_comp
-- Compiling entity lte_3gpp_mimo_decoder_v1_0_xst
-- Compiling architecture behavioral of lte_3gpp_mimo_decoder_v1_0_xst
-- Compiling package lte_3gpp_mimo_decoder_v1_0_xst_comp
-- Compiling package cic_compiler_v1_3_pkg
-- Compiling package body cic_compiler_v1_3_pkg
-- Loading package cic_compiler_v1_3_pkg
-- Loading package cic_compiler_v1_3_pkg
-- Compiling package cic_compiler_v1_3_sim_comps
-- Loading package cic_compiler_v1_3_sim_comps
-- Compiling entity cic_compiler_v1_3
-- Compiling architecture behavioral of cic_compiler_v1_3
-- Compiling package cic_compiler_v1_3_comp
-- Compiling package body cic_compiler_v1_3_comp
-- Loading package cic_compiler_v1_3_comp
-- Loading package cic_compiler_v1_3_comp
-- Compiling entity cic_compiler_v1_3_xst
-- Compiling architecture behavioral of cic_compiler_v1_3_xst
-- Compiling package cic_compiler_v1_3_xst_comp
-- Compiling entity cic_compiler_v1_3_interpolate_bhv
-- Compiling architecture behavioral of cic_compiler_v1_3_interpolate_bhv
-- Compiling entity cic_compiler_v1_3_decimate_bhv
-- Compiling architecture behavioral of cic_compiler_v1_3_decimate_bhv
-- Compiling package viterbi_v6_2_xst_comp
-- Compiling package viterbi_v6_2_comp
-- Compiling package cic_compiler_v1_2_pkg
-- Compiling package body cic_compiler_v1_2_pkg
-- Loading package cic_compiler_v1_2_pkg
-- Loading package cic_compiler_v1_2_pkg
-- Compiling package cic_compiler_v1_2_sim_comps
-- Loading package cic_compiler_v1_2_sim_comps
-- Compiling entity cic_compiler_v1_2
-- Compiling architecture behavioral of cic_compiler_v1_2
-- Compiling package cic_compiler_v1_2_comp
-- Compiling package body cic_compiler_v1_2_comp
-- Loading package cic_compiler_v1_2_comp
-- Loading package cic_compiler_v1_2_comp
-- Compiling entity cic_compiler_v1_2_xst
-- Compiling architecture behavioral of cic_compiler_v1_2_xst
-- Compiling package cic_compiler_v1_2_xst_comp
-- Compiling entity cic_compiler_v1_2_interpolate_bhv
-- Compiling architecture behavioral of cic_compiler_v1_2_interpolate_bhv
-- Compiling entity cic_compiler_v1_2_decimate_bhv
-- Compiling architecture behavioral of cic_compiler_v1_2_decimate_bhv
-- Compiling package lte_ul_channel_decoder_v1_0_comp
-- Compiling package lte_ul_channel_decoder_v1_0_xst_comp
-- Compiling package addr_gen_802_16e_v3_0_comp
-- Compiling package addr_gen_802_16e_v3_0_xst_comp
-- Compiling package dft_v3_1_comp
-- Compiling package dft_v3_1_xst_comp
-- Compiling package dft_v3_0_xst_comp
-- Compiling package dft_v3_0_comp
-- Compiling package tcc_encoder_3gpplte_v2_0_xst_comp
-- Compiling package tcc_encoder_3gpplte_v2_0_comp
-- Compiling entity xbip_dsp48_addsub_v2_0_xst
-- Compiling architecture behavioral of xbip_dsp48_addsub_v2_0_xst
-- Compiling package xbip_dsp48_addsub_v2_0_xst_comp
-- Compiling entity xbip_dsp48_multadd_v2_0_xst
-- Compiling architecture behavioral of xbip_dsp48_multadd_v2_0_xst
-- Compiling package xbip_dsp48_multadd_v2_0_xst_comp
-- Compiling entity xfft_v8_0
-- Compiling architecture behavioral of xfft_v8_0
-- Compiling package xfft_v8_0_comp
-- Loading package xfft_v8_0_comp
-- Compiling entity xfft_v8_0_xst
-- Compiling architecture behavioral of xfft_v8_0_xst
-- Compiling package xfft_v8_0_xst_comp
-- Compiling package xbip_multaccum_pkg_v2_0
-- Compiling package body xbip_multaccum_pkg_v2_0
-- Loading package xbip_multaccum_pkg_v2_0
-- Loading package xbip_multaccum_pkg_v2_0
-- Compiling entity xbip_multaccum_v2_0
-- Compiling architecture behavioral of xbip_multaccum_v2_0
-- Compiling package xbip_multaccum_v2_0_comp
-- Loading package xbip_multaccum_v2_0_comp
-- Compiling entity xbip_multaccum_v2_0_xst
-- Compiling architecture behavioral of xbip_multaccum_v2_0_xst
-- Compiling package xbip_multaccum_v2_0_xst_comp
-- Compiling package cmpy_v5_0_pkg
-- Compiling package body cmpy_v5_0_pkg
-- Loading package cmpy_v5_0_pkg
-- Loading package cmpy_v5_0_pkg
-- Compiling entity cmpy_v5_0_behv
-- Compiling architecture behavioral of cmpy_v5_0_behv
-- Compiling package cmpy_v5_0_behv_comp
-- Compiling entity cmpy_v5_0
-- Compiling architecture behavioral of cmpy_v5_0
-- Compiling package cmpy_v5_0_comp
-- Loading package cmpy_v5_0_comp
-- Compiling entity cmpy_v5_0_xst
-- Compiling architecture behavioral of cmpy_v5_0_xst
-- Compiling package cmpy_v5_0_xst_comp
-- Compiling package sid_v5_1_comp_pkg
-- Compiling package body sid_v5_1_comp_pkg
-- Loading package sid_v5_1_comp_pkg
-- Compiling package sid_const_pkg_behav_v5_1
-- Compiling package sid_mif_pkg_behav_v5_1
-- Compiling package body sid_mif_pkg_behav_v5_1
-- Loading package sid_mif_pkg_behav_v5_1
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\sid_v5_1.vhd(220):         WHILE (NOT(ENDFILE(meminitfile)) AND (num_lines < total_lines)) LOOP
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\sid_v5_1.vhd(220): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_meminit_file".
###### C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\sid_v5_1.vhd(221):           READLINE(meminitfile, bitline);
** Warning: C:\EDA\Xilinx\14.1\ISE_DS\ISE\vhdl\src\XilinxCoreLib\sid_v5_1.vhd(221): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_meminit_file".
-- Loading package sid_const_pkg_behav_v5_1
-- Loading package sid_mif_pkg_behav_v5_1
-- Compiling package sid_pkg_behav_v5_1
-- Compiling package body sid_pkg_behav_v5_1
-- Loading package sid_pkg_behav_v5_1
-- Loading package sid_pkg_behav_v5_1
-- Compiling entity sid_bhv_forney_v5_1
-- Compiling architecture behavioral of sid_bhv_forney_v5_1
-- Compiling entity sid_bhv_rectangular_block_v5_1
-- Compiling architecture behavioral of sid_bhv_rectangular_block_v5_1
-- Compiling entity sid_v5_1
-- Compiling architecture behavioral of sid_v5_1
-- Loading package sid_v5_1_comp_pkg
-- Compiling package sid_v5_1_comp
-- Loading package sid_v5_1_comp
-- Compiling entity sid_v5_1_xst
-- Compiling architecture behavioral of sid_v5_1_xst
-- Compiling package sid_v5_1_xst_comp
-- Compiling package tcc_enc_802_16e_v3_0_comp
-- Compiling package tcc_enc_802_16e_v3_0_xst_comp
-- Compiling package bip_dsp48_acc_pkg_v2_0
-- Compiling package body bip_dsp48_acc_pkg_v2_0
-- Loading package bip_dsp48_acc_pkg_v2_0
-- Loading package bip_dsp48_acc_pkg_v2_0
-- Compiling entity xbip_dsp48_acc_v2_0
-- Compiling architecture behavioral of xbip_dsp48_acc_v2_0
-- Compiling package xbip_dsp48_acc_v2_0_comp
-- Loading package xbip_dsp48_acc_v2_0_comp
-- Compiling entity bip_dsp48_acc_v2_0_xst
-- Compiling architecture behavioral of bip_dsp48_acc_v2_0_xst
-- Compiling package xbip_dsp48_acc_v2_0_xst_comp
-- Compiling package fir_compiler_v6_3_sim_pkg
-- Compiling package body fir_compiler_v6_3_sim_pkg
-- Loading package fir_compiler_v6_3_sim_pkg
-- Loading package fir_compiler_v6_3_sim_pkg
-- Compiling entity fir_compiler_v6_3
-- Compiling architecture behavioral of fir_compiler_v6_3
-- Compiling package fir_compiler_v6_3_comp
-- Loading package fir_compiler_v6_3_comp
-- Compiling entity fir_compiler_v6_3_xst
-- Compiling architecture behavioral of fir_compiler_v6_3_xst
-- Compiling package fir_compiler_v6_3_xst_comp
-- Compiling package SID_CONST_PKG_BEHAV_TURBO_V1_0
-- Loading package SID_CONST_PKG_BEHAV_TURBO_V1_0
-- Compiling package SID_PKG_BEHAV_TURBO_V1_0
-- Compiling package body SID_PKG_BEHAV_TURBO_V1_0
-- Loading package SID_PKG_BEHAV_TURBO_V1_0
-- Loading package SID_PKG_BEHAV_TURBO_V1_0
-- Compiling entity SID_TURBO_V1_0
-- Compiling architecture BEHAVIORAL of SID_TURBO_V1_0
-- Compiling package sid_turbo_v1_0_comp
-- Compiling package fir_compiler_v6_2_sim_pkg
-- Compiling package body fir_compiler_v6_2_sim_pkg
-- Loading package fir_compiler_v6_2_sim_pkg
-- Loading package fir_compiler_v6_2_sim_pkg
-- Compiling entity fir_compiler_v6_2
-- Compiling architecture behavioral of fir_compiler_v6_2
-- Compiling package fir_compiler_v6_2_comp
-- Loading package fir_compiler_v6_2_comp
-- Compiling entity fir_compiler_v6_2_xst
-- Compiling architecture behavioral of fir_compiler_v6_2_xst
-- Compiling package fir_compiler_v6_2_xst_comp
-- Compiling package fir_compiler_v6_1_sim_pkg
-- Compiling package body fir_compiler_v6_1_sim_pkg
-- Loading package fir_compiler_v6_1_sim_pkg
-- Loading package fir_compiler_v6_1_sim_pkg
-- Compiling entity fir_compiler_v6_1
-- Compiling architecture behavioral of fir_compiler_v6_1
-- Compiling package fir_compiler_v6_1_comp
-- Loading package fir_compiler_v6_1_comp
-- Compiling entity fir_compiler_v6_1_xst
-- Compiling architecture behavioral of fir_compiler_v6_1_xst
-- Compiling package fir_compiler_v6_1_xst_comp
-- Compiling entity dds_compiler_v5_0_multadd_wrapper
-- Compiling architecture synth of dds_compiler_v5_0_multadd_wrapper
-- Compiling package pkg_dds_compiler_v5_0
-- Compiling package body pkg_dds_compiler_v5_0
-- Loading package pkg_dds_compiler_v5_0
-- Loading package pkg_dds_compiler_v5_0
-- Compiling package dds_compiler_v5_0_sim_comps
-- Loading package dds_compiler_v5_0_sim_comps
-- Compiling entity dds_compiler_v5_0
-- Compiling architecture behavioral of dds_compiler_v5_0
-- Compiling package dds_compiler_v5_0_comp
-- Loading package dds_compiler_v5_0_comp
-- Compiling entity dds_compiler_v5_0_xst
-- Compiling architecture behavioral of dds_compiler_v5_0_xst
-- Compiling package dds_compiler_v5_0_xst_comp
-- Compiling entity dds_compiler_v5_0_eff_lut
-- Compiling architecture rtl of dds_compiler_v5_0_eff_lut
-- Compiling entity dds_compiler_v5_0_lut_ram
-- Compiling architecture synth of dds_compiler_v5_0_lut_ram
-- Compiling entity dds_compiler_v5_0_behv
-- Compiling architecture behavioral of dds_compiler_v5_0_behv
-- Compiling entity dds_compiler_v5_0_eff
-- Compiling architecture synth of dds_compiler_v5_0_eff
-- Compiling entity dds_compiler_v5_0_lut5_ram
-- Compiling architecture synth of dds_compiler_v5_0_lut5_ram
-- Compiling package fir_compiler_v6_0_sim_pkg
-- Compiling package body fir_compiler_v6_0_sim_pkg
-- Loading package fir_compiler_v6_0_sim_pkg
-- Loading package fir_compiler_v6_0_sim_pkg
-- Compiling entity fir_compiler_v6_0
-- Compiling architecture behavioral of fir_compiler_v6_0
-- Compiling package fir_compiler_v6_0_comp
-- Loading package fir_compiler_v6_0_comp
-- Compiling entity fir_compiler_v6_0_xst
-- Compiling architecture behavioral of fir_compiler_v6_0_xst
-- Compiling package fir_compiler_v6_0_xst_comp
-- Compiling entity tcc_dec_802_16e_basestation_v4_0
-- Compiling architecture behavioral of tcc_dec_802_16e_basestation_v4_0
-- Compiling package tcc_dec_802_16e_basestation_v4_0_comp
-- Loading package tcc_dec_802_16e_basestation_v4_0_comp
-- Compiling entity tcc_dec_802_16e_basestation_v4_0_xst
-- Compiling architecture behavioral of tcc_dec_802_16e_basestation_v4_0_xst
-- Compiling package tcc_dec_802_16e_basestation_v4_0_xst_comp
-- Compiling package ldpc_802_16_enc_v1_0_xst_comp
-- Compiling entity ldpc_802_16_enc_v1_0
-- Compiling architecture behavioral of ldpc_802_16_enc_v1_0
-- Compiling package ldpc_802_16_enc_v1_0_comp
-- Compiling package tcc_encoder_3gpp2_v2_0_comp
-- Compiling package tcc_encoder_3gpp2_v2_0_xst_comp
-- Compiling package tcc_intlv_3gpplte_v1_0_xst_comp
-- Compiling package tcc_intlv_3gpplte_v1_0_comp
-- Compiling entity xbip_accum_v2_0_xst
-- Compiling architecture behavioral of xbip_accum_v2_0_xst
-- Compiling package xbip_accum_v2_0_xst_comp
-- Compiling entity lte_rach_detector_v1_0
-- Compiling architecture behavioral of lte_rach_detector_v1_0
-- Compiling package lte_rach_detector_v1_0_comp
-- Loading package lte_rach_detector_v1_0_comp
-- Compiling entity lte_rach_detector_v1_0_xst
-- Compiling architecture behavioral of lte_rach_detector_v1_0_xst
-- Compiling package lte_rach_detector_v1_0_xst_comp
-- Compiling package lte_dl_channel_encoder_v1_0_xst_comp
-- Compiling package lte_dl_channel_encoder_v1_0_comp


END_COMPILATION_MESSAGES(questasim:vhdl:xilinxcorelib)
==============================================================================
    > Log file 'P:\fk_palerm_05\work\compilation/xilinxcorelib/.cxl.vhdl.xilinxcorelib.xilinxcorelib.nt64.log' generated
compxlib[vhdl.xilinxcorelib]: 0 error(s), 350 warning(s), 100.00 % complete


Copying setup file 'modelsim.ini' to 'P:\fk_palerm_05\work\compilation/modelsim.ini' ...
**********************************************************************************************
*                                   COMPILATION SUMMARY                                      *
*                                                                                            *
*  Simulator used: questasim                                                                 *
*  Compiled on: Thu May 21 11:20:07 2015                                                     *
*                                                                                            *
**********************************************************************************************
*               Library                |  Lang   |  Mapped Name(s)   | Err#(s)  |  Warn#(s)  *
*--------------------------------------------------------------------------------------------*
*  secureip                            | verilog | secureip          | 0        | 0          *
*--------------------------------------------------------------------------------------------*
*  unisim                              | vhdl    | unisim            | 0        | 0          *
*--------------------------------------------------------------------------------------------*
*  simprim                             | vhdl    | simprim           | 0        | 0          *
*--------------------------------------------------------------------------------------------*
*  xilinxcorelib                       | vhdl    | xilinxcorelib     | 0        | 350        *
*--------------------------------------------------------------------------------------------*

