/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  wire [12:0] _04_;
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [15:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = in_data[162] ? celloutsig_1_2z[2] : celloutsig_1_1z;
  assign celloutsig_0_8z = ~((_00_ | _01_) & (_02_ | in_data[16]));
  assign celloutsig_0_25z = ~((in_data[68] | celloutsig_0_9z) & (celloutsig_0_1z | celloutsig_0_14z));
  assign celloutsig_0_1z = in_data[28] ^ in_data[55];
  assign celloutsig_0_2z = in_data[40] ^ celloutsig_0_1z;
  reg [6:0] _10_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _10_ <= 7'h00;
    else _10_ <= { in_data[60:55], celloutsig_0_0z };
  assign { _03_[6:4], _02_, _00_, _03_[1:0] } = _10_;
  reg [12:0] _11_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 13'h0000;
    else _11_ <= { in_data[20:9], celloutsig_0_2z };
  assign { _04_[12:11], _01_, _04_[9:0] } = _11_;
  assign celloutsig_1_14z = { celloutsig_1_12z[13:9], celloutsig_1_10z } & { celloutsig_1_2z[2:1], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z } & { celloutsig_1_12z[6:5], celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_16z = celloutsig_0_4z[6:0] === { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_15z = { celloutsig_0_10z[13:9], celloutsig_0_14z } >= { _03_[5], celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_1_7z = { in_data[144:141], celloutsig_1_1z } > { celloutsig_1_5z[1:0], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z } > { celloutsig_1_5z[3:2], celloutsig_1_5z };
  assign celloutsig_1_10z = { in_data[139:135], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_1z } > in_data[168:158];
  assign celloutsig_0_7z = { in_data[56:44], celloutsig_0_1z } > { in_data[54:50], celloutsig_0_4z };
  assign celloutsig_0_14z = { celloutsig_0_12z[2:0], celloutsig_0_7z } > { celloutsig_0_12z[2], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_20z = { in_data[90], celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_9z } > { in_data[37:31], celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_20z } > { _02_, _00_, _03_[1:0] };
  assign celloutsig_1_4z = ! { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_13z = { _04_[9:7], celloutsig_0_2z } < { celloutsig_0_10z[12:10], celloutsig_0_7z };
  assign celloutsig_1_1z = celloutsig_1_0z & ~(in_data[180]);
  assign celloutsig_1_18z = { celloutsig_1_15z[3:2], celloutsig_1_0z } * celloutsig_1_14z[2:0];
  assign celloutsig_1_2z = in_data[188:185] * in_data[134:131];
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } * { in_data[188:186], celloutsig_1_3z };
  assign celloutsig_1_6z = { in_data[129:127], celloutsig_1_2z } != { in_data[105:101], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_0z = in_data[114:101] != in_data[142:129];
  assign celloutsig_0_4z = - { _02_, _03_[6:4], _02_, _00_, _03_[1:0], celloutsig_0_2z };
  assign celloutsig_0_10z = - { celloutsig_0_4z[6:4], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_2z, _03_[6:4], _02_, _00_, _03_[1:0], celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[26:10] !== in_data[23:7];
  assign celloutsig_0_19z = { celloutsig_0_4z[4:2], celloutsig_0_1z, celloutsig_0_9z } !== { celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_21z = { celloutsig_0_10z[7:1], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_20z } !== { celloutsig_0_17z[13:3], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_11z = celloutsig_0_4z[3:0] | celloutsig_0_10z[4:1];
  assign celloutsig_1_9z = celloutsig_1_4z & celloutsig_1_2z[3];
  assign celloutsig_0_5z = ~^ in_data[74:64];
  assign celloutsig_1_19z = ^ { celloutsig_1_15z[0], celloutsig_1_12z };
  assign celloutsig_0_12z = celloutsig_0_4z[7:4] ~^ celloutsig_0_11z;
  assign celloutsig_0_17z = { celloutsig_0_4z[7:1], _03_[6:4], _02_, _00_, _03_[1:0] } ~^ { _04_[12:11], _01_, _04_[9:8], _03_[6:4], _02_, _00_, _03_[1:0], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_12z = in_data[141:126] ^ { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_9z = ~((celloutsig_0_1z & celloutsig_0_0z) | in_data[26]);
  assign _03_[3:2] = { _02_, _00_ };
  assign _04_[10] = _01_;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
