# //  ModelSim SE-64 2021.2 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:02:37 on Mar 20,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 23:02:37 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 23:02:37 on Mar 20,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=256, type=RAM at location riscv_single.sv:358
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PCSrc'. The port definition is at: riscv_single.sv(111).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c File: riscv_single.sv Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PCSrc'. The port definition is at: riscv_single.sv(223).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/dp File: riscv_single.sv Line: 96
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlft96wdb7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft96wdb7
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:06:00 on Mar 20,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 23:06:00 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:06:01 on Mar 20,2023, Elapsed time: 0:03:24
# Errors: 1, Warnings: 4
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 23:06:01 on Mar 20,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PCSrc'. The port definition is at: riscv_single.sv(111).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c File: riscv_single.sv Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PCSrc'. The port definition is at: riscv_single.sv(222).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/dp File: riscv_single.sv Line: 96
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftj8s6e6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj8s6e6
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:08:33 on Mar 20,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 23:08:33 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:08:33 on Mar 20,2023, Elapsed time: 0:02:32
# Errors: 1, Warnings: 4
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 23:08:33 on Mar 20,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PCSrc'. The port definition is at: riscv_single.sv(111).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c File: riscv_single.sv Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PCSrc'. The port definition is at: riscv_single.sv(222).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/dp File: riscv_single.sv Line: 96
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlft6ti3fq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6ti3fq
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:12:55 on Mar 20,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# ** Error: riscv_single.sv(136): (vlog-2730) Undefined variable: 'PCSource'.
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# End time: 23:12:55 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/modeltech64_2021.2/win64/vlog failed.
# Error in macro ././riscv_single.do line 30
# C:/modeltech64_2021.2/win64/vlog failed.
#     while executing
# "vlog riscv_single.sv"
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:13:18 on Mar 20,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 23:13:18 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:13:18 on Mar 20,2023, Elapsed time: 0:04:45
# Errors: 2, Warnings: 4
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 23:13:18 on Mar 20,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=256, type=RAM at location riscv_single.sv:359
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PCSrc'. The port definition is at: riscv_single.sv(111).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c File: riscv_single.sv Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PCSrc'. The port definition is at: riscv_single.sv(223).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/dp File: riscv_single.sv Line: 96
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftvdn5yc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvdn5yc
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:16:00 on Mar 20,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 23:16:00 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:16:01 on Mar 20,2023, Elapsed time: 0:02:43
# Errors: 1, Warnings: 4
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 23:16:01 on Mar 20,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=256, type=RAM at location riscv_single.sv:363
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PCSrc'. The port definition is at: riscv_single.sv(111).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c File: riscv_single.sv Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PCSrc'. The port definition is at: riscv_single.sv(227).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/dp File: riscv_single.sv Line: 96
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftg8d72h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg8d72h
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:18:41 on Mar 20,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 23:18:41 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:18:41 on Mar 20,2023, Elapsed time: 0:02:40
# Errors: 1, Warnings: 4
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 23:18:41 on Mar 20,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftcx6i11".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcx6i11
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:21:31 on Mar 20,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 23:21:31 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:21:31 on Mar 20,2023, Elapsed time: 0:02:50
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 23:21:31 on Mar 20,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftai7qjf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftai7qjf
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:53:42 on Mar 20,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 23:53:42 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:53:43 on Mar 20,2023, Elapsed time: 0:32:12
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 23:53:43 on Mar 20,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=256, type=RAM at location riscv_single.sv:364
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlft9imnnm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9imnnm
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:54:24 on Mar 20,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 23:54:24 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:54:25 on Mar 20,2023, Elapsed time: 0:00:42
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 23:54:25 on Mar 20,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlft0ihq1j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0ihq1j
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "../riscvtest/lab1_tests/addi.memfile". (Current address [64], address range [0:63])    : riscv_single.sv(50)
#    Time: 0 ns  Iteration: 0  Instance: /testbench
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 00:07:09 on Mar 21,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 00:07:09 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:07:10 on Mar 21,2023, Elapsed time: 0:12:45
# Errors: 1, Warnings: 3
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 00:07:10 on Mar 21,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftzhh23x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzhh23x
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "../riscvtest/lab1_tests/addi.memfile". (Current address [64], address range [0:63])    : riscv_single.sv(50)
#    Time: 0 ns  Iteration: 0  Instance: /testbench
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 00:07:40 on Mar 21,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 00:07:40 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:07:40 on Mar 21,2023, Elapsed time: 0:00:30
# Errors: 1, Warnings: 3
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 00:07:40 on Mar 21,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftseayf9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftseayf9
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 00:14:11 on Mar 21,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 00:14:11 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:14:12 on Mar 21,2023, Elapsed time: 0:06:32
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 00:14:12 on Mar 21,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftrdawij".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrdawij
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 00:17:46 on Mar 21,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 00:17:46 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:17:47 on Mar 21,2023, Elapsed time: 0:03:35
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 00:17:47 on Mar 21,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftjmxrik".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjmxrik
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 00:33:31 on Mar 21,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# -- Compiling module StoreDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 00:33:31 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:33:31 on Mar 21,2023, Elapsed time: 0:15:44
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 00:33:31 on Mar 21,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=256, type=RAM at location riscv_single.sv:367
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.StoreDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftibg8ex".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftibg8ex
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "../riscvtest/lab1_tests/sb.memfile". (Current address [64], address range [0:63])    : riscv_single.sv(50)
#    Time: 0 ns  Iteration: 0  Instance: /testbench
# Simulation failed
# ** Note: $stop    : riscv_single.sv(74)
#    Time: 65 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at riscv_single.sv line 74
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 00:37:38 on Mar 21,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# -- Compiling module StoreDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 00:37:38 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:37:44 on Mar 21,2023, Elapsed time: 0:04:13
# Errors: 1, Warnings: 3
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 00:37:44 on Mar 21,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.StoreDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftg57ja1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg57ja1
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "../riscvtest/lab1_tests/sb.memfile". (Current address [64], address range [0:63])    : riscv_single.sv(50)
#    Time: 0 ns  Iteration: 0  Instance: /testbench
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 00:45:52 on Mar 21,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# -- Compiling module StoreDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 00:45:52 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:45:54 on Mar 21,2023, Elapsed time: 0:08:10
# Errors: 1, Warnings: 3
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 00:45:54 on Mar 21,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.StoreDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftisz2ha".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftisz2ha
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "../riscvtest/lab1_tests/sb.memfile". (Current address [64], address range [0:63])    : riscv_single.sv(50)
#    Time: 0 ns  Iteration: 0  Instance: /testbench
add wave -position 43 sim:/testbench/dut/rv32single/dp/alu/bc/*
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 00:49:36 on Mar 21,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# -- Compiling module StoreDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 00:49:37 on Mar 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:49:37 on Mar 21,2023, Elapsed time: 0:03:43
# Errors: 1, Warnings: 3
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 00:49:37 on Mar 21,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.StoreDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftnas6fa".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnas6fa
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "../riscvtest/lab1_tests/sb.memfile". (Current address [64], address range [0:63])    : riscv_single.sv(50)
#    Time: 0 ns  Iteration: 0  Instance: /testbench
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 00:50:16 on Mar 21,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# -- Compiling module StoreDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 00:50:16 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:50:19 on Mar 21,2023, Elapsed time: 0:00:42
# Errors: 1, Warnings: 3
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 00:50:19 on Mar 21,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.StoreDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftisxicb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftisxicb
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "../riscvtest/lab1_tests/slti.memfile". (Current address [64], address range [0:63])    : riscv_single.sv(50)
#    Time: 0 ns  Iteration: 0  Instance: /testbench
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 00:50:57 on Mar 21,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# -- Compiling module StoreDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 00:50:57 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:50:59 on Mar 21,2023, Elapsed time: 0:00:40
# Errors: 1, Warnings: 3
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 00:50:59 on Mar 21,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.StoreDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftx6dt0e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx6dt0e
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "../riscvtest/lab1_tests/sh.memfile". (Current address [64], address range [0:63])    : riscv_single.sv(50)
#    Time: 0 ns  Iteration: 0  Instance: /testbench
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 00:51:23 on Mar 21,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# -- Compiling module StoreDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 00:51:23 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:51:29 on Mar 21,2023, Elapsed time: 0:00:30
# Errors: 1, Warnings: 3
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 00:51:29 on Mar 21,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.StoreDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftfyrx8v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfyrx8v
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "../riscvtest/lab1_tests/sw.memfile". (Current address [64], address range [0:63])    : riscv_single.sv(50)
#    Time: 0 ns  Iteration: 0  Instance: /testbench
find drivers -source -time {114 ns} -cause sim:/testbench/dut/rv32single/dp/SrcB
find drivers -source -time {105 ns} -cause sim:/testbench/dut/rv32single/dp/ALUResult
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:00:39 on Mar 21,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# -- Compiling module StoreDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 01:00:39 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:00:46 on Mar 21,2023, Elapsed time: 0:09:17
# Errors: 1, Warnings: 3
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 01:00:46 on Mar 21,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.StoreDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftten0dn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftten0dn
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "../riscvtest/lab1_tests/sw.memfile". (Current address [64], address range [0:63])    : riscv_single.sv(50)
#    Time: 0 ns  Iteration: 0  Instance: /testbench
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:14:18 on Mar 21,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# -- Compiling module StoreDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 01:14:18 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:14:20 on Mar 21,2023, Elapsed time: 0:13:34
# Errors: 1, Warnings: 3
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 01:14:20 on Mar 21,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.StoreDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlft1ih9hw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1ih9hw
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "../riscvtest/lab1_tests/sw.memfile". (Current address [64], address range [0:63])    : riscv_single.sv(50)
#    Time: 0 ns  Iteration: 0  Instance: /testbench
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:17:03 on Mar 21,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# -- Compiling module StoreDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 01:17:03 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:17:05 on Mar 21,2023, Elapsed time: 0:02:45
# Errors: 1, Warnings: 3
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 01:17:05 on Mar 21,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.StoreDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlft25yjcg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft25yjcg
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:26:29 on Mar 21,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# -- Compiling module StoreDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 01:26:29 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:26:31 on Mar 21,2023, Elapsed time: 0:09:26
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 01:26:31 on Mar 21,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.StoreDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftwcbk0t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwcbk0t
