// Seed: 3611775372
module module_0 #(
    parameter id_2 = 32'd7
);
  logic [7:0] id_1;
  wire [-1 : 1] _id_2;
  wire id_3;
endmodule
module module_1 #(
    parameter id_1  = 32'd16,
    parameter id_11 = 32'd39,
    parameter id_6  = 32'd74
) (
    _id_1,
    id_2,
    id_3[id_1 : id_6],
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wand id_7;
  output wire _id_6;
  output wire id_5;
  input wire id_4;
  output logic [7:0] id_3;
  input logic [7:0] id_2;
  input wire _id_1;
  assign id_7 = 1;
  wire id_10, _id_11;
  parameter id_12 = 1 && -1;
  logic id_13;
  assign id_10 = id_10;
  module_0 modCall_1 ();
  assign id_11 = id_2[1+:id_11];
endmodule
