Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Jun 30 00:52:03 2022
| Host         : LAPTOP-NQTRE9BF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VendingMachine_control_sets_placed.rpt
| Design       : VendingMachine
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           14 |
| No           | No                    | Yes                    |              16 |            5 |
| No           | Yes                   | No                     |               7 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              61 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                   Enable Signal                  |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+--------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  Inst_fsm2/done_reg_i_2_n_0 |                                                  |                                                 |                1 |              1 |         1.00 |
|  Inst_mainfsm/Q[3]          |                                                  |                                                 |                2 |              4 |         2.00 |
|  clk100k_BUFG               | Inst_edgedtctr/sreg100_reg[0]_0                  | Inst_fsm1/FSM_sequential_current_state_reg[1]_0 |                2 |              5 |         2.50 |
|  clk100k_BUFG               |                                                  | Inst_mainfsm/FSM_onehot_current_state_reg[1]_0  |                2 |              6 |         3.00 |
|  clk100k_BUFG               |                                                  | Inst_decoder/clear                              |                3 |              7 |         2.33 |
|  clk100k_BUFG               | Inst_mainfsm/FSM_onehot_current_state[6]_i_1_n_0 | Inst_clk100k/RST                                |                3 |              7 |         2.33 |
|  CLK_IBUF_BUFG              |                                                  | Inst_clk100k/RST                                |                3 |             10 |         3.33 |
|  clk100k_BUFG               | Inst_mainfsm/D[0]                                | Inst_mainfsm/FSM_onehot_current_state_reg[1]_0  |                5 |             17 |         3.40 |
|  clk100k_BUFG               |                                                  |                                                 |               11 |             28 |         2.55 |
|  clk100k_BUFG               | Inst_mainfsm/segundos                            | Inst_mainfsm/FSM_onehot_current_state_reg[1]_0  |                8 |             32 |         4.00 |
+-----------------------------+--------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


