#pragma once
#include <cstdint>
#include "intel_priv.hh"
namespace optkit::intel::hswep_unc_r3{
	enum hswep_unc_r3 : uint64_t {
		UNC_R3_CLOCKTICKS = 0x1, // Number of uclks in domain
		UNC_R3_RING_AD_USED = 0x7, // R3 AD Ring in Use
		UNC_R3_RING_AD_USED__MASK__HSWEP_UNC_R3_RING_AD_USED__CCW_EVEN = 0x400, // Counter-Clockwise and even ring polarity
		UNC_R3_RING_AD_USED__MASK__HSWEP_UNC_R3_RING_AD_USED__CCW_ODD = 0x800, // Counter-Clockwise and odd ring polarity
		UNC_R3_RING_AD_USED__MASK__HSWEP_UNC_R3_RING_AD_USED__CW_EVEN = 0x100, // Clockwise and even ring polarity
		UNC_R3_RING_AD_USED__MASK__HSWEP_UNC_R3_RING_AD_USED__CW_ODD = 0x200, // Clockwise and odd ring polarity
		UNC_R3_RING_AD_USED__MASK__HSWEP_UNC_R3_RING_AD_USED__CW = 0x300, // Clockwise with any polarity on either virtual rings
		UNC_R3_RING_AD_USED__MASK__HSWEP_UNC_R3_RING_AD_USED__CCW = 0xc00, // Counter-clockwise with any polarity on either virtual rings
		UNC_R3_RING_AK_USED = 0x8, // R3 AK Ring in Use
		UNC_R3_RING_AK_USED__MASK__HSWEP_UNC_R3_RING_AD_USED__CCW_EVEN = 0x400, // Counter-Clockwise and even ring polarity
		UNC_R3_RING_AK_USED__MASK__HSWEP_UNC_R3_RING_AD_USED__CCW_ODD = 0x800, // Counter-Clockwise and odd ring polarity
		UNC_R3_RING_AK_USED__MASK__HSWEP_UNC_R3_RING_AD_USED__CW_EVEN = 0x100, // Clockwise and even ring polarity
		UNC_R3_RING_AK_USED__MASK__HSWEP_UNC_R3_RING_AD_USED__CW_ODD = 0x200, // Clockwise and odd ring polarity
		UNC_R3_RING_AK_USED__MASK__HSWEP_UNC_R3_RING_AD_USED__CW = 0x300, // Clockwise with any polarity on either virtual rings
		UNC_R3_RING_AK_USED__MASK__HSWEP_UNC_R3_RING_AD_USED__CCW = 0xc00, // Counter-clockwise with any polarity on either virtual rings
		UNC_R3_RING_BL_USED = 0x9, // R3 BL Ring in Use
		UNC_R3_RING_BL_USED__MASK__HSWEP_UNC_R3_RING_AD_USED__CCW_EVEN = 0x400, // Counter-Clockwise and even ring polarity
		UNC_R3_RING_BL_USED__MASK__HSWEP_UNC_R3_RING_AD_USED__CCW_ODD = 0x800, // Counter-Clockwise and odd ring polarity
		UNC_R3_RING_BL_USED__MASK__HSWEP_UNC_R3_RING_AD_USED__CW_EVEN = 0x100, // Clockwise and even ring polarity
		UNC_R3_RING_BL_USED__MASK__HSWEP_UNC_R3_RING_AD_USED__CW_ODD = 0x200, // Clockwise and odd ring polarity
		UNC_R3_RING_BL_USED__MASK__HSWEP_UNC_R3_RING_AD_USED__CW = 0x300, // Clockwise with any polarity on either virtual rings
		UNC_R3_RING_BL_USED__MASK__HSWEP_UNC_R3_RING_AD_USED__CCW = 0xc00, // Counter-clockwise with any polarity on either virtual rings
		UNC_R3_RING_IV_USED = 0xa, // R3 IV Ring in Use
		UNC_R3_RING_IV_USED__MASK__HSWEP_UNC_R3_RING_IV_USED__CW = 0x300, // Clockwise with any polarity on either virtual rings
		UNC_R3_RING_IV_USED__MASK__HSWEP_UNC_R3_RING_IV_USED__ANY = 0xf00, // Counter-clockwise with any polarity on either virtual rings
		UNC_R3_RING_SINK_STARVED = 0xe, // R3 Ring stop starved
		UNC_R3_RING_SINK_STARVED__MASK__HSWEP_UNC_R3_RING_SINK_STARVED__AK = 0x200, // For AJ ring
		UNC_R3_RXR_CYCLES_NE = 0x10, // Ingress Cycles Not Empty
		UNC_R3_RXR_CYCLES_NE__MASK__HSWEP_UNC_R3_RXR_CYCLES_NE__HOM = 0x100, // HOM Ingress queue
		UNC_R3_RXR_CYCLES_NE__MASK__HSWEP_UNC_R3_RXR_CYCLES_NE__SNP = 0x200, // SNP Ingress queue
		UNC_R3_RXR_CYCLES_NE__MASK__HSWEP_UNC_R3_RXR_CYCLES_NE__NDR = 0x400, // NDR Ingress queue
		UNC_R3_RXR_CYCLES_NE_VN1 = 0x14, // VN1 Ingress Cycles Not Empty
		UNC_R3_RXR_CYCLES_NE_VN1__MASK__HSWEP_UNC_R3_RXR_INSERTS__DRS = 0x800, // DRS Ingress queue
		UNC_R3_RXR_CYCLES_NE_VN1__MASK__HSWEP_UNC_R3_RXR_INSERTS__HOM = 0x100, // HOM Ingress queue
		UNC_R3_RXR_CYCLES_NE_VN1__MASK__HSWEP_UNC_R3_RXR_INSERTS__NCB = 0x1000, // NCB Ingress queue
		UNC_R3_RXR_CYCLES_NE_VN1__MASK__HSWEP_UNC_R3_RXR_INSERTS__NCS = 0x2000, // NCS Ingress queue
		UNC_R3_RXR_CYCLES_NE_VN1__MASK__HSWEP_UNC_R3_RXR_INSERTS__NDR = 0x400, // NDR Ingress queue
		UNC_R3_RXR_CYCLES_NE_VN1__MASK__HSWEP_UNC_R3_RXR_INSERTS__SNP = 0x200, // SNP Ingress queue
		UNC_R3_RXR_INSERTS = 0x11, // Ingress Allocations
		UNC_R3_RXR_INSERTS__MASK__HSWEP_UNC_R3_RXR_INSERTS__DRS = 0x800, // DRS Ingress queue
		UNC_R3_RXR_INSERTS__MASK__HSWEP_UNC_R3_RXR_INSERTS__HOM = 0x100, // HOM Ingress queue
		UNC_R3_RXR_INSERTS__MASK__HSWEP_UNC_R3_RXR_INSERTS__NCB = 0x1000, // NCB Ingress queue
		UNC_R3_RXR_INSERTS__MASK__HSWEP_UNC_R3_RXR_INSERTS__NCS = 0x2000, // NCS Ingress queue
		UNC_R3_RXR_INSERTS__MASK__HSWEP_UNC_R3_RXR_INSERTS__NDR = 0x400, // NDR Ingress queue
		UNC_R3_RXR_INSERTS__MASK__HSWEP_UNC_R3_RXR_INSERTS__SNP = 0x200, // SNP Ingress queue
		UNC_R3_RXR_INSERTS_VN1 = 0x15, // VN1 Ingress Allocations
		UNC_R3_RXR_INSERTS_VN1__MASK__HSWEP_UNC_R3_RXR_INSERTS__DRS = 0x800, // DRS Ingress queue
		UNC_R3_RXR_INSERTS_VN1__MASK__HSWEP_UNC_R3_RXR_INSERTS__HOM = 0x100, // HOM Ingress queue
		UNC_R3_RXR_INSERTS_VN1__MASK__HSWEP_UNC_R3_RXR_INSERTS__NCB = 0x1000, // NCB Ingress queue
		UNC_R3_RXR_INSERTS_VN1__MASK__HSWEP_UNC_R3_RXR_INSERTS__NCS = 0x2000, // NCS Ingress queue
		UNC_R3_RXR_INSERTS_VN1__MASK__HSWEP_UNC_R3_RXR_INSERTS__NDR = 0x400, // NDR Ingress queue
		UNC_R3_RXR_INSERTS_VN1__MASK__HSWEP_UNC_R3_RXR_INSERTS__SNP = 0x200, // SNP Ingress queue
		UNC_R3_RXR_OCCUPANCY_VN1 = 0x13, // VN1 Ingress Occupancy Accumulator
		UNC_R3_RXR_OCCUPANCY_VN1__MASK__HSWEP_UNC_R3_RXR_INSERTS__DRS = 0x800, // DRS Ingress queue
		UNC_R3_RXR_OCCUPANCY_VN1__MASK__HSWEP_UNC_R3_RXR_INSERTS__HOM = 0x100, // HOM Ingress queue
		UNC_R3_RXR_OCCUPANCY_VN1__MASK__HSWEP_UNC_R3_RXR_INSERTS__NCB = 0x1000, // NCB Ingress queue
		UNC_R3_RXR_OCCUPANCY_VN1__MASK__HSWEP_UNC_R3_RXR_INSERTS__NCS = 0x2000, // NCS Ingress queue
		UNC_R3_RXR_OCCUPANCY_VN1__MASK__HSWEP_UNC_R3_RXR_INSERTS__NDR = 0x400, // NDR Ingress queue
		UNC_R3_RXR_OCCUPANCY_VN1__MASK__HSWEP_UNC_R3_RXR_INSERTS__SNP = 0x200, // SNP Ingress queue
		UNC_R3_VN0_CREDITS_REJECT = 0x37, // VN0 Credit Acquisition Failed
		UNC_R3_VN0_CREDITS_REJECT__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__HOM = 0x100, // Filter HOM message class
		UNC_R3_VN0_CREDITS_REJECT__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__SNP = 0x200, // Filter SNP message class
		UNC_R3_VN0_CREDITS_REJECT__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__NDR = 0x400, // Filter NDR message class
		UNC_R3_VN0_CREDITS_REJECT__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__DRS = 0x800, // Filter DRS message class
		UNC_R3_VN0_CREDITS_REJECT__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__NCB = 0x1000, // Filter NCB message class
		UNC_R3_VN0_CREDITS_REJECT__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__NCS = 0x2000, // Filter NCS message class
		UNC_R3_VN0_CREDITS_USED = 0x36, // VN0 Credit Used
		UNC_R3_VN0_CREDITS_USED__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__HOM = 0x100, // Filter HOM message class
		UNC_R3_VN0_CREDITS_USED__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__SNP = 0x200, // Filter SNP message class
		UNC_R3_VN0_CREDITS_USED__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__NDR = 0x400, // Filter NDR message class
		UNC_R3_VN0_CREDITS_USED__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__DRS = 0x800, // Filter DRS message class
		UNC_R3_VN0_CREDITS_USED__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__NCB = 0x1000, // Filter NCB message class
		UNC_R3_VN0_CREDITS_USED__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__NCS = 0x2000, // Filter NCS message class
		UNC_R3_VNA_CREDITS_ACQUIRED = 0x33, // VNA credit Acquisitions
		UNC_R3_VNA_CREDITS_ACQUIRED__MASK__HSWEP_UNC_R3_VNA_CREDITS_ACQUIRED__AD = 0x100, // For AD ring
		UNC_R3_VNA_CREDITS_ACQUIRED__MASK__HSWEP_UNC_R3_VNA_CREDITS_ACQUIRED__BL = 0x400, // For BL ring
		UNC_R3_VNA_CREDITS_REJECT = 0x34, // VNA Credit Reject
		UNC_R3_VNA_CREDITS_REJECT__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__HOM = 0x100, // Filter HOM message class
		UNC_R3_VNA_CREDITS_REJECT__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__SNP = 0x200, // Filter SNP message class
		UNC_R3_VNA_CREDITS_REJECT__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__NDR = 0x400, // Filter NDR message class
		UNC_R3_VNA_CREDITS_REJECT__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__DRS = 0x800, // Filter DRS message class
		UNC_R3_VNA_CREDITS_REJECT__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__NCB = 0x1000, // Filter NCB message class
		UNC_R3_VNA_CREDITS_REJECT__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__NCS = 0x2000, // Filter NCS message class
		UNC_R3_STALL_NO_SBO_CREDIT = 0x2c, // Stall no SBO credit
		UNC_R3_STALL_NO_SBO_CREDIT__MASK__HSWEP_UNC_R3_STALL_NO_SBO_CREDIT__SBO0_AD = 0x100, // For SBO0
		UNC_R3_STALL_NO_SBO_CREDIT__MASK__HSWEP_UNC_R3_STALL_NO_SBO_CREDIT__SBO1_AD = 0x100, // For SBO1
		UNC_R3_STALL_NO_SBO_CREDIT__MASK__HSWEP_UNC_R3_STALL_NO_SBO_CREDIT__SBO0_BL = 0x100, // For SBO0
		UNC_R3_STALL_NO_SBO_CREDIT__MASK__HSWEP_UNC_R3_STALL_NO_SBO_CREDIT__SBO1_BL = 0x100, // For SBO1
		UNC_R3_C_LO_AD_CREDITS_EMPTY = 0x22, // Cbox AD credits empty
		UNC_R3_C_LO_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_C_LO_AD_CREDITS_EMPTY__CBO0 = 0x100, // CBox 0
		UNC_R3_C_LO_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_C_LO_AD_CREDITS_EMPTY__CBO1 = 0x200, // CBox 1
		UNC_R3_C_LO_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_C_LO_AD_CREDITS_EMPTY__CBO2 = 0x400, // CBox 2
		UNC_R3_C_LO_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_C_LO_AD_CREDITS_EMPTY__CBO3 = 0x800, // CBox 3
		UNC_R3_C_LO_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_C_LO_AD_CREDITS_EMPTY__CBO4 = 0x1000, // CBox 4
		UNC_R3_C_LO_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_C_LO_AD_CREDITS_EMPTY__CBO5 = 0x2000, // CBox 5
		UNC_R3_C_LO_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_C_LO_AD_CREDITS_EMPTY__CBO6 = 0x4000, // CBox 6
		UNC_R3_C_HI_AD_CREDITS_EMPTY = 0x1f, // Cbox AD credits empty
		UNC_R3_C_HI_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_C_HI_AD_CREDITS_EMPTY__CBO7 = 0x8000, // CBox 7
		UNC_R3_C_HI_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_C_HI_AD_CREDITS_EMPTY__CBO9 = 0x200, // CBox 9
		UNC_R3_C_HI_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_C_HI_AD_CREDITS_EMPTY__CBO10 = 0x400, // CBox 10
		UNC_R3_C_HI_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_C_HI_AD_CREDITS_EMPTY__CBO11 = 0x800, // CBox 11
		UNC_R3_C_HI_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_C_HI_AD_CREDITS_EMPTY__CBO12 = 0x1000, // CBox 12
		UNC_R3_C_HI_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_C_HI_AD_CREDITS_EMPTY__CBO13 = 0x2000, // CBox 13
		UNC_R3_C_HI_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_C_HI_AD_CREDITS_EMPTY__CBO14_16 = 0x4000, // CBox 14 and CBox 16
		UNC_R3_QPI0_AD_CREDITS_EMPTY = 0x20, // QPI0 AD credits  empty
		UNC_R3_QPI0_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__R2_NCS = 0x800, // R2 NCS messages
		UNC_R3_QPI0_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN0_HOM = 0x200, // VN0 HOM messages
		UNC_R3_QPI0_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN0_SNP = 0x400, // VN0 SNP messages
		UNC_R3_QPI0_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN0_NDR = 0x800, // VN0 NDR messages
		UNC_R3_QPI0_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN1_HOM = 0x1000, // VN1 HOM messages
		UNC_R3_QPI0_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN1_SNP = 0x2000, // VN1 SNP messages
		UNC_R3_QPI0_AD_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN1_NDR = 0x4000, // VN1 NDR messages
		UNC_R3_QPI0_BL_CREDITS_EMPTY = 0x21, // QPI0 BL credits  empty
		UNC_R3_QPI0_BL_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__R2_NCS = 0x800, // R2 NCS messages
		UNC_R3_QPI0_BL_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN0_HOM = 0x200, // VN0 HOM messages
		UNC_R3_QPI0_BL_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN0_SNP = 0x400, // VN0 SNP messages
		UNC_R3_QPI0_BL_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN0_NDR = 0x800, // VN0 NDR messages
		UNC_R3_QPI0_BL_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN1_HOM = 0x1000, // VN1 HOM messages
		UNC_R3_QPI0_BL_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN1_SNP = 0x2000, // VN1 SNP messages
		UNC_R3_QPI0_BL_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN1_NDR = 0x4000, // VN1 NDR messages
		UNC_R3_QPI1_BL_CREDITS_EMPTY = 0x2f, // QPI0 BL credits  empty
		UNC_R3_QPI1_BL_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__R2_NCS = 0x800, // R2 NCS messages
		UNC_R3_QPI1_BL_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN0_HOM = 0x200, // VN0 HOM messages
		UNC_R3_QPI1_BL_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN0_SNP = 0x400, // VN0 SNP messages
		UNC_R3_QPI1_BL_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN0_NDR = 0x800, // VN0 NDR messages
		UNC_R3_QPI1_BL_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN1_HOM = 0x1000, // VN1 HOM messages
		UNC_R3_QPI1_BL_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN1_SNP = 0x2000, // VN1 SNP messages
		UNC_R3_QPI1_BL_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN1_NDR = 0x4000, // VN1 NDR messages
		UNC_R3_HA_R2_BL_CREDITS_EMPTY = 0x2d, // HA/R2 AD credits  empty
		UNC_R3_HA_R2_BL_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_HA_R2_BL_CREDITS_EMPTY__CBO15_17 = 0x8000, // CBox 15 and CBox 17
		UNC_R3_HA_R2_BL_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_HA_R2_BL_CREDITS_EMPTY__HA1 = 0x200, // HA1
		UNC_R3_HA_R2_BL_CREDITS_EMPTY__MASK__HSWEP_UNC_R3_HA_R2_BL_CREDITS_EMPTY__R2_NCB = 0x400, // R2 NCB messages
		UNC_R3_SBO0_CREDITS_ACQUIRED = 0x28, // SBO0 credits acquired
		UNC_R3_SBO0_CREDITS_ACQUIRED__MASK__HSWEP_UNC_R3_SBO0_CREDITS_ACQUIRED__AD = 0x100, // For AD ring
		UNC_R3_SBO0_CREDITS_ACQUIRED__MASK__HSWEP_UNC_R3_SBO0_CREDITS_ACQUIRED__BL = 0x200, // For BL ring
		UNC_R3_SBO1_CREDITS_ACQUIRED = 0x29, // SBO1 credits acquired
		UNC_R3_SBO1_CREDITS_ACQUIRED__MASK__HSWEP_UNC_R3_SBO0_CREDITS_ACQUIRED__AD = 0x100, // For AD ring
		UNC_R3_SBO1_CREDITS_ACQUIRED__MASK__HSWEP_UNC_R3_SBO0_CREDITS_ACQUIRED__BL = 0x200, // For BL ring
		UNC_R3_TXR_NACK = 0x26, // Egress NACK
		UNC_R3_TXR_NACK__MASK__HSWEP_UNC_R3_TXR_NACK__AD = 0x100, // AD clockwise Egress queue
		UNC_R3_TXR_NACK__MASK__HSWEP_UNC_R3_TXR_NACK__AK = 0x200, // AD counter-clockwise Egress queue
		UNC_R3_TXR_NACK__MASK__HSWEP_UNC_R3_TXR_NACK__BL = 0x400, // BL clockwise Egress queue
		UNC_R3_VN1_CREDITS_REJECT = 0x39, // VN1 Credit Acquisition Failed
		UNC_R3_VN1_CREDITS_REJECT__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__HOM = 0x100, // Filter HOM message class
		UNC_R3_VN1_CREDITS_REJECT__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__SNP = 0x200, // Filter SNP message class
		UNC_R3_VN1_CREDITS_REJECT__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__NDR = 0x400, // Filter NDR message class
		UNC_R3_VN1_CREDITS_REJECT__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__DRS = 0x800, // Filter DRS message class
		UNC_R3_VN1_CREDITS_REJECT__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__NCB = 0x1000, // Filter NCB message class
		UNC_R3_VN1_CREDITS_REJECT__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__NCS = 0x2000, // Filter NCS message class
		UNC_R3_VN1_CREDITS_USED = 0x38, // VN0 Credit Used
		UNC_R3_VN1_CREDITS_USED__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__HOM = 0x100, // Filter HOM message class
		UNC_R3_VN1_CREDITS_USED__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__SNP = 0x200, // Filter SNP message class
		UNC_R3_VN1_CREDITS_USED__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__NDR = 0x400, // Filter NDR message class
		UNC_R3_VN1_CREDITS_USED__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__DRS = 0x800, // Filter DRS message class
		UNC_R3_VN1_CREDITS_USED__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__NCB = 0x1000, // Filter NCB message class
		UNC_R3_VN1_CREDITS_USED__MASK__HSWEP_UNC_R3_VN0_CREDITS_USED__NCS = 0x2000, // Filter NCS message class
		
	};
};

namespace hswep_unc_r3 = optkit::intel::hswep_unc_r3;