--------------------------
-- md5_project
-- Author : Bilal Mahmud
--------------------------


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
ENTITY md5_project IS
	PORT( CLOCK_50, HPS_DDR3_RZQ,HPS_ENET_RX_CLK, HPS_ENET_RX_DV : IN STD_LOGIC;
			HPS_DDR3_ADDR : OUT STD_LOGIC_VECTOR(14 DOWNTO 0);
			HPS_DDR3_BA : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
			HPS_DDR3_CS_N : OUT STD_LOGIC;
			HPS_DDR3_CK_P, HPS_DDR3_CK_N, HPS_DDR3_CKE : OUT STD_LOGIC;
			HPS_USB_DIR, HPS_USB_NXT, HPS_USB_CLKOUT : IN STD_LOGIC;
			HPS_ENET_RX_DATA : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
			HPS_SD_DATA, HPS_DDR3_DQS_N : INOUT STD_LOGIC_VECTOR(3 DOWNTO 0);
			HPS_DDR3_DQS_P : INOUT STD_LOGIC_VECTOR(3 DOWNTO 0);
			HPS_ENET_MDIO : INOUT STD_LOGIC;
			HPS_USB_DATA : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0);
			HPS_DDR3_DQ : INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
			HPS_SD_CMD : INOUT STD_LOGIC;
			HPS_ENET_TX_DATA, HPS_DDR3_DM : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
			HPS_DDR3_ODT, HPS_DDR3_RAS_N, HPS_DDR3_RESET_N : OUT STD_LOGIC;
			HPS_DDR3_CAS_N, HPS_DDR3_WE_N : OUT STD_LOGIC;
			HPS_ENET_MDC, HPS_ENET_TX_EN : OUT STD_LOGIC;
			HPS_USB_STP, HPS_SD_CLK, HPS_ENET_GTX_CLK : OUT STD_LOGIC);
			END ENTITY md5_project;
ARCHITECTURE Behaviour of md5_project IS
    component soc_system is
        port (
            clk_clk                                           : in    std_logic                     := 'X';             -- clk
            hps_0_h2f_reset_reset_n                           : out   std_logic;                                        -- reset_n
            hps_io_hps_io_emac1_inst_TX_CLK                   : out   std_logic;                                        -- hps_io_emac1_inst_TX_CLK
            hps_io_hps_io_emac1_inst_TXD0                     : out   std_logic;                                        -- hps_io_emac1_inst_TXD0
            hps_io_hps_io_emac1_inst_TXD1                     : out   std_logic;                                        -- hps_io_emac1_inst_TXD1
            hps_io_hps_io_emac1_inst_TXD2                     : out   std_logic;                                        -- hps_io_emac1_inst_TXD2
            hps_io_hps_io_emac1_inst_TXD3                     : out   std_logic;                                        -- hps_io_emac1_inst_TXD3
            hps_io_hps_io_emac1_inst_RXD0                     : in    std_logic                     := 'X';             -- hps_io_emac1_inst_RXD0
            hps_io_hps_io_emac1_inst_MDIO                     : inout std_logic                     := 'X';             -- hps_io_emac1_inst_MDIO
            hps_io_hps_io_emac1_inst_MDC                      : out   std_logic;                                        -- hps_io_emac1_inst_MDC
            hps_io_hps_io_emac1_inst_RX_CTL                   : in    std_logic                     := 'X';             -- hps_io_emac1_inst_RX_CTL
            hps_io_hps_io_emac1_inst_TX_CTL                   : out   std_logic;                                        -- hps_io_emac1_inst_TX_CTL
            hps_io_hps_io_emac1_inst_RX_CLK                   : in    std_logic                     := 'X';             -- hps_io_emac1_inst_RX_CLK
            hps_io_hps_io_emac1_inst_RXD1                     : in    std_logic                     := 'X';             -- hps_io_emac1_inst_RXD1
            hps_io_hps_io_emac1_inst_RXD2                     : in    std_logic                     := 'X';             -- hps_io_emac1_inst_RXD2
            hps_io_hps_io_emac1_inst_RXD3                     : in    std_logic                     := 'X';             -- hps_io_emac1_inst_RXD3
            hps_io_hps_io_sdio_inst_CMD                       : inout std_logic                     := 'X';             -- hps_io_sdio_inst_CMD
            hps_io_hps_io_sdio_inst_D0                        : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D0
            hps_io_hps_io_sdio_inst_D1                        : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D1
            hps_io_hps_io_sdio_inst_CLK                       : out   std_logic;                                        -- hps_io_sdio_inst_CLK
            hps_io_hps_io_sdio_inst_D2                        : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D2
            hps_io_hps_io_sdio_inst_D3                        : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D3
            hps_io_hps_io_usb1_inst_D0                        : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D0
            hps_io_hps_io_usb1_inst_D1                        : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D1
            hps_io_hps_io_usb1_inst_D2                        : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D2
            hps_io_hps_io_usb1_inst_D3                        : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D3
            hps_io_hps_io_usb1_inst_D4                        : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D4
            hps_io_hps_io_usb1_inst_D5                        : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D5
            hps_io_hps_io_usb1_inst_D6                        : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D6
            hps_io_hps_io_usb1_inst_D7                        : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D7
            hps_io_hps_io_usb1_inst_CLK                       : in    std_logic                     := 'X';             -- hps_io_usb1_inst_CLK
            hps_io_hps_io_usb1_inst_STP                       : out   std_logic;                                        -- hps_io_usb1_inst_STP
            hps_io_hps_io_usb1_inst_DIR                       : in    std_logic                     := 'X';             -- hps_io_usb1_inst_DIR
            hps_io_hps_io_usb1_inst_NXT                       : in    std_logic                     := 'X';             -- hps_io_usb1_inst_NXT
            memory_mem_a                                      : out   std_logic_vector(14 downto 0);                    -- mem_a
            memory_mem_ba                                     : out   std_logic_vector(2 downto 0);                     -- mem_ba
            memory_mem_ck                                     : out   std_logic;                                        -- mem_ck
            memory_mem_ck_n                                   : out   std_logic;                                        -- mem_ck_n
            memory_mem_cke                                    : out   std_logic;                                        -- mem_cke
            memory_mem_cs_n                                   : out   std_logic;                                        -- mem_cs_n
            memory_mem_ras_n                                  : out   std_logic;                                        -- mem_ras_n
            memory_mem_cas_n                                  : out   std_logic;                                        -- mem_cas_n
            memory_mem_we_n                                   : out   std_logic;                                        -- mem_we_n
            memory_mem_reset_n                                : out   std_logic;                                        -- mem_reset_n
            memory_mem_dq                                     : inout std_logic_vector(31 downto 0) := (others => 'X'); -- mem_dq
            memory_mem_dqs                                    : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs
            memory_mem_dqs_n                                  : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs_n
            memory_mem_odt                                    : out   std_logic;                                        -- mem_odt
            memory_mem_dm                                     : out   std_logic_vector(3 downto 0);                     -- mem_dm
            memory_oct_rzqin                                  : in    std_logic                     := 'X';             -- oct_rzqin
            reset_reset_n                                     : in    std_logic                     := 'X';             -- reset_n
            led_pio_external_connection_export                : out   std_logic_vector(9 downto 0);                     -- export
            switch_pio_external_connection_export             : in    std_logic_vector(9 downto 0)  := (others => 'X'); -- export
            md5_group_data_0_md5_group_data_md5_g_writeaddr   : out   std_logic_vector(8 downto 0);                     -- md5_g_writeaddr
            md5_group_data_0_md5_group_data_md5_g_readaddr    : out   std_logic_vector(6 downto 0);                     -- md5_g_readaddr
            md5_group_data_0_md5_group_data_md5_g_readdata    : in    std_logic_vector(31 downto 0) := (others => 'X'); -- md5_g_readdata
            md5_group_data_0_md5_group_data_md5_g_writedata   : out   std_logic_vector(31 downto 0);                    -- md5_g_writedata
            md5_group_control_0_md5_group_control_md5_g_start : out   std_logic_vector(31 downto 0);                    -- md5_g_start
            md5_group_control_0_md5_group_control_md5_g_reset : out   std_logic_vector(31 downto 0);                    -- md5_g_reset
            md5_group_control_0_md5_group_control_md5_g_done  : in    std_logic_vector(31 downto 0) := (others => 'X'); -- md5_g_done
            md5_group_control_0_md5_group_control_md5_g_wr    : out   std_logic                                         -- md5_g_wr
        );
    end component soc_system;
	 
	 

COMPONENT md5_group
	PORT( clk, wr							: IN STD_LOGIC;
			reset, start					: IN STD_LOGIC_VECTOR(31 DOWNTO 0);
			writedata						: IN STD_LOGIC_VECTOR(31 DOWNTO 0);
			writeaddr						: IN STD_LOGIC_VECTOR(8 DOWNTO 0);
			readaddr							: IN STD_LOGIC_VECTOR(6 DOWNTO 0);
			done								: OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
			readdata							: OUT STD_LOGIC_VECTOR(31 DOWNTO 0));
END COMPONENT;


			SIGNAL reset_reset_n: STD_LOGIC ;
			SIGNAL group_wr: STD_LOGIC ;
			SIGNAL done2 : STD_LOGIC_VECTOR(31 DOWNTO 0);
			SIGNAL group_reset, group_start					:  STD_LOGIC_VECTOR(31 DOWNTO 0);
			SIGNAL group_writedata						: STD_LOGIC_VECTOR(31 DOWNTO 0);
			SIGNAL group_readdata						: STD_LOGIC_VECTOR(31 DOWNTO 0);
			SIGNAL group_writeaddr						:  STD_LOGIC_VECTOR(8 DOWNTO 0);
			SIGNAL group_readaddr						:  STD_LOGIC_VECTOR(6 DOWNTO 0);
			
			
BEGIN
		u0 : component soc_system
		port map (
		clk_clk => CLOCK_50,
		reset_reset_n => '1',
		memory_mem_a => HPS_DDR3_ADDR,
		memory_mem_ba => HPS_DDR3_BA,
		memory_mem_ck => HPS_DDR3_CK_P,
		memory_mem_ck_n => HPS_DDR3_CK_N,
		memory_mem_cke => HPS_DDR3_CKE,
		memory_mem_cs_n => HPS_DDR3_CS_N,
		memory_mem_ras_n => HPS_DDR3_RAS_N,
		memory_mem_cas_n => HPS_DDR3_CAS_N,
		memory_mem_we_n => HPS_DDR3_WE_N,
		memory_mem_reset_n => HPS_DDR3_RESET_N,
		memory_mem_dq => HPS_DDR3_DQ,
		memory_mem_dqs => HPS_DDR3_DQS_P,
		memory_mem_dqs_n => HPS_DDR3_DQS_N,
		memory_mem_odt => HPS_DDR3_ODT,
		memory_mem_dm => HPS_DDR3_DM,
		memory_oct_rzqin => HPS_DDR3_RZQ,
		hps_io_hps_io_emac1_inst_TX_CLK => HPS_ENET_GTX_CLK,
		hps_io_hps_io_emac1_inst_TXD0 => HPS_ENET_TX_DATA(0),
		hps_io_hps_io_emac1_inst_TXD1 => HPS_ENET_TX_DATA(1),
		hps_io_hps_io_emac1_inst_TXD2 => HPS_ENET_TX_DATA(2),
		hps_io_hps_io_emac1_inst_TXD3 => HPS_ENET_TX_DATA(3),
		hps_io_hps_io_emac1_inst_RXD0 => HPS_ENET_RX_DATA(0),
		hps_io_hps_io_emac1_inst_MDIO => HPS_ENET_MDIO,
		hps_io_hps_io_emac1_inst_MDC => HPS_ENET_MDC,
		hps_io_hps_io_emac1_inst_RX_CTL => HPS_ENET_RX_DV,
		hps_io_hps_io_emac1_inst_TX_CTL => HPS_ENET_TX_EN,
		hps_io_hps_io_emac1_inst_RX_CLK => HPS_ENET_RX_CLK,
		hps_io_hps_io_emac1_inst_RXD1 => HPS_ENET_RX_DATA(1),
		hps_io_hps_io_emac1_inst_RXD2 => HPS_ENET_RX_DATA(2),
		hps_io_hps_io_emac1_inst_RXD3 => HPS_ENET_RX_DATA(3),
		hps_io_hps_io_sdio_inst_CMD => HPS_SD_CMD,
		hps_io_hps_io_sdio_inst_D0 => HPS_SD_DATA(0),
		hps_io_hps_io_sdio_inst_D1 => HPS_SD_DATA(1),
		hps_io_hps_io_sdio_inst_CLK => HPS_SD_CLK,
		hps_io_hps_io_sdio_inst_D2 => HPS_SD_DATA(2),
		hps_io_hps_io_sdio_inst_D3 => HPS_SD_DATA(3),
		hps_io_hps_io_usb1_inst_D0 => HPS_USB_DATA(0),
		hps_io_hps_io_usb1_inst_D1 => HPS_USB_DATA(1),
		hps_io_hps_io_usb1_inst_D2 => HPS_USB_DATA(2),
		hps_io_hps_io_usb1_inst_D3 => HPS_USB_DATA(3),
		hps_io_hps_io_usb1_inst_D4 => HPS_USB_DATA(4),
		hps_io_hps_io_usb1_inst_D5 => HPS_USB_DATA(5),
		hps_io_hps_io_usb1_inst_D6 => HPS_USB_DATA(6),
		hps_io_hps_io_usb1_inst_D7 => HPS_USB_DATA(7),
		hps_io_hps_io_usb1_inst_CLK => HPS_USB_CLKOUT,
		hps_io_hps_io_usb1_inst_STP => HPS_USB_STP,
		hps_io_hps_io_usb1_inst_DIR => HPS_USB_DIR,
		hps_io_hps_io_usb1_inst_NXT => HPS_USB_NXT,
		hps_0_h2f_reset_reset_n => reset_reset_n,
		md5_group_control_0_md5_group_control_md5_g_wr    => group_wr,
      md5_group_control_0_md5_group_control_md5_g_start => group_start,
      md5_group_control_0_md5_group_control_md5_g_reset => group_reset,
      md5_group_control_0_md5_group_control_md5_g_done  => done2,
      md5_group_data_0_md5_group_data_md5_g_writeaddr   => group_writeaddr,
      md5_group_data_0_md5_group_data_md5_g_readaddr    => group_readaddr,
      md5_group_data_0_md5_group_data_md5_g_readdata    => group_readdata,
      md5_group_data_0_md5_group_data_md5_g_writedata   => group_writedata
		);
		g0 : md5_group
			PORT MAP (clk => CLOCK_50, wr	=> group_wr, reset => group_reset ,start => group_start,
				writedata => group_writedata, writeaddr => group_writeaddr, readaddr => group_readaddr,
				done => done2, readdata => group_readdata);
END Behaviour;
