# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SCSDDR_TT.srcs/sources_1/ip/sddrtt_timer/sim/sddrtt_timer.vhd" \
"../../../../SCSDDR_TT.srcs/sources_1/imports/new/SDDR_TT.vhd" \
"../../../../SCSDDR_TT.srcs/sources_1/new/TT_SLICER.vhd" \
"../../../../SCSDDR_TT.ip_user_files/bd/SDDR_TT_M/ip/SDDR_TT_M_SDDR_TT_0_0/sim/SDDR_TT_M_SDDR_TT_0_0.vhd" \
"../../../../SCSDDR_TT.ip_user_files/bd/SDDR_TT_M/ip/SDDR_TT_M_TT_SLICER_0_0/sim/SDDR_TT_M_TT_SLICER_0_0.vhd" \
"../../../../SCSDDR_TT.ip_user_files/bd/SDDR_TT_M/sim/SDDR_TT_M.vhd" \
"../../../../SCSDDR_TT.srcs/sources_1/bd/SDDR_TT_M/hdl/SDDR_TT_M_wrapper.vhd" \
"../../../../SCSDDR_TT.srcs/sim_1/new/test_tb.vhd" \

# Do not sort compile order
nosort
