// Seed: 1395205213
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input wor id_2,
    input uwire id_3,
    input supply0 id_4,
    input uwire id_5,
    output tri id_6,
    output tri id_7,
    input uwire id_8,
    input uwire id_9
);
  logic id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
  parameter id_12 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_2
  );
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = 1 + -1;
endmodule
