<profile>

<section name = "Vitis HLS Report for 'dct'" level="0">
<item name = "Date">Fri Feb 14 10:51:03 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">dct_solution5</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.508 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">583, 583, 5.830 us, 5.830 us, 584, 584, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344">dct_Pipeline_RD_Loop_Row_RD_Loop_Col, 68, 68, 0.680 us, 0.680 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366">dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, 68, 68, 0.680 us, 0.680 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_dct_1d_fu_379">dct_1d, 16, 16, 0.160 us, 0.160 us, 9, 9, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425">dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, 68, 68, 0.680 us, 0.680 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431">dct_Pipeline_WR_Loop_Row_WR_Loop_Col, 68, 68, 0.680 us, 0.680 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row_DCT_Loop">152, 152, 19, -, -, 8, no</column>
<column name="- Col_DCT_Loop">152, 152, 19, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 52, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 8, 831, 836, -</column>
<column name="Memory">3, -, 256, 32, 0</column>
<column name="Multiplexer">-, -, 0, 752, -</column>
<column name="Register">-, -, 287, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 3, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_dct_1d_fu_379">dct_1d, 0, 8, 679, 238, 0</column>
<column name="grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344">dct_Pipeline_RD_Loop_Row_RD_Loop_Col, 0, 0, 42, 146, 0</column>
<column name="grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431">dct_Pipeline_WR_Loop_Row_WR_Loop_Col, 0, 0, 34, 146, 0</column>
<column name="grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425">dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, 0, 0, 40, 160, 0</column>
<column name="grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366">dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, 0, 0, 36, 146, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="col_inbuf_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="col_inbuf_1_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="col_inbuf_2_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="col_inbuf_3_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="col_inbuf_4_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="col_inbuf_5_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="col_inbuf_6_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="col_inbuf_7_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_8_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_9_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_10_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_11_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_12_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_13_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_14_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="row_outbuf_U">row_outbuf_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
<column name="col_outbuf_U">row_outbuf_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
<column name="buf_2d_out_U">row_outbuf_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln60_fu_452_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln74_fu_493_p2">+, 0, 0, 13, 4, 1</column>
<column name="icmp_ln60_fu_446_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="icmp_ln74_fu_487_p2">icmp, 0, 0, 13, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 13, 1, 13</column>
<column name="buf_2d_in_10_address0">9, 2, 3, 6</column>
<column name="buf_2d_in_10_ce0">9, 2, 1, 2</column>
<column name="buf_2d_in_10_we0">9, 2, 1, 2</column>
<column name="buf_2d_in_11_address0">9, 2, 3, 6</column>
<column name="buf_2d_in_11_ce0">9, 2, 1, 2</column>
<column name="buf_2d_in_11_we0">9, 2, 1, 2</column>
<column name="buf_2d_in_12_address0">9, 2, 3, 6</column>
<column name="buf_2d_in_12_ce0">9, 2, 1, 2</column>
<column name="buf_2d_in_12_we0">9, 2, 1, 2</column>
<column name="buf_2d_in_13_address0">9, 2, 3, 6</column>
<column name="buf_2d_in_13_ce0">9, 2, 1, 2</column>
<column name="buf_2d_in_13_we0">9, 2, 1, 2</column>
<column name="buf_2d_in_14_address0">9, 2, 3, 6</column>
<column name="buf_2d_in_14_ce0">9, 2, 1, 2</column>
<column name="buf_2d_in_14_we0">9, 2, 1, 2</column>
<column name="buf_2d_in_8_address0">9, 2, 3, 6</column>
<column name="buf_2d_in_8_ce0">9, 2, 1, 2</column>
<column name="buf_2d_in_8_we0">9, 2, 1, 2</column>
<column name="buf_2d_in_9_address0">9, 2, 3, 6</column>
<column name="buf_2d_in_9_ce0">9, 2, 1, 2</column>
<column name="buf_2d_in_9_we0">9, 2, 1, 2</column>
<column name="buf_2d_in_address0">9, 2, 3, 6</column>
<column name="buf_2d_in_ce0">9, 2, 1, 2</column>
<column name="buf_2d_in_we0">9, 2, 1, 2</column>
<column name="buf_2d_out_address0">14, 3, 6, 18</column>
<column name="buf_2d_out_ce0">14, 3, 1, 3</column>
<column name="buf_2d_out_we0">9, 2, 1, 2</column>
<column name="col_inbuf_1_address0">9, 2, 3, 6</column>
<column name="col_inbuf_1_ce0">9, 2, 1, 2</column>
<column name="col_inbuf_1_we0">9, 2, 1, 2</column>
<column name="col_inbuf_2_address0">9, 2, 3, 6</column>
<column name="col_inbuf_2_ce0">9, 2, 1, 2</column>
<column name="col_inbuf_2_we0">9, 2, 1, 2</column>
<column name="col_inbuf_3_address0">9, 2, 3, 6</column>
<column name="col_inbuf_3_ce0">9, 2, 1, 2</column>
<column name="col_inbuf_3_we0">9, 2, 1, 2</column>
<column name="col_inbuf_4_address0">9, 2, 3, 6</column>
<column name="col_inbuf_4_ce0">9, 2, 1, 2</column>
<column name="col_inbuf_4_we0">9, 2, 1, 2</column>
<column name="col_inbuf_5_address0">9, 2, 3, 6</column>
<column name="col_inbuf_5_ce0">9, 2, 1, 2</column>
<column name="col_inbuf_5_we0">9, 2, 1, 2</column>
<column name="col_inbuf_6_address0">9, 2, 3, 6</column>
<column name="col_inbuf_6_ce0">9, 2, 1, 2</column>
<column name="col_inbuf_6_we0">9, 2, 1, 2</column>
<column name="col_inbuf_7_address0">9, 2, 3, 6</column>
<column name="col_inbuf_7_ce0">9, 2, 1, 2</column>
<column name="col_inbuf_7_we0">9, 2, 1, 2</column>
<column name="col_inbuf_address0">9, 2, 3, 6</column>
<column name="col_inbuf_ce0">9, 2, 1, 2</column>
<column name="col_inbuf_we0">9, 2, 1, 2</column>
<column name="col_outbuf_address0">14, 3, 6, 18</column>
<column name="col_outbuf_ce0">14, 3, 1, 3</column>
<column name="col_outbuf_we0">9, 2, 1, 2</column>
<column name="grp_dct_1d_fu_379_dst_offset">14, 3, 3, 9</column>
<column name="grp_dct_1d_fu_379_src_0_val">14, 3, 16, 48</column>
<column name="grp_dct_1d_fu_379_src_1_val">14, 3, 16, 48</column>
<column name="grp_dct_1d_fu_379_src_2_val">14, 3, 16, 48</column>
<column name="grp_dct_1d_fu_379_src_3_val">14, 3, 16, 48</column>
<column name="grp_dct_1d_fu_379_src_4_val">14, 3, 16, 48</column>
<column name="grp_dct_1d_fu_379_src_5_val">14, 3, 16, 48</column>
<column name="grp_dct_1d_fu_379_src_6_val">14, 3, 16, 48</column>
<column name="grp_dct_1d_fu_379_src_7_val">14, 3, 16, 48</column>
<column name="i_1_fu_148">9, 2, 4, 8</column>
<column name="i_fu_68">9, 2, 4, 8</column>
<column name="row_outbuf_address0">14, 3, 6, 18</column>
<column name="row_outbuf_ce0">14, 3, 1, 3</column>
<column name="row_outbuf_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="buf_1_load_reg_587">16, 0, 16, 0</column>
<column name="buf_2_load_reg_592">16, 0, 16, 0</column>
<column name="buf_3_load_reg_597">16, 0, 16, 0</column>
<column name="buf_4_load_reg_602">16, 0, 16, 0</column>
<column name="buf_5_load_reg_607">16, 0, 16, 0</column>
<column name="buf_6_load_reg_612">16, 0, 16, 0</column>
<column name="buf_7_load_reg_617">16, 0, 16, 0</column>
<column name="buf_load_reg_582">16, 0, 16, 0</column>
<column name="col_inbuf_1_load_reg_675">16, 0, 16, 0</column>
<column name="col_inbuf_2_load_reg_680">16, 0, 16, 0</column>
<column name="col_inbuf_3_load_reg_685">16, 0, 16, 0</column>
<column name="col_inbuf_4_load_reg_690">16, 0, 16, 0</column>
<column name="col_inbuf_5_load_reg_695">16, 0, 16, 0</column>
<column name="col_inbuf_6_load_reg_700">16, 0, 16, 0</column>
<column name="col_inbuf_7_load_reg_705">16, 0, 16, 0</column>
<column name="col_inbuf_load_reg_670">16, 0, 16, 0</column>
<column name="grp_dct_1d_fu_379_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_fu_148">4, 0, 4, 0</column>
<column name="i_fu_68">4, 0, 4, 0</column>
<column name="trunc_ln60_reg_530">3, 0, 3, 0</column>
<column name="trunc_ln74_reg_625">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
