TimeQuest Timing Analyzer report for audio_synth_top
Tue Jun 12 21:45:48 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_div:clk_div_1|count[1]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'clock_div:clk_div_1|count[1]'
 15. Slow Model Recovery: 'clock_div:clk_div_1|count[1]'
 16. Slow Model Removal: 'clock_div:clk_div_1|count[1]'
 17. Slow Model Minimum Pulse Width: 'clock_div:clk_div_1|count[1]'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clock_div:clk_div_1|count[1]'
 29. Fast Model Setup: 'CLOCK_50'
 30. Fast Model Hold: 'CLOCK_50'
 31. Fast Model Hold: 'clock_div:clk_div_1|count[1]'
 32. Fast Model Recovery: 'clock_div:clk_div_1|count[1]'
 33. Fast Model Removal: 'clock_div:clk_div_1|count[1]'
 34. Fast Model Minimum Pulse Width: 'clock_div:clk_div_1|count[1]'
 35. Fast Model Minimum Pulse Width: 'CLOCK_50'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; audio_synth_top                                                   ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                     ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; Clock Name                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                          ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; CLOCK_50                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                     ;
; clock_div:clk_div_1|count[1] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_div:clk_div_1|count[1] } ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                      ;
+-------------+-----------------+------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                   ; Note                                                          ;
+-------------+-----------------+------------------------------+---------------------------------------------------------------+
; 40.67 MHz   ; 40.67 MHz       ; clock_div:clk_div_1|count[1] ;                                                               ;
; 1162.79 MHz ; 380.08 MHz      ; CLOCK_50                     ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow Model Setup Summary                               ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; clock_div:clk_div_1|count[1] ; -23.591 ; -2846.183     ;
; CLOCK_50                     ; 0.140   ; 0.000         ;
+------------------------------+---------+---------------+


+-------------------------------------------------------+
; Slow Model Hold Summary                               ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -2.695 ; -2.695        ;
; clock_div:clk_div_1|count[1] ; 0.445  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow Model Recovery Summary                           ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_div:clk_div_1|count[1] ; -2.465 ; -532.424      ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow Model Removal Summary                           ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; clock_div:clk_div_1|count[1] ; 2.534 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_div:clk_div_1|count[1] ; -2.064 ; -1109.138     ;
; CLOCK_50                     ; -1.631 ; -4.075        ;
+------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_div:clk_div_1|count[1]'                                                                                                                                                                                                             ;
+---------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                            ; To Node                                                              ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -23.591 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[0]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.621     ;
; -23.591 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[0]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.621     ;
; -23.590 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[0]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.620     ;
; -23.590 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[0]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.620     ;
; -23.588 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[0]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.618     ;
; -23.588 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[0]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.618     ;
; -23.524 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[1]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.554     ;
; -23.524 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[1]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.554     ;
; -23.523 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[1]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.553     ;
; -23.523 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[1]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.553     ;
; -23.521 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[1]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.551     ;
; -23.521 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[1]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.551     ;
; -23.445 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[2]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.475     ;
; -23.445 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[2]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.475     ;
; -23.444 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[2]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.474     ;
; -23.444 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[2]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.474     ;
; -23.442 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[2]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.472     ;
; -23.442 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[2]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.472     ;
; -23.408 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[3]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.438     ;
; -23.408 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[3]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.438     ;
; -23.407 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[3]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.437     ;
; -23.407 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[3]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.437     ;
; -23.405 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[3]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.435     ;
; -23.405 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[3]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.435     ;
; -23.323 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[4]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.353     ;
; -23.323 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[4]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.353     ;
; -23.322 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[4]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.352     ;
; -23.322 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[4]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.352     ;
; -23.320 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[4]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.350     ;
; -23.320 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[4]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.350     ;
; -23.207 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[5]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.237     ;
; -23.207 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[5]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.237     ;
; -23.206 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[5]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.236     ;
; -23.206 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[5]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.236     ;
; -23.204 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[5]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.234     ;
; -23.204 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[5]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.234     ;
; -23.108 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[6]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.138     ;
; -23.108 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[6]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.138     ;
; -23.107 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[6]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.137     ;
; -23.107 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[6]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.137     ;
; -23.105 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[6]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.135     ;
; -23.105 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[6]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.135     ;
; -23.094 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[7]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.124     ;
; -23.094 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[7]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.124     ;
; -23.093 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[7]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.123     ;
; -23.093 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[7]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.123     ;
; -23.091 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[7]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.121     ;
; -23.091 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[7]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 24.121     ;
; -22.873 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[8]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.907     ;
; -22.873 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[8]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.907     ;
; -22.872 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[8]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.906     ;
; -22.872 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[8]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.906     ;
; -22.870 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[8]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.904     ;
; -22.870 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[8]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.904     ;
; -22.836 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[9]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.870     ;
; -22.836 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[9]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.870     ;
; -22.835 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[9]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.869     ;
; -22.835 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[9]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.869     ;
; -22.833 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[9]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.867     ;
; -22.833 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[9]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.867     ;
; -22.721 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[10] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.755     ;
; -22.721 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[10] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.755     ;
; -22.720 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[10] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.754     ;
; -22.720 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[10] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.754     ;
; -22.718 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[10] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.752     ;
; -22.718 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[10] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.752     ;
; -22.674 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[11] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.708     ;
; -22.674 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[11] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.708     ;
; -22.673 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[11] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.707     ;
; -22.673 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[11] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.707     ;
; -22.671 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[11] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.705     ;
; -22.671 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[11] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.705     ;
; -22.543 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[12] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.577     ;
; -22.543 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[12] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.577     ;
; -22.542 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[12] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.576     ;
; -22.542 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[12] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.576     ;
; -22.540 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[12] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.574     ;
; -22.540 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[12] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.574     ;
; -22.478 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[13] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.512     ;
; -22.478 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[13] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.512     ;
; -22.477 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[13] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.511     ;
; -22.477 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[13] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.511     ;
; -22.475 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[13] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.509     ;
; -22.475 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[13] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.509     ;
; -22.401 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[14] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.435     ;
; -22.401 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[14] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.435     ;
; -22.400 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[14] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.434     ;
; -22.400 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[14] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.434     ;
; -22.398 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[14] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.432     ;
; -22.398 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[14] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.432     ;
; -22.366 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[15] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.400     ;
; -22.366 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[15] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.400     ;
; -22.365 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[15] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.399     ;
; -22.365 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[15] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.399     ;
; -22.363 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[15] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.397     ;
; -22.363 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[15] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 23.397     ;
; -21.444 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[16] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 22.478     ;
; -21.444 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[16] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 22.478     ;
; -21.443 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[16] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 22.477     ;
; -21.443 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[16] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 22.477     ;
+---------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                              ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.140 ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[1] ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; 0.000      ; 0.898      ;
; 0.307 ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[0] ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; 0.000      ; 0.731      ;
; 2.947 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; 0.500        ; 2.863      ; 0.731      ;
; 3.447 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; 1.000        ; 2.863      ; 0.731      ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; -2.695 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; 0.000        ; 2.863      ; 0.731      ;
; -2.195 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; -0.500       ; 2.863      ; 0.731      ;
; 0.445  ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[0] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.612  ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[1] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_div:clk_div_1|count[1]'                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.445 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|bclk                    ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|bclk                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_l           ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_l           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_l            ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_l            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.load              ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.load              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_r            ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_r            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_r           ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_r           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_ctrl:audio|fir_core:filter_l|fir_state.idle                  ; audio_ctrl:audio|fir_core:filter_l|fir_state.idle                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dds:sin_gen|workaround                                             ; dds:sin_gen|workaround                                             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|bit_count[0]                                     ; i2c_master:master|bit_count[0]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|bit_count[2]                                     ; i2c_master:master|bit_count[2]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|byte_count[0]                                    ; i2c_master:master|byte_count[0]                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|byte_count[1]                                    ; i2c_master:master|byte_count[1]                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE                   ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|ack                                              ; i2c_master:master|ack                                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_ctrl:codec|regcount[2]                                       ; codec_ctrl:codec|regcount[2]                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_ctrl:codec|regcount[0]                                       ; codec_ctrl:codec|regcount[0]                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_ctrl:codec|regcount[1]                                       ; codec_ctrl:codec|regcount[1]                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|data[2]                                          ; i2c_master:master|data[2]                                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|sda                                              ; i2c_master:master|sda                                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP                        ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_ctrl:codec|state.WAIT_WRITE                                  ; codec_ctrl:codec|state.WAIT_WRITE                                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_ctrl:codec|state.IDLE                                        ; codec_ctrl:codec|state.IDLE                                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|fsm_state.S_IDLE                                 ; i2c_master:master|fsm_state.S_IDLE                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|fsm_state.S_SEND_BYTE                            ; i2c_master:master|fsm_state.S_SEND_BYTE                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|bit_count[1]                                     ; i2c_master:master|bit_count[1]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|scl                                              ; i2c_master:master|scl                                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[0]                      ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[0]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.611 ; sync_block:reset_sync|shiftreg[2]                                  ; sync_block:reset_sync|shiftreg[1]                                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.897      ;
; 0.617 ; i2c_master:master|data[22]                                         ; i2c_master:master|data[23]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[4]                      ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[5]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.903      ;
; 0.619 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[9]                    ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[9]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[4]                     ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[5]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; i2c_master:master|data[5]                                          ; i2c_master:master|data[6]                                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; i2c_master:master|data[9]                                          ; i2c_master:master|data[10]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[8]                      ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[9]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[10]                     ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[11]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; i2c_master:master|data[11]                                         ; i2c_master:master|data[12]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; i2c_master:master|data[15]                                         ; i2c_master:master|data[16]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[9]                      ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[10]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; i2c_master:master|data[8]                                          ; i2c_master:master|data[9]                                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; i2c_master:master|data[13]                                         ; i2c_master:master|data[14]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; i2c_master:master|data[16]                                         ; i2c_master:master|data[17]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; dds:sin_gen|count[18]                                              ; dds:sin_gen|count[18]                                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; i2c_master:master|data[7]                                          ; i2c_master:master|data[8]                                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; i2c_master:master|data[17]                                         ; i2c_master:master|data[18]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; i2c_master:master|data[20]                                         ; i2c_master:master|data[21]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.911      ;
; 0.628 ; audio_ctrl:audio|fir_core:filter_l|fir_state.sample_rdy            ; audio_ctrl:audio|fir_core:filter_l|fir_state.idle                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; audio_ctrl:audio|fir_core:filter_l|fir_state.tap_0                 ; audio_ctrl:audio|fir_core:filter_l|fir_state.tap_x_waitrd          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; codec_ctrl:codec|state.START_WRITE                                 ; codec_ctrl:codec|state.WAIT_WRITE                                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; i2c_master:master|bit_count[0]                                     ; i2c_master:master|bit_count[1]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.916      ;
; 0.632 ; i2c_master:master|clk_mask[0]                                      ; i2c_master:master|clk_edge_mask[0]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.918      ;
; 0.635 ; i2c_master:master|bit_count[0]                                     ; i2c_master:master|bit_count[2]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.921      ;
; 0.637 ; audio_ctrl:audio|fir_core:filter_l|addr_offset[7]                  ; audio_ctrl:audio|fir_core:filter_l|addr_offset[7]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.923      ;
; 0.642 ; i2c_master:master|clk_edge_mask[1]                                 ; i2c_master:master|write_done                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.928      ;
; 0.645 ; i2c_master:master|clk_divider[4]                                   ; i2c_master:master|clk_divider[4]                                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.931      ;
; 0.648 ; i2c_master:master|clk_divider[4]                                   ; i2c_master:master|clk_mask[1]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.934      ;
; 0.648 ; i2c_master:master|clk_divider[3]                                   ; i2c_master:master|clk_edge_mask[2]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.934      ;
; 0.649 ; i2c_master:master|clk_divider[3]                                   ; i2c_master:master|clk_mask[0]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.935      ;
; 0.672 ; codec_ctrl:codec|regcount[0]                                       ; codec_ctrl:codec|regcount[1]                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.958      ;
; 0.686 ; codec_ctrl:codec|state.WAIT_WRITE                                  ; codec_ctrl:codec|regcount[0]                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.972      ;
; 0.728 ; i2c_master:master|data[19]                                         ; i2c_master:master|data[20]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.014      ;
; 0.745 ; i2c_master:master|clk_mask[1]                                      ; i2c_master:master|clk_edge_mask[1]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.031      ;
; 0.768 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[4]                    ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[4]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.054      ;
; 0.769 ; i2c_master:master|data[21]                                         ; i2c_master:master|data[22]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.055      ;
; 0.771 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[3]                     ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[4]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.057      ;
; 0.772 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[6]                    ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[6]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.058      ;
; 0.774 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[8]                     ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[9]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.060      ;
; 0.775 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[11]                    ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[12]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.775 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[4]                      ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[5]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.776 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[3]                      ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[4]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.776 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[11]                     ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[12]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.776 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[12]                     ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[13]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.776 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[13]                     ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[14]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.778 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[12]                    ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[13]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.064      ;
; 0.779 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[9]                     ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[10]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.780 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[5]                      ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[6]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.066      ;
; 0.789 ; i2c_master:master|clk_mask[1]                                      ; i2c_master:master|clk_edge_mask[2]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.075      ;
; 0.804 ; i2c_master:master|fsm_state.S_WAIT_FOR_START                       ; i2c_master:master|fsm_state.S_START                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.090      ;
; 0.805 ; i2c_master:master|clk_edge_mask[2]                                 ; i2c_master:master|write_done                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.091      ;
; 0.806 ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP                        ; i2c_master:master|fsm_state.S_STOP                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.092      ;
; 0.815 ; i2c_master:master|fsm_state.S_IDLE                                 ; i2c_master:master|fsm_state.S_WAIT_FOR_START                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.101      ;
; 0.850 ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[14]                    ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[15]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.135      ;
; 0.856 ; i2c_master:master|byte_count[0]                                    ; i2c_master:master|byte_count[1]                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.142      ;
; 0.858 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[12]                   ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[12]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.144      ;
; 0.877 ; i2c_master:master|fsm_state.S_STOP                                 ; i2c_master:master|scl                                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.163      ;
; 0.887 ; i2c_master:master|fsm_state.S_SEND_BYTE                            ; i2c_master:master|fsm_state.S_ACK_BYTE                             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.172      ;
; 0.899 ; codec_ctrl:codec|state.START_WRITE                                 ; i2c_master:master|fsm_state.S_IDLE                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.002     ; 1.183      ;
; 0.922 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.load              ; dds:sin_gen|workaround                                             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.208      ;
; 0.935 ; i2c_master:master|ack_error                                        ; i2c_master:master|write_done                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.221      ;
; 0.953 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[7]                    ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[7]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.239      ;
; 0.955 ; i2c_master:master|ack                                              ; i2c_master:master|ack_error                                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.241      ;
; 0.958 ; dds:sin_gen|count[9]                                               ; dds:sin_gen|count[9]                                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.244      ;
; 0.960 ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[12]                     ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[13]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.246      ;
; 0.962 ; i2c_master:master|data[10]                                         ; i2c_master:master|data[11]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.248      ;
; 0.962 ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[15]                   ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[15]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.248      ;
; 0.963 ; dds:sin_gen|count[10]                                              ; dds:sin_gen|count[10]                                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.249      ;
; 0.964 ; dds:sin_gen|count[0]                                               ; dds:sin_gen|count[0]                                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.250      ;
; 0.964 ; dds:sin_gen|count[7]                                               ; dds:sin_gen|count[7]                                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.250      ;
; 0.966 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[5]                    ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[5]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.252      ;
; 0.968 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[9] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[9] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.254      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock_div:clk_div_1|count[1]'                                                                                                                                                           ;
+--------+-----------------------------------+-----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -2.465 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[0]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.173      ; 3.584      ;
; -2.465 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[1]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.173      ; 3.584      ;
; -2.465 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[2]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.173      ; 3.584      ;
; -2.465 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[3]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.173      ; 3.584      ;
; -2.465 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[4]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.173      ; 3.584      ;
; -2.465 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[5]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.173      ; 3.584      ;
; -2.465 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[6]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.173      ; 3.584      ;
; -2.465 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[7]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.173      ; 3.584      ;
; -2.465 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[8]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.173      ; 3.584      ;
; -2.465 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[9]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.173      ; 3.584      ;
; -2.465 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[10]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.173      ; 3.584      ;
; -2.465 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[11]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.173      ; 3.584      ;
; -2.465 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[12]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.173      ; 3.584      ;
; -2.465 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[13]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.173      ; 3.584      ;
; -2.465 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[14]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.173      ; 3.584      ;
; -2.465 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[15]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.173      ; 3.584      ;
; -2.464 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[0]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.181      ; 3.591      ;
; -2.464 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[1]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.181      ; 3.591      ;
; -2.464 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[2]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.181      ; 3.591      ;
; -2.464 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[3]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.181      ; 3.591      ;
; -2.464 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[4]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.181      ; 3.591      ;
; -2.464 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[5]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.181      ; 3.591      ;
; -2.464 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[6]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.181      ; 3.591      ;
; -2.464 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[7]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.181      ; 3.591      ;
; -2.464 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[8]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.181      ; 3.591      ;
; -2.464 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[9]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.181      ; 3.591      ;
; -2.464 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[10]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.181      ; 3.591      ;
; -2.464 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[11]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.181      ; 3.591      ;
; -2.464 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[12]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.181      ; 3.591      ;
; -2.464 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[13]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.181      ; 3.591      ;
; -2.464 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[14]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.181      ; 3.591      ;
; -2.464 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[15]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.181      ; 3.591      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|bclk           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.035     ; 2.803      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[0]       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.035     ; 2.803      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[1]       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.035     ; 2.803      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[2]       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.035     ; 2.803      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[3]       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.035     ; 2.803      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[4]       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.035     ; 2.803      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[5]       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.035     ; 2.803      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[6]       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.035     ; 2.803      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_l  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.039     ; 2.799      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_l   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.039     ; 2.799      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.load     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.039     ; 2.799      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_r   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.039     ; 2.799      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_r  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.039     ; 2.799      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[0]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.036     ; 2.802      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[1]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.036     ; 2.802      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[2]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.036     ; 2.802      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[3]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.036     ; 2.802      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[4]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.036     ; 2.802      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[5]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.036     ; 2.802      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[6]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.036     ; 2.802      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[7]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.036     ; 2.802      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[8]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.036     ; 2.802      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[9]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.036     ; 2.802      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[10]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.036     ; 2.802      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[11]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.036     ; 2.802      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[12]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.036     ; 2.802      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[13]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.036     ; 2.802      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[14]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.036     ; 2.802      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[15]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.034     ; 2.804      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|mode.Gen_NoF                             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.034     ; 2.804      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_state.idle         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 2.805      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_state.tap_0        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 2.805      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_state.tap_x_waitrd ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 2.805      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_state.tap_x_mac    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.031     ; 2.807      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_state.sample_rdy   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 2.805      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|mode.ADC_F                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.034     ; 2.804      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[0]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.035     ; 2.803      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|mode.Gen_F                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.034     ; 2.804      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|workaround                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.039     ; 2.799      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[0]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.039     ; 2.799      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[1]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.039     ; 2.799      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[2]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.039     ; 2.799      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[3]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.039     ; 2.799      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[4]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.039     ; 2.799      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[5]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.039     ; 2.799      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[6]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.039     ; 2.799      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[7]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.039     ; 2.799      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[8]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.039     ; 2.799      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|addr_offset[1]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.031     ; 2.807      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|addr_offset[2]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.031     ; 2.807      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|addr_offset[3]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.031     ; 2.807      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|addr_offset[4]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.031     ; 2.807      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|addr_offset[5]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.031     ; 2.807      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|addr_offset[6]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.031     ; 2.807      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|addr_offset[7]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.031     ; 2.807      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|addr_offset[0]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.031     ; 2.807      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|mode.ADC_NoF                             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.034     ; 2.804      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[0]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 2.805      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[0]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 2.805      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[14]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.031     ; 2.807      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[12]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.032     ; 2.806      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[11]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.032     ; 2.806      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[9]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.032     ; 2.806      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[7]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.032     ; 2.806      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[6]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.032     ; 2.806      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[4]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.032     ; 2.806      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[3]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.031     ; 2.807      ;
; -1.800 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[1]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.031     ; 2.807      ;
+--------+-----------------------------------+-----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock_div:clk_div_1|count[1]'                                                                                                                                                                      ;
+-------+-----------------------------------+----------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                              ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+----------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[1]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.012     ; 2.808      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[2]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.012     ; 2.808      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[3]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.012     ; 2.808      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[4]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.012     ; 2.808      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_mask[1]                                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.012     ; 2.808      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[1]                                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.012     ; 2.808      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_mask[0]                                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.012     ; 2.808      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[2]                                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.012     ; 2.808      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[0]                                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.012     ; 2.808      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[0]                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 2.810      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[2]                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 2.810      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_ACK_BYTE                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 2.809      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|byte_count[0]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 2.810      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|byte_count[1]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 2.810      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 2.809      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|ack                                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.012     ; 2.808      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|ack_error                                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.012     ; 2.808      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[19]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 2.810      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[20]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 2.810      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[21]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 2.810      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[22]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 2.810      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[23]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 2.810      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|sda                                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 2.809      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 2.809      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_STOP                                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 2.809      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|write_done                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.012     ; 2.808      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_IDLE                                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 2.809      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_START                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 2.809      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_START                                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 2.809      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_SEND_BYTE                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 2.810      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[1]                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 2.810      ;
; 2.534 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|scl                                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 2.809      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[0]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.014     ; 2.807      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.014     ; 2.807      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.014     ; 2.807      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.014     ; 2.807      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.014     ; 2.807      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.014     ; 2.807      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.014     ; 2.807      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.014     ; 2.807      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|flag_count_on  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.025     ; 2.796      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[8]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.025     ; 2.796      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[9]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.025     ; 2.796      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[10]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.025     ; 2.796      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[11]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.025     ; 2.796      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[12]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.025     ; 2.796      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[13]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.025     ; 2.796      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[14]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.025     ; 2.796      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[15]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.025     ; 2.796      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[16]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.025     ; 2.796      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[2]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.009     ; 2.812      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[3]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.009     ; 2.812      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[0]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.009     ; 2.812      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[1]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.009     ; 2.812      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[0]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.008     ; 2.813      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[1]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.008     ; 2.813      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[2]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.008     ; 2.813      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[3]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.008     ; 2.813      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[4]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.008     ; 2.813      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[5]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 2.814      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[6]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 2.814      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[7]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 2.814      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[8]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 2.814      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[9]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 2.814      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[10]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 2.814      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[11]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 2.814      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[12]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 2.814      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[13]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 2.814      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[14]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 2.814      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[15]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 2.814      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[16]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 2.814      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[17]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 2.814      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[18]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 2.814      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|state.WAIT_WRITE                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.009     ; 2.812      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|state.IDLE                                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.009     ; 2.812      ;
; 2.535 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|state.START_WRITE                                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.009     ; 2.812      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[0]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 2.801      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[0]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 2.805      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[1]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 2.801      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[1]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 2.805      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[2]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 2.801      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[2]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 2.805      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[3]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 2.801      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[3]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 2.805      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[4]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 2.801      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[4]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 2.805      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[5]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 2.801      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[5]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 2.805      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[6]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 2.801      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[6]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 2.805      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[7]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 2.801      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[7]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 2.805      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[8]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 2.801      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[9]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 2.801      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[10] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 2.801      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[11] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 2.801      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[12] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 2.801      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[13] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 2.801      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[14] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 2.801      ;
; 2.536 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[15] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 2.801      ;
+-------+-----------------------------------+----------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_div:clk_div_1|count[1]'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a12~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div_1|count[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div_1|count[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div_1|count[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div_1|count[1]|clk       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; AUD_ADCDAT ; clock_div:clk_div_1|count[1] ; 5.943 ; 5.943 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT   ; clock_div:clk_div_1|count[1] ; 6.471 ; 6.471 ; Rise       ; clock_div:clk_div_1|count[1] ;
; KEY[*]     ; clock_div:clk_div_1|count[1] ; 4.539 ; 4.539 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[0]    ; clock_div:clk_div_1|count[1] ; 3.854 ; 3.854 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[1]    ; clock_div:clk_div_1|count[1] ; 4.301 ; 4.301 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[2]    ; clock_div:clk_div_1|count[1] ; 4.539 ; 4.539 ; Rise       ; clock_div:clk_div_1|count[1] ;
; SW[*]      ; clock_div:clk_div_1|count[1] ; 7.826 ; 7.826 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[0]     ; clock_div:clk_div_1|count[1] ; 3.307 ; 3.307 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[1]     ; clock_div:clk_div_1|count[1] ; 3.187 ; 3.187 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[2]     ; clock_div:clk_div_1|count[1] ; 6.367 ; 6.367 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[3]     ; clock_div:clk_div_1|count[1] ; 6.984 ; 6.984 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[4]     ; clock_div:clk_div_1|count[1] ; 6.922 ; 6.922 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[5]     ; clock_div:clk_div_1|count[1] ; 7.012 ; 7.012 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[6]     ; clock_div:clk_div_1|count[1] ; 6.963 ; 6.963 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[7]     ; clock_div:clk_div_1|count[1] ; 7.582 ; 7.582 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[8]     ; clock_div:clk_div_1|count[1] ; 7.826 ; 7.826 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[9]     ; clock_div:clk_div_1|count[1] ; 6.976 ; 6.976 ; Rise       ; clock_div:clk_div_1|count[1] ;
+------------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; AUD_ADCDAT ; clock_div:clk_div_1|count[1] ; -5.306 ; -5.306 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT   ; clock_div:clk_div_1|count[1] ; -5.124 ; -5.124 ; Rise       ; clock_div:clk_div_1|count[1] ;
; KEY[*]     ; clock_div:clk_div_1|count[1] ; -3.606 ; -3.606 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[0]    ; clock_div:clk_div_1|count[1] ; -3.606 ; -3.606 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[1]    ; clock_div:clk_div_1|count[1] ; -4.053 ; -4.053 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[2]    ; clock_div:clk_div_1|count[1] ; -4.291 ; -4.291 ; Rise       ; clock_div:clk_div_1|count[1] ;
; SW[*]      ; clock_div:clk_div_1|count[1] ; -0.270 ; -0.270 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[0]     ; clock_div:clk_div_1|count[1] ; -0.382 ; -0.382 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[1]     ; clock_div:clk_div_1|count[1] ; -0.270 ; -0.270 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[2]     ; clock_div:clk_div_1|count[1] ; -0.444 ; -0.444 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[3]     ; clock_div:clk_div_1|count[1] ; -1.815 ; -1.815 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[4]     ; clock_div:clk_div_1|count[1] ; -1.941 ; -1.941 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[5]     ; clock_div:clk_div_1|count[1] ; -1.802 ; -1.802 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[6]     ; clock_div:clk_div_1|count[1] ; -1.249 ; -1.249 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[7]     ; clock_div:clk_div_1|count[1] ; -1.953 ; -1.953 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[8]     ; clock_div:clk_div_1|count[1] ; -2.730 ; -2.730 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[9]     ; clock_div:clk_div_1|count[1] ; -2.069 ; -2.069 ; Rise       ; clock_div:clk_div_1|count[1] ;
+------------+------------------------------+--------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port   ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-------------+------------------------------+--------+--------+------------+------------------------------+
; AUD_ADCLRCK ; clock_div:clk_div_1|count[1] ; 8.302  ; 8.302  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_BCLK    ; clock_div:clk_div_1|count[1] ; 8.980  ; 8.980  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACDAT  ; clock_div:clk_div_1|count[1] ; 11.180 ; 11.180 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACLRCK ; clock_div:clk_div_1|count[1] ; 8.312  ; 8.312  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ; 5.160  ;        ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX0[*]     ; clock_div:clk_div_1|count[1] ; 12.794 ; 12.794 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX0[6]    ; clock_div:clk_div_1|count[1] ; 12.794 ; 12.794 ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX1[*]     ; clock_div:clk_div_1|count[1] ; 12.423 ; 12.423 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[0]    ; clock_div:clk_div_1|count[1] ; 11.722 ; 11.722 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[1]    ; clock_div:clk_div_1|count[1] ; 12.423 ; 12.423 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[2]    ; clock_div:clk_div_1|count[1] ; 11.717 ; 11.717 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[3]    ; clock_div:clk_div_1|count[1] ; 11.701 ; 11.701 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[4]    ; clock_div:clk_div_1|count[1] ; 11.699 ; 11.699 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[5]    ; clock_div:clk_div_1|count[1] ; 11.680 ; 11.680 ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX2[*]     ; clock_div:clk_div_1|count[1] ; 12.409 ; 12.409 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[0]    ; clock_div:clk_div_1|count[1] ; 11.652 ; 11.652 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[1]    ; clock_div:clk_div_1|count[1] ; 11.077 ; 11.077 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[2]    ; clock_div:clk_div_1|count[1] ; 11.460 ; 11.460 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[3]    ; clock_div:clk_div_1|count[1] ; 12.090 ; 12.090 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[4]    ; clock_div:clk_div_1|count[1] ; 12.409 ; 12.409 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[5]    ; clock_div:clk_div_1|count[1] ; 12.051 ; 12.051 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[6]    ; clock_div:clk_div_1|count[1] ; 12.006 ; 12.006 ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX3[*]     ; clock_div:clk_div_1|count[1] ; 12.055 ; 12.055 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX3[6]    ; clock_div:clk_div_1|count[1] ; 12.055 ; 12.055 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SCLK    ; clock_div:clk_div_1|count[1] ; 9.426  ; 9.426  ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT    ; clock_div:clk_div_1|count[1] ; 8.477  ; 8.477  ; Rise       ; clock_div:clk_div_1|count[1] ;
; LEDG[*]     ; clock_div:clk_div_1|count[1] ; 19.315 ; 19.315 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[0]    ; clock_div:clk_div_1|count[1] ; 19.247 ; 19.247 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[1]    ; clock_div:clk_div_1|count[1] ; 19.247 ; 19.247 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[2]    ; clock_div:clk_div_1|count[1] ; 19.247 ; 19.247 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[3]    ; clock_div:clk_div_1|count[1] ; 18.912 ; 18.912 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[4]    ; clock_div:clk_div_1|count[1] ; 19.303 ; 19.303 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[5]    ; clock_div:clk_div_1|count[1] ; 19.315 ; 19.315 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[6]    ; clock_div:clk_div_1|count[1] ; 18.932 ; 18.932 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[7]    ; clock_div:clk_div_1|count[1] ; 18.932 ; 18.932 ; Rise       ; clock_div:clk_div_1|count[1] ;
; LEDR[*]     ; clock_div:clk_div_1|count[1] ; 23.810 ; 23.810 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[0]    ; clock_div:clk_div_1|count[1] ; 19.989 ; 19.989 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[1]    ; clock_div:clk_div_1|count[1] ; 23.709 ; 23.709 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[2]    ; clock_div:clk_div_1|count[1] ; 22.859 ; 22.859 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[3]    ; clock_div:clk_div_1|count[1] ; 23.670 ; 23.670 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[4]    ; clock_div:clk_div_1|count[1] ; 23.810 ; 23.810 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[5]    ; clock_div:clk_div_1|count[1] ; 23.705 ; 23.705 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[6]    ; clock_div:clk_div_1|count[1] ; 23.660 ; 23.660 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[7]    ; clock_div:clk_div_1|count[1] ; 23.271 ; 23.271 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[8]    ; clock_div:clk_div_1|count[1] ; 23.659 ; 23.659 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[9]    ; clock_div:clk_div_1|count[1] ; 19.961 ; 19.961 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ;        ; 5.160  ; Fall       ; clock_div:clk_div_1|count[1] ;
+-------------+------------------------------+--------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port   ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-------------+------------------------------+--------+--------+------------+------------------------------+
; AUD_ADCLRCK ; clock_div:clk_div_1|count[1] ; 8.302  ; 8.302  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_BCLK    ; clock_div:clk_div_1|count[1] ; 8.980  ; 8.980  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACDAT  ; clock_div:clk_div_1|count[1] ; 10.285 ; 10.285 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACLRCK ; clock_div:clk_div_1|count[1] ; 8.312  ; 8.312  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ; 5.160  ;        ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX0[*]     ; clock_div:clk_div_1|count[1] ; 11.452 ; 11.452 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX0[6]    ; clock_div:clk_div_1|count[1] ; 11.452 ; 11.452 ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX1[*]     ; clock_div:clk_div_1|count[1] ; 10.359 ; 10.359 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[0]    ; clock_div:clk_div_1|count[1] ; 10.380 ; 10.380 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[1]    ; clock_div:clk_div_1|count[1] ; 11.081 ; 11.081 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[2]    ; clock_div:clk_div_1|count[1] ; 10.379 ; 10.379 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[3]    ; clock_div:clk_div_1|count[1] ; 10.359 ; 10.359 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[4]    ; clock_div:clk_div_1|count[1] ; 10.361 ; 10.361 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[5]    ; clock_div:clk_div_1|count[1] ; 10.399 ; 10.399 ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX2[*]     ; clock_div:clk_div_1|count[1] ; 10.035 ; 10.035 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[0]    ; clock_div:clk_div_1|count[1] ; 10.348 ; 10.348 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[1]    ; clock_div:clk_div_1|count[1] ; 10.035 ; 10.035 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[2]    ; clock_div:clk_div_1|count[1] ; 10.420 ; 10.420 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[3]    ; clock_div:clk_div_1|count[1] ; 10.752 ; 10.752 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[4]    ; clock_div:clk_div_1|count[1] ; 11.067 ; 11.067 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[5]    ; clock_div:clk_div_1|count[1] ; 10.713 ; 10.713 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[6]    ; clock_div:clk_div_1|count[1] ; 10.725 ; 10.725 ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX3[*]     ; clock_div:clk_div_1|count[1] ; 10.713 ; 10.713 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX3[6]    ; clock_div:clk_div_1|count[1] ; 10.713 ; 10.713 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SCLK    ; clock_div:clk_div_1|count[1] ; 9.426  ; 9.426  ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT    ; clock_div:clk_div_1|count[1] ; 8.477  ; 8.477  ; Rise       ; clock_div:clk_div_1|count[1] ;
; LEDG[*]     ; clock_div:clk_div_1|count[1] ; 13.125 ; 13.125 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[0]    ; clock_div:clk_div_1|count[1] ; 13.460 ; 13.460 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[1]    ; clock_div:clk_div_1|count[1] ; 13.460 ; 13.460 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[2]    ; clock_div:clk_div_1|count[1] ; 13.460 ; 13.460 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[3]    ; clock_div:clk_div_1|count[1] ; 13.125 ; 13.125 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[4]    ; clock_div:clk_div_1|count[1] ; 13.516 ; 13.516 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[5]    ; clock_div:clk_div_1|count[1] ; 13.528 ; 13.528 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[6]    ; clock_div:clk_div_1|count[1] ; 13.145 ; 13.145 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[7]    ; clock_div:clk_div_1|count[1] ; 13.145 ; 13.145 ; Rise       ; clock_div:clk_div_1|count[1] ;
; LEDR[*]     ; clock_div:clk_div_1|count[1] ; 11.802 ; 11.802 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[0]    ; clock_div:clk_div_1|count[1] ; 12.301 ; 12.301 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[1]    ; clock_div:clk_div_1|count[1] ; 12.148 ; 12.148 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[2]    ; clock_div:clk_div_1|count[1] ; 11.802 ; 11.802 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[3]    ; clock_div:clk_div_1|count[1] ; 12.150 ; 12.150 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[4]    ; clock_div:clk_div_1|count[1] ; 12.276 ; 12.276 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[5]    ; clock_div:clk_div_1|count[1] ; 12.183 ; 12.183 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[6]    ; clock_div:clk_div_1|count[1] ; 12.142 ; 12.142 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[7]    ; clock_div:clk_div_1|count[1] ; 12.202 ; 12.202 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[8]    ; clock_div:clk_div_1|count[1] ; 12.143 ; 12.143 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[9]    ; clock_div:clk_div_1|count[1] ; 12.338 ; 12.338 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ;        ; 5.160  ; Fall       ; clock_div:clk_div_1|count[1] ;
+-------------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------+
; Fast Model Setup Summary                              ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_div:clk_div_1|count[1] ; -8.631 ; -846.577      ;
; CLOCK_50                     ; 0.644  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast Model Hold Summary                               ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -1.725 ; -1.725        ;
; clock_div:clk_div_1|count[1] ; 0.215  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast Model Recovery Summary                           ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_div:clk_div_1|count[1] ; -0.959 ; -213.848      ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast Model Removal Summary                           ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; clock_div:clk_div_1|count[1] ; 1.595 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_div:clk_div_1|count[1] ; -2.000 ; -1012.216     ;
; CLOCK_50                     ; -1.380 ; -3.380        ;
+------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_div:clk_div_1|count[1]'                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -8.631 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[0]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.655      ;
; -8.628 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[0]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.652      ;
; -8.628 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[0]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.652      ;
; -8.628 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[0]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.652      ;
; -8.626 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[0]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.650      ;
; -8.626 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[0]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.650      ;
; -8.603 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[1]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.627      ;
; -8.600 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[1]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.624      ;
; -8.600 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[1]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.624      ;
; -8.600 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[1]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.624      ;
; -8.598 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[1]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.622      ;
; -8.598 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[1]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.622      ;
; -8.570 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[2]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.594      ;
; -8.567 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[2]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.591      ;
; -8.567 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[2]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.591      ;
; -8.567 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[2]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.591      ;
; -8.565 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[2]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.589      ;
; -8.565 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[2]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.589      ;
; -8.549 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[3]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.573      ;
; -8.546 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[3]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.570      ;
; -8.546 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[3]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.570      ;
; -8.546 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[3]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.570      ;
; -8.544 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[3]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.568      ;
; -8.544 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[3]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.568      ;
; -8.510 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[4]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.534      ;
; -8.507 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[4]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.531      ;
; -8.507 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[4]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.531      ;
; -8.507 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[4]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.531      ;
; -8.505 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[4]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.529      ;
; -8.505 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[4]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.529      ;
; -8.464 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[5]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.488      ;
; -8.461 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[5]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.485      ;
; -8.461 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[5]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.485      ;
; -8.461 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[5]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.485      ;
; -8.459 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[5]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.483      ;
; -8.459 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[5]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.483      ;
; -8.419 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[6]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.443      ;
; -8.416 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[6]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.440      ;
; -8.416 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[6]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.440      ;
; -8.416 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[6]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.440      ;
; -8.414 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[6]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.438      ;
; -8.414 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[6]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.438      ;
; -8.397 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[7]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.421      ;
; -8.394 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[7]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.418      ;
; -8.394 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[7]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.418      ;
; -8.394 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[7]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.418      ;
; -8.392 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[7]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.416      ;
; -8.392 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[7]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 9.416      ;
; -8.297 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[8]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.325      ;
; -8.294 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[8]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.322      ;
; -8.294 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[8]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.322      ;
; -8.294 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[8]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.322      ;
; -8.292 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[8]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.320      ;
; -8.292 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[8]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.320      ;
; -8.279 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[9]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.307      ;
; -8.276 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[9]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.304      ;
; -8.276 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[9]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.304      ;
; -8.276 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[9]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.304      ;
; -8.274 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[9]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.302      ;
; -8.274 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[9]  ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.302      ;
; -8.232 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[10] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.260      ;
; -8.229 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[10] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.257      ;
; -8.229 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[10] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.257      ;
; -8.229 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[10] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.257      ;
; -8.227 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[10] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.255      ;
; -8.227 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[10] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.255      ;
; -8.205 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[11] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.233      ;
; -8.202 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[11] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.230      ;
; -8.202 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[11] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.230      ;
; -8.202 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[11] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.230      ;
; -8.200 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[11] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.228      ;
; -8.200 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[11] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.228      ;
; -8.152 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[12] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.180      ;
; -8.149 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[12] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.177      ;
; -8.149 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[12] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.177      ;
; -8.149 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[12] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.177      ;
; -8.147 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[12] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.175      ;
; -8.147 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[12] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.175      ;
; -8.126 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[13] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.154      ;
; -8.123 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[13] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.151      ;
; -8.123 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[13] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.151      ;
; -8.123 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[13] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.151      ;
; -8.121 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[13] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.149      ;
; -8.121 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[13] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.149      ;
; -8.092 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[14] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.120      ;
; -8.089 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[14] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.117      ;
; -8.089 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[14] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.117      ;
; -8.089 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[14] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.117      ;
; -8.087 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[14] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.115      ;
; -8.087 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[14] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.115      ;
; -8.064 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[15] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.092      ;
; -8.061 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[15] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.089      ;
; -8.061 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[15] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.089      ;
; -8.061 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[15] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.089      ;
; -8.059 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[15] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.087      ;
; -8.059 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[15] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 9.087      ;
; -7.740 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[16] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 8.768      ;
; -7.737 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[16] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 8.765      ;
; -7.737 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[16] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 8.765      ;
; -7.737 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[16] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 8.765      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                              ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.644 ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[1] ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; 0.000      ; 0.388      ;
; 0.665 ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[0] ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; 0.000      ; 0.367      ;
; 2.105 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; 0.500        ; 1.799      ; 0.367      ;
; 2.605 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; 1.000        ; 1.799      ; 0.367      ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; -1.725 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; 0.000        ; 1.799      ; 0.367      ;
; -1.225 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; -0.500       ; 1.799      ; 0.367      ;
; 0.215  ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[0] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[1] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_div:clk_div_1|count[1]'                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|bclk                    ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|bclk                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_l           ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_l           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_l            ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_l            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.load              ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.load              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_r            ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_r            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_r           ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_r           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_ctrl:audio|fir_core:filter_l|fir_state.idle                  ; audio_ctrl:audio|fir_core:filter_l|fir_state.idle                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dds:sin_gen|workaround                                             ; dds:sin_gen|workaround                                             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|bit_count[0]                                     ; i2c_master:master|bit_count[0]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|bit_count[2]                                     ; i2c_master:master|bit_count[2]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|byte_count[0]                                    ; i2c_master:master|byte_count[0]                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|byte_count[1]                                    ; i2c_master:master|byte_count[1]                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE                   ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|ack                                              ; i2c_master:master|ack                                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_ctrl:codec|regcount[2]                                       ; codec_ctrl:codec|regcount[2]                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_ctrl:codec|regcount[0]                                       ; codec_ctrl:codec|regcount[0]                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_ctrl:codec|regcount[1]                                       ; codec_ctrl:codec|regcount[1]                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|data[2]                                          ; i2c_master:master|data[2]                                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|sda                                              ; i2c_master:master|sda                                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP                        ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_ctrl:codec|state.WAIT_WRITE                                  ; codec_ctrl:codec|state.WAIT_WRITE                                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_ctrl:codec|state.IDLE                                        ; codec_ctrl:codec|state.IDLE                                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|fsm_state.S_IDLE                                 ; i2c_master:master|fsm_state.S_IDLE                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|fsm_state.S_SEND_BYTE                            ; i2c_master:master|fsm_state.S_SEND_BYTE                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|bit_count[1]                                     ; i2c_master:master|bit_count[1]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|scl                                              ; i2c_master:master|scl                                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[0]                      ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[0]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; sync_block:reset_sync|shiftreg[2]                                  ; sync_block:reset_sync|shiftreg[1]                                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.387      ;
; 0.238 ; i2c_master:master|data[22]                                         ; i2c_master:master|data[23]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[4]                     ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[5]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[4]                      ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[5]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; dds:sin_gen|count[18]                                              ; dds:sin_gen|count[18]                                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[8]                      ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[9]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[9]                    ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[9]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; i2c_master:master|data[5]                                          ; i2c_master:master|data[6]                                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; i2c_master:master|data[9]                                          ; i2c_master:master|data[10]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; i2c_master:master|data[15]                                         ; i2c_master:master|data[16]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[10]                     ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[11]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; codec_ctrl:codec|state.START_WRITE                                 ; codec_ctrl:codec|state.WAIT_WRITE                                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; i2c_master:master|data[11]                                         ; i2c_master:master|data[12]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; i2c_master:master|data[13]                                         ; i2c_master:master|data[14]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; i2c_master:master|data[16]                                         ; i2c_master:master|data[17]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[9]                      ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[10]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; i2c_master:master|data[8]                                          ; i2c_master:master|data[9]                                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; audio_ctrl:audio|fir_core:filter_l|fir_state.sample_rdy            ; audio_ctrl:audio|fir_core:filter_l|fir_state.idle                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; i2c_master:master|data[7]                                          ; i2c_master:master|data[8]                                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; i2c_master:master|data[17]                                         ; i2c_master:master|data[18]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; i2c_master:master|data[20]                                         ; i2c_master:master|data[21]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; audio_ctrl:audio|fir_core:filter_l|fir_state.tap_0                 ; audio_ctrl:audio|fir_core:filter_l|fir_state.tap_x_waitrd          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; i2c_master:master|bit_count[0]                                     ; i2c_master:master|bit_count[1]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; audio_ctrl:audio|fir_core:filter_l|addr_offset[7]                  ; audio_ctrl:audio|fir_core:filter_l|addr_offset[7]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; i2c_master:master|clk_mask[0]                                      ; i2c_master:master|clk_edge_mask[0]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; i2c_master:master|bit_count[0]                                     ; i2c_master:master|bit_count[2]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; i2c_master:master|clk_edge_mask[1]                                 ; i2c_master:master|write_done                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.402      ;
; 0.254 ; i2c_master:master|clk_divider[4]                                   ; i2c_master:master|clk_divider[4]                                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; i2c_master:master|clk_divider[4]                                   ; i2c_master:master|clk_mask[1]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; i2c_master:master|clk_divider[3]                                   ; i2c_master:master|clk_edge_mask[2]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; i2c_master:master|clk_divider[3]                                   ; i2c_master:master|clk_mask[0]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.409      ;
; 0.266 ; codec_ctrl:codec|regcount[0]                                       ; codec_ctrl:codec|regcount[1]                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.418      ;
; 0.278 ; codec_ctrl:codec|state.WAIT_WRITE                                  ; codec_ctrl:codec|regcount[0]                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.430      ;
; 0.288 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[4]                    ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[4]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.440      ;
; 0.293 ; i2c_master:master|data[19]                                         ; i2c_master:master|data[20]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[6]                    ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[6]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.445      ;
; 0.301 ; i2c_master:master|clk_mask[1]                                      ; i2c_master:master|clk_edge_mask[2]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.453      ;
; 0.313 ; i2c_master:master|fsm_state.S_IDLE                                 ; i2c_master:master|fsm_state.S_WAIT_FOR_START                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.465      ;
; 0.315 ; i2c_master:master|data[21]                                         ; i2c_master:master|data[22]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.467      ;
; 0.322 ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[14]                    ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[15]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 0.473      ;
; 0.322 ; i2c_master:master|byte_count[0]                                    ; i2c_master:master|byte_count[1]                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 0.475      ;
; 0.327 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[3]                     ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[4]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; i2c_master:master|clk_mask[1]                                      ; i2c_master:master|clk_edge_mask[1]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[12]                   ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[12]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 0.478      ;
; 0.328 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[11]                    ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[12]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[8]                     ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[9]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[3]                      ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[4]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[4]                      ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[5]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[11]                     ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[12]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[12]                     ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[13]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[13]                     ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[14]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[12]                    ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[13]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[9]                     ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[10]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.484      ;
; 0.334 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[5]                      ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[6]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.486      ;
; 0.336 ; i2c_master:master|fsm_state.S_STOP                                 ; i2c_master:master|scl                                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.488      ;
; 0.336 ; i2c_master:master|clk_edge_mask[2]                                 ; i2c_master:master|write_done                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.488      ;
; 0.339 ; i2c_master:master|fsm_state.S_SEND_BYTE                            ; i2c_master:master|fsm_state.S_ACK_BYTE                             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 0.490      ;
; 0.346 ; codec_ctrl:codec|state.START_WRITE                                 ; i2c_master:master|fsm_state.S_IDLE                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.002     ; 0.496      ;
; 0.350 ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP                        ; i2c_master:master|fsm_state.S_STOP                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.502      ;
; 0.350 ; i2c_master:master|fsm_state.S_WAIT_FOR_START                       ; i2c_master:master|fsm_state.S_START                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.502      ;
; 0.355 ; dds:sin_gen|count[9]                                               ; dds:sin_gen|count[9]                                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; dds:sin_gen|count[10]                                              ; dds:sin_gen|count[10]                                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[9] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[9] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[15]                   ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[15]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[3] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[3] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; i2c_master:master|data[10]                                         ; i2c_master:master|data[11]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[12]                     ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[13]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[5]                    ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[5]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; dds:sin_gen|count[0]                                               ; dds:sin_gen|count[0]                                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; dds:sin_gen|count[6]                                               ; dds:sin_gen|count[6]                                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; dds:sin_gen|count[7]                                               ; dds:sin_gen|count[7]                                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; dds:sin_gen|count[8]                                               ; dds:sin_gen|count[8]                                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.511      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock_div:clk_div_1|count[1]'                                                                                                                                                                      ;
+--------+-----------------------------------+----------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                              ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[0]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.027      ; 1.961      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[1]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.027      ; 1.961      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[2]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.027      ; 1.961      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[3]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.027      ; 1.961      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[4]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.027      ; 1.961      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[5]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.027      ; 1.961      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[6]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.027      ; 1.961      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[7]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.027      ; 1.961      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[8]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.027      ; 1.961      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[9]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.027      ; 1.961      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[10]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.027      ; 1.961      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[11]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.027      ; 1.961      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[12]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.027      ; 1.961      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[13]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.027      ; 1.961      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[14]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.027      ; 1.961      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[15]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.027      ; 1.961      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[0]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.021      ; 1.955      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[1]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.021      ; 1.955      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[2]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.021      ; 1.955      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[3]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.021      ; 1.955      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[4]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.021      ; 1.955      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[5]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.021      ; 1.955      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[6]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.021      ; 1.955      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[7]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.021      ; 1.955      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[8]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.021      ; 1.955      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[9]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.021      ; 1.955      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[10]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.021      ; 1.955      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[11]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.021      ; 1.955      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[12]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.021      ; 1.955      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[13]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.021      ; 1.955      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[14]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.021      ; 1.955      ;
; -0.959 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[15]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.021      ; 1.955      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_l             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 1.729      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_l              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 1.729      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.load                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 1.729      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_r              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 1.729      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_r             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 1.729      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_state.idle                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.027     ; 1.735      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_state.tap_0                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.027     ; 1.735      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_state.tap_x_waitrd            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.027     ; 1.735      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_state.tap_x_mac               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.025     ; 1.737      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_state.sample_rdy              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.027     ; 1.735      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|workaround                                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 1.729      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[0]                                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 1.729      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[1]                                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 1.729      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[2]                                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 1.729      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[3]                                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 1.729      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[4]                                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 1.729      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[5]                                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 1.729      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[6]                                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 1.729      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[7]                                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 1.729      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[8]                                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.033     ; 1.729      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.G3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.021     ; 1.741      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.D3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.021     ; 1.741      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.B3 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.021     ; 1.741      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E4 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.021     ; 1.741      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.E2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.021     ; 1.741      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.A2 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.021     ; 1.741      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[0]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.027     ; 1.735      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.027     ; 1.735      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[1]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.020     ; 1.742      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[2]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.020     ; 1.742      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.020     ; 1.742      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[6]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.020     ; 1.742      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[7]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.020     ; 1.742      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[8]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.020     ; 1.742      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[9]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.020     ; 1.742      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[10]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.020     ; 1.742      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[11]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.020     ; 1.742      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[12]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.020     ; 1.742      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[13]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.020     ; 1.742      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[14]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.020     ; 1.742      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[1]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.027     ; 1.735      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[2]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.027     ; 1.735      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[8]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.027     ; 1.735      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[15]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.027     ; 1.735      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|bclk                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.028     ; 1.733      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[0]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.028     ; 1.733      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[1]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.028     ; 1.733      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[2]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.028     ; 1.733      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[3]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.028     ; 1.733      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[4]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.028     ; 1.733      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[5]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.028     ; 1.733      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[6]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.028     ; 1.733      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[0]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.029     ; 1.732      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[1]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.029     ; 1.732      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[2]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.029     ; 1.732      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[3]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.029     ; 1.732      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[4]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.029     ; 1.732      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[5]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.029     ; 1.732      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[6]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.029     ; 1.732      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[7]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.029     ; 1.732      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[8]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.029     ; 1.732      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[9]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.029     ; 1.732      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[10]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.029     ; 1.732      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[11]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.029     ; 1.732      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[12]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.029     ; 1.732      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[13]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.029     ; 1.732      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[14]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.029     ; 1.732      ;
; -0.729 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[15]                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.027     ; 1.734      ;
+--------+-----------------------------------+----------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock_div:clk_div_1|count[1]'                                                                                                                                                                      ;
+-------+-----------------------------------+----------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                              ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+----------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 1.595 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[0]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 1.730      ;
; 1.595 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[1]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 1.730      ;
; 1.595 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[2]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 1.730      ;
; 1.595 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[3]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 1.730      ;
; 1.595 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[4]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 1.730      ;
; 1.595 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[5]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 1.730      ;
; 1.595 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[6]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 1.730      ;
; 1.595 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[7]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 1.730      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[0]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 1.737      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 1.737      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 1.737      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 1.737      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 1.737      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 1.737      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 1.737      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 1.737      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|flag_count_on  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 1.727      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[0]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.013     ; 1.735      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[1]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.013     ; 1.735      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[2]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.013     ; 1.735      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[3]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.013     ; 1.735      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[4]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.013     ; 1.735      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[5]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.013     ; 1.735      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[6]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.013     ; 1.735      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[7]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.013     ; 1.735      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[8]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 1.727      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[8]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 1.731      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[9]   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 1.727      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[9]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 1.731      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[10]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 1.727      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[10] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 1.731      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[11]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 1.727      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[11] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 1.731      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[12]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 1.727      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[12] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 1.731      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[13]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 1.727      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[13] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 1.731      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[14]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 1.727      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[14] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 1.731      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[15]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 1.727      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[15] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 1.731      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[16]  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.021     ; 1.727      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_mean[16] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.017     ; 1.731      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[1]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.738      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[2]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.738      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[3]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.738      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[4]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.738      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_mask[1]                                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.738      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[1]                                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.738      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_mask[0]                                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.738      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[2]                                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.738      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[0]                                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.738      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[0]                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.741      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[2]                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.741      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_ACK_BYTE                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.009     ; 1.739      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|byte_count[0]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.008     ; 1.740      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|byte_count[1]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.741      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.009     ; 1.739      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|ack                                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.738      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|ack_error                                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.738      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[2]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.741      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[3]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.741      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[0]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.741      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[1]                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.741      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[0]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 1.742      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[1]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 1.742      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[2]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 1.742      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[3]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 1.742      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[4]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 1.742      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[5]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.005     ; 1.743      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[6]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.005     ; 1.743      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[7]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.005     ; 1.743      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[8]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.005     ; 1.743      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[9]                                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.005     ; 1.743      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[10]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.005     ; 1.743      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[11]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.005     ; 1.743      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[12]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.005     ; 1.743      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[13]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.005     ; 1.743      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[14]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.005     ; 1.743      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[15]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.005     ; 1.743      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[16]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.005     ; 1.743      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[17]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.005     ; 1.743      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[18]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.005     ; 1.743      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[19]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.008     ; 1.740      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[20]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.008     ; 1.740      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[21]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.008     ; 1.740      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[22]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.008     ; 1.740      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[23]                                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.008     ; 1.740      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|sda                                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.009     ; 1.739      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.009     ; 1.739      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_STOP                                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.009     ; 1.739      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|write_done                                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.738      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|state.WAIT_WRITE                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.741      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|state.IDLE                                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.741      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|state.START_WRITE                                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.741      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_IDLE                                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.009     ; 1.739      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_START                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.009     ; 1.739      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_START                                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.009     ; 1.739      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_SEND_BYTE                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.008     ; 1.740      ;
; 1.596 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[1]                                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.741      ;
+-------+-----------------------------------+----------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_div:clk_div_1|count[1]'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a12~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div_1|count[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div_1|count[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div_1|count[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div_1|count[1]|clk       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; AUD_ADCDAT ; clock_div:clk_div_1|count[1] ; 2.831 ; 2.831 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT   ; clock_div:clk_div_1|count[1] ; 2.905 ; 2.905 ; Rise       ; clock_div:clk_div_1|count[1] ;
; KEY[*]     ; clock_div:clk_div_1|count[1] ; 2.231 ; 2.231 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[0]    ; clock_div:clk_div_1|count[1] ; 1.877 ; 1.877 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[1]    ; clock_div:clk_div_1|count[1] ; 2.074 ; 2.074 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[2]    ; clock_div:clk_div_1|count[1] ; 2.231 ; 2.231 ; Rise       ; clock_div:clk_div_1|count[1] ;
; SW[*]      ; clock_div:clk_div_1|count[1] ; 2.702 ; 2.702 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[0]     ; clock_div:clk_div_1|count[1] ; 0.767 ; 0.767 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[1]     ; clock_div:clk_div_1|count[1] ; 0.722 ; 0.722 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[2]     ; clock_div:clk_div_1|count[1] ; 2.127 ; 2.127 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[3]     ; clock_div:clk_div_1|count[1] ; 2.263 ; 2.263 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[4]     ; clock_div:clk_div_1|count[1] ; 2.290 ; 2.290 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[5]     ; clock_div:clk_div_1|count[1] ; 2.377 ; 2.377 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[6]     ; clock_div:clk_div_1|count[1] ; 2.294 ; 2.294 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[7]     ; clock_div:clk_div_1|count[1] ; 2.569 ; 2.569 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[8]     ; clock_div:clk_div_1|count[1] ; 2.702 ; 2.702 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[9]     ; clock_div:clk_div_1|count[1] ; 2.442 ; 2.442 ; Rise       ; clock_div:clk_div_1|count[1] ;
+------------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; AUD_ADCDAT ; clock_div:clk_div_1|count[1] ; -2.554 ; -2.554 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT   ; clock_div:clk_div_1|count[1] ; -2.408 ; -2.408 ; Rise       ; clock_div:clk_div_1|count[1] ;
; KEY[*]     ; clock_div:clk_div_1|count[1] ; -1.757 ; -1.757 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[0]    ; clock_div:clk_div_1|count[1] ; -1.757 ; -1.757 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[1]    ; clock_div:clk_div_1|count[1] ; -1.954 ; -1.954 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[2]    ; clock_div:clk_div_1|count[1] ; -2.111 ; -2.111 ; Rise       ; clock_div:clk_div_1|count[1] ;
; SW[*]      ; clock_div:clk_div_1|count[1] ; 0.281  ; 0.281  ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[0]     ; clock_div:clk_div_1|count[1] ; 0.218  ; 0.218  ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[1]     ; clock_div:clk_div_1|count[1] ; 0.281  ; 0.281  ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[2]     ; clock_div:clk_div_1|count[1] ; 0.258  ; 0.258  ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[3]     ; clock_div:clk_div_1|count[1] ; -0.204 ; -0.204 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[4]     ; clock_div:clk_div_1|count[1] ; -0.310 ; -0.310 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[5]     ; clock_div:clk_div_1|count[1] ; -0.285 ; -0.285 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[6]     ; clock_div:clk_div_1|count[1] ; -0.032 ; -0.032 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[7]     ; clock_div:clk_div_1|count[1] ; -0.389 ; -0.389 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[8]     ; clock_div:clk_div_1|count[1] ; -0.702 ; -0.702 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[9]     ; clock_div:clk_div_1|count[1] ; -0.458 ; -0.458 ; Rise       ; clock_div:clk_div_1|count[1] ;
+------------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port   ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-------------+------------------------------+-------+-------+------------+------------------------------+
; AUD_ADCLRCK ; clock_div:clk_div_1|count[1] ; 4.312 ; 4.312 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_BCLK    ; clock_div:clk_div_1|count[1] ; 4.587 ; 4.587 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACDAT  ; clock_div:clk_div_1|count[1] ; 5.420 ; 5.420 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACLRCK ; clock_div:clk_div_1|count[1] ; 4.322 ; 4.322 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ; 2.370 ;       ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX0[*]     ; clock_div:clk_div_1|count[1] ; 5.887 ; 5.887 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX0[6]    ; clock_div:clk_div_1|count[1] ; 5.887 ; 5.887 ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX1[*]     ; clock_div:clk_div_1|count[1] ; 5.728 ; 5.728 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[0]    ; clock_div:clk_div_1|count[1] ; 5.452 ; 5.452 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[1]    ; clock_div:clk_div_1|count[1] ; 5.728 ; 5.728 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[2]    ; clock_div:clk_div_1|count[1] ; 5.440 ; 5.440 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[3]    ; clock_div:clk_div_1|count[1] ; 5.431 ; 5.431 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[4]    ; clock_div:clk_div_1|count[1] ; 5.434 ; 5.434 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[5]    ; clock_div:clk_div_1|count[1] ; 5.471 ; 5.471 ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX2[*]     ; clock_div:clk_div_1|count[1] ; 5.717 ; 5.717 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[0]    ; clock_div:clk_div_1|count[1] ; 5.421 ; 5.421 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[1]    ; clock_div:clk_div_1|count[1] ; 5.242 ; 5.242 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[2]    ; clock_div:clk_div_1|count[1] ; 5.411 ; 5.411 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[3]    ; clock_div:clk_div_1|count[1] ; 5.604 ; 5.604 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[4]    ; clock_div:clk_div_1|count[1] ; 5.717 ; 5.717 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[5]    ; clock_div:clk_div_1|count[1] ; 5.576 ; 5.576 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[6]    ; clock_div:clk_div_1|count[1] ; 5.595 ; 5.595 ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX3[*]     ; clock_div:clk_div_1|count[1] ; 5.583 ; 5.583 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX3[6]    ; clock_div:clk_div_1|count[1] ; 5.583 ; 5.583 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SCLK    ; clock_div:clk_div_1|count[1] ; 4.690 ; 4.690 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT    ; clock_div:clk_div_1|count[1] ; 4.353 ; 4.353 ; Rise       ; clock_div:clk_div_1|count[1] ;
; LEDG[*]     ; clock_div:clk_div_1|count[1] ; 8.481 ; 8.481 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[0]    ; clock_div:clk_div_1|count[1] ; 8.430 ; 8.430 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[1]    ; clock_div:clk_div_1|count[1] ; 8.430 ; 8.430 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[2]    ; clock_div:clk_div_1|count[1] ; 8.430 ; 8.430 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[3]    ; clock_div:clk_div_1|count[1] ; 8.306 ; 8.306 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[4]    ; clock_div:clk_div_1|count[1] ; 8.469 ; 8.469 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[5]    ; clock_div:clk_div_1|count[1] ; 8.481 ; 8.481 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[6]    ; clock_div:clk_div_1|count[1] ; 8.326 ; 8.326 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[7]    ; clock_div:clk_div_1|count[1] ; 8.326 ; 8.326 ; Rise       ; clock_div:clk_div_1|count[1] ;
; LEDR[*]     ; clock_div:clk_div_1|count[1] ; 9.892 ; 9.892 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[0]    ; clock_div:clk_div_1|count[1] ; 8.584 ; 8.584 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[1]    ; clock_div:clk_div_1|count[1] ; 9.817 ; 9.817 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[2]    ; clock_div:clk_div_1|count[1] ; 9.551 ; 9.551 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[3]    ; clock_div:clk_div_1|count[1] ; 9.808 ; 9.808 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[4]    ; clock_div:clk_div_1|count[1] ; 9.892 ; 9.892 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[5]    ; clock_div:clk_div_1|count[1] ; 9.815 ; 9.815 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[6]    ; clock_div:clk_div_1|count[1] ; 9.798 ; 9.798 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[7]    ; clock_div:clk_div_1|count[1] ; 9.754 ; 9.754 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[8]    ; clock_div:clk_div_1|count[1] ; 9.783 ; 9.783 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[9]    ; clock_div:clk_div_1|count[1] ; 8.558 ; 8.558 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ;       ; 2.370 ; Fall       ; clock_div:clk_div_1|count[1] ;
+-------------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port   ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-------------+------------------------------+-------+-------+------------+------------------------------+
; AUD_ADCLRCK ; clock_div:clk_div_1|count[1] ; 4.312 ; 4.312 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_BCLK    ; clock_div:clk_div_1|count[1] ; 4.587 ; 4.587 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACDAT  ; clock_div:clk_div_1|count[1] ; 5.096 ; 5.096 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACLRCK ; clock_div:clk_div_1|count[1] ; 4.322 ; 4.322 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ; 2.370 ;       ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX0[*]     ; clock_div:clk_div_1|count[1] ; 5.382 ; 5.382 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX0[6]    ; clock_div:clk_div_1|count[1] ; 5.382 ; 5.382 ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX1[*]     ; clock_div:clk_div_1|count[1] ; 4.926 ; 4.926 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[0]    ; clock_div:clk_div_1|count[1] ; 4.947 ; 4.947 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[1]    ; clock_div:clk_div_1|count[1] ; 5.223 ; 5.223 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[2]    ; clock_div:clk_div_1|count[1] ; 4.938 ; 4.938 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[3]    ; clock_div:clk_div_1|count[1] ; 4.926 ; 4.926 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[4]    ; clock_div:clk_div_1|count[1] ; 4.934 ; 4.934 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[5]    ; clock_div:clk_div_1|count[1] ; 4.990 ; 4.990 ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX2[*]     ; clock_div:clk_div_1|count[1] ; 4.800 ; 4.800 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[0]    ; clock_div:clk_div_1|count[1] ; 4.917 ; 4.917 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[1]    ; clock_div:clk_div_1|count[1] ; 4.800 ; 4.800 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[2]    ; clock_div:clk_div_1|count[1] ; 4.972 ; 4.972 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[3]    ; clock_div:clk_div_1|count[1] ; 5.103 ; 5.103 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[4]    ; clock_div:clk_div_1|count[1] ; 5.212 ; 5.212 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[5]    ; clock_div:clk_div_1|count[1] ; 5.074 ; 5.074 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[6]    ; clock_div:clk_div_1|count[1] ; 5.085 ; 5.085 ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX3[*]     ; clock_div:clk_div_1|count[1] ; 5.078 ; 5.078 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX3[6]    ; clock_div:clk_div_1|count[1] ; 5.078 ; 5.078 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SCLK    ; clock_div:clk_div_1|count[1] ; 4.690 ; 4.690 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT    ; clock_div:clk_div_1|count[1] ; 4.353 ; 4.353 ; Rise       ; clock_div:clk_div_1|count[1] ;
; LEDG[*]     ; clock_div:clk_div_1|count[1] ; 5.918 ; 5.918 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[0]    ; clock_div:clk_div_1|count[1] ; 6.042 ; 6.042 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[1]    ; clock_div:clk_div_1|count[1] ; 6.042 ; 6.042 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[2]    ; clock_div:clk_div_1|count[1] ; 6.042 ; 6.042 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[3]    ; clock_div:clk_div_1|count[1] ; 5.918 ; 5.918 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[4]    ; clock_div:clk_div_1|count[1] ; 6.081 ; 6.081 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[5]    ; clock_div:clk_div_1|count[1] ; 6.093 ; 6.093 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[6]    ; clock_div:clk_div_1|count[1] ; 5.938 ; 5.938 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[7]    ; clock_div:clk_div_1|count[1] ; 5.938 ; 5.938 ; Rise       ; clock_div:clk_div_1|count[1] ;
; LEDR[*]     ; clock_div:clk_div_1|count[1] ; 5.471 ; 5.471 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[0]    ; clock_div:clk_div_1|count[1] ; 5.658 ; 5.658 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[1]    ; clock_div:clk_div_1|count[1] ; 5.631 ; 5.631 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[2]    ; clock_div:clk_div_1|count[1] ; 5.471 ; 5.471 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[3]    ; clock_div:clk_div_1|count[1] ; 5.609 ; 5.609 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[4]    ; clock_div:clk_div_1|count[1] ; 5.694 ; 5.694 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[5]    ; clock_div:clk_div_1|count[1] ; 5.626 ; 5.626 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[6]    ; clock_div:clk_div_1|count[1] ; 5.625 ; 5.625 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[7]    ; clock_div:clk_div_1|count[1] ; 5.693 ; 5.693 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[8]    ; clock_div:clk_div_1|count[1] ; 5.596 ; 5.596 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[9]    ; clock_div:clk_div_1|count[1] ; 5.636 ; 5.636 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ;       ; 2.370 ; Fall       ; clock_div:clk_div_1|count[1] ;
+-------------+------------------------------+-------+-------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+-------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                         ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack              ; -23.591   ; -2.695 ; -2.465   ; 1.595   ; -2.064              ;
;  CLOCK_50                     ; 0.140     ; -2.695 ; N/A      ; N/A     ; -1.631              ;
;  clock_div:clk_div_1|count[1] ; -23.591   ; 0.215  ; -2.465   ; 1.595   ; -2.064              ;
; Design-wide TNS               ; -2846.183 ; -2.695 ; -532.424 ; 0.0     ; -1113.213           ;
;  CLOCK_50                     ; 0.000     ; -2.695 ; N/A      ; N/A     ; -4.075              ;
;  clock_div:clk_div_1|count[1] ; -2846.183 ; 0.000  ; -532.424 ; 0.000   ; -1109.138           ;
+-------------------------------+-----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; AUD_ADCDAT ; clock_div:clk_div_1|count[1] ; 5.943 ; 5.943 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT   ; clock_div:clk_div_1|count[1] ; 6.471 ; 6.471 ; Rise       ; clock_div:clk_div_1|count[1] ;
; KEY[*]     ; clock_div:clk_div_1|count[1] ; 4.539 ; 4.539 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[0]    ; clock_div:clk_div_1|count[1] ; 3.854 ; 3.854 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[1]    ; clock_div:clk_div_1|count[1] ; 4.301 ; 4.301 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[2]    ; clock_div:clk_div_1|count[1] ; 4.539 ; 4.539 ; Rise       ; clock_div:clk_div_1|count[1] ;
; SW[*]      ; clock_div:clk_div_1|count[1] ; 7.826 ; 7.826 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[0]     ; clock_div:clk_div_1|count[1] ; 3.307 ; 3.307 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[1]     ; clock_div:clk_div_1|count[1] ; 3.187 ; 3.187 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[2]     ; clock_div:clk_div_1|count[1] ; 6.367 ; 6.367 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[3]     ; clock_div:clk_div_1|count[1] ; 6.984 ; 6.984 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[4]     ; clock_div:clk_div_1|count[1] ; 6.922 ; 6.922 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[5]     ; clock_div:clk_div_1|count[1] ; 7.012 ; 7.012 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[6]     ; clock_div:clk_div_1|count[1] ; 6.963 ; 6.963 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[7]     ; clock_div:clk_div_1|count[1] ; 7.582 ; 7.582 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[8]     ; clock_div:clk_div_1|count[1] ; 7.826 ; 7.826 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[9]     ; clock_div:clk_div_1|count[1] ; 6.976 ; 6.976 ; Rise       ; clock_div:clk_div_1|count[1] ;
+------------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; AUD_ADCDAT ; clock_div:clk_div_1|count[1] ; -2.554 ; -2.554 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT   ; clock_div:clk_div_1|count[1] ; -2.408 ; -2.408 ; Rise       ; clock_div:clk_div_1|count[1] ;
; KEY[*]     ; clock_div:clk_div_1|count[1] ; -1.757 ; -1.757 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[0]    ; clock_div:clk_div_1|count[1] ; -1.757 ; -1.757 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[1]    ; clock_div:clk_div_1|count[1] ; -1.954 ; -1.954 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[2]    ; clock_div:clk_div_1|count[1] ; -2.111 ; -2.111 ; Rise       ; clock_div:clk_div_1|count[1] ;
; SW[*]      ; clock_div:clk_div_1|count[1] ; 0.281  ; 0.281  ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[0]     ; clock_div:clk_div_1|count[1] ; 0.218  ; 0.218  ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[1]     ; clock_div:clk_div_1|count[1] ; 0.281  ; 0.281  ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[2]     ; clock_div:clk_div_1|count[1] ; 0.258  ; 0.258  ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[3]     ; clock_div:clk_div_1|count[1] ; -0.204 ; -0.204 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[4]     ; clock_div:clk_div_1|count[1] ; -0.310 ; -0.310 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[5]     ; clock_div:clk_div_1|count[1] ; -0.285 ; -0.285 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[6]     ; clock_div:clk_div_1|count[1] ; -0.032 ; -0.032 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[7]     ; clock_div:clk_div_1|count[1] ; -0.389 ; -0.389 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[8]     ; clock_div:clk_div_1|count[1] ; -0.702 ; -0.702 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[9]     ; clock_div:clk_div_1|count[1] ; -0.458 ; -0.458 ; Rise       ; clock_div:clk_div_1|count[1] ;
+------------+------------------------------+--------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port   ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-------------+------------------------------+--------+--------+------------+------------------------------+
; AUD_ADCLRCK ; clock_div:clk_div_1|count[1] ; 8.302  ; 8.302  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_BCLK    ; clock_div:clk_div_1|count[1] ; 8.980  ; 8.980  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACDAT  ; clock_div:clk_div_1|count[1] ; 11.180 ; 11.180 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACLRCK ; clock_div:clk_div_1|count[1] ; 8.312  ; 8.312  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ; 5.160  ;        ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX0[*]     ; clock_div:clk_div_1|count[1] ; 12.794 ; 12.794 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX0[6]    ; clock_div:clk_div_1|count[1] ; 12.794 ; 12.794 ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX1[*]     ; clock_div:clk_div_1|count[1] ; 12.423 ; 12.423 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[0]    ; clock_div:clk_div_1|count[1] ; 11.722 ; 11.722 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[1]    ; clock_div:clk_div_1|count[1] ; 12.423 ; 12.423 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[2]    ; clock_div:clk_div_1|count[1] ; 11.717 ; 11.717 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[3]    ; clock_div:clk_div_1|count[1] ; 11.701 ; 11.701 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[4]    ; clock_div:clk_div_1|count[1] ; 11.699 ; 11.699 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[5]    ; clock_div:clk_div_1|count[1] ; 11.680 ; 11.680 ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX2[*]     ; clock_div:clk_div_1|count[1] ; 12.409 ; 12.409 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[0]    ; clock_div:clk_div_1|count[1] ; 11.652 ; 11.652 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[1]    ; clock_div:clk_div_1|count[1] ; 11.077 ; 11.077 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[2]    ; clock_div:clk_div_1|count[1] ; 11.460 ; 11.460 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[3]    ; clock_div:clk_div_1|count[1] ; 12.090 ; 12.090 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[4]    ; clock_div:clk_div_1|count[1] ; 12.409 ; 12.409 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[5]    ; clock_div:clk_div_1|count[1] ; 12.051 ; 12.051 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[6]    ; clock_div:clk_div_1|count[1] ; 12.006 ; 12.006 ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX3[*]     ; clock_div:clk_div_1|count[1] ; 12.055 ; 12.055 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX3[6]    ; clock_div:clk_div_1|count[1] ; 12.055 ; 12.055 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SCLK    ; clock_div:clk_div_1|count[1] ; 9.426  ; 9.426  ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT    ; clock_div:clk_div_1|count[1] ; 8.477  ; 8.477  ; Rise       ; clock_div:clk_div_1|count[1] ;
; LEDG[*]     ; clock_div:clk_div_1|count[1] ; 19.315 ; 19.315 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[0]    ; clock_div:clk_div_1|count[1] ; 19.247 ; 19.247 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[1]    ; clock_div:clk_div_1|count[1] ; 19.247 ; 19.247 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[2]    ; clock_div:clk_div_1|count[1] ; 19.247 ; 19.247 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[3]    ; clock_div:clk_div_1|count[1] ; 18.912 ; 18.912 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[4]    ; clock_div:clk_div_1|count[1] ; 19.303 ; 19.303 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[5]    ; clock_div:clk_div_1|count[1] ; 19.315 ; 19.315 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[6]    ; clock_div:clk_div_1|count[1] ; 18.932 ; 18.932 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[7]    ; clock_div:clk_div_1|count[1] ; 18.932 ; 18.932 ; Rise       ; clock_div:clk_div_1|count[1] ;
; LEDR[*]     ; clock_div:clk_div_1|count[1] ; 23.810 ; 23.810 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[0]    ; clock_div:clk_div_1|count[1] ; 19.989 ; 19.989 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[1]    ; clock_div:clk_div_1|count[1] ; 23.709 ; 23.709 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[2]    ; clock_div:clk_div_1|count[1] ; 22.859 ; 22.859 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[3]    ; clock_div:clk_div_1|count[1] ; 23.670 ; 23.670 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[4]    ; clock_div:clk_div_1|count[1] ; 23.810 ; 23.810 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[5]    ; clock_div:clk_div_1|count[1] ; 23.705 ; 23.705 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[6]    ; clock_div:clk_div_1|count[1] ; 23.660 ; 23.660 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[7]    ; clock_div:clk_div_1|count[1] ; 23.271 ; 23.271 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[8]    ; clock_div:clk_div_1|count[1] ; 23.659 ; 23.659 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[9]    ; clock_div:clk_div_1|count[1] ; 19.961 ; 19.961 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ;        ; 5.160  ; Fall       ; clock_div:clk_div_1|count[1] ;
+-------------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port   ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-------------+------------------------------+-------+-------+------------+------------------------------+
; AUD_ADCLRCK ; clock_div:clk_div_1|count[1] ; 4.312 ; 4.312 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_BCLK    ; clock_div:clk_div_1|count[1] ; 4.587 ; 4.587 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACDAT  ; clock_div:clk_div_1|count[1] ; 5.096 ; 5.096 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACLRCK ; clock_div:clk_div_1|count[1] ; 4.322 ; 4.322 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ; 2.370 ;       ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX0[*]     ; clock_div:clk_div_1|count[1] ; 5.382 ; 5.382 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX0[6]    ; clock_div:clk_div_1|count[1] ; 5.382 ; 5.382 ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX1[*]     ; clock_div:clk_div_1|count[1] ; 4.926 ; 4.926 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[0]    ; clock_div:clk_div_1|count[1] ; 4.947 ; 4.947 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[1]    ; clock_div:clk_div_1|count[1] ; 5.223 ; 5.223 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[2]    ; clock_div:clk_div_1|count[1] ; 4.938 ; 4.938 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[3]    ; clock_div:clk_div_1|count[1] ; 4.926 ; 4.926 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[4]    ; clock_div:clk_div_1|count[1] ; 4.934 ; 4.934 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX1[5]    ; clock_div:clk_div_1|count[1] ; 4.990 ; 4.990 ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX2[*]     ; clock_div:clk_div_1|count[1] ; 4.800 ; 4.800 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[0]    ; clock_div:clk_div_1|count[1] ; 4.917 ; 4.917 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[1]    ; clock_div:clk_div_1|count[1] ; 4.800 ; 4.800 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[2]    ; clock_div:clk_div_1|count[1] ; 4.972 ; 4.972 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[3]    ; clock_div:clk_div_1|count[1] ; 5.103 ; 5.103 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[4]    ; clock_div:clk_div_1|count[1] ; 5.212 ; 5.212 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[5]    ; clock_div:clk_div_1|count[1] ; 5.074 ; 5.074 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX2[6]    ; clock_div:clk_div_1|count[1] ; 5.085 ; 5.085 ; Rise       ; clock_div:clk_div_1|count[1] ;
; HEX3[*]     ; clock_div:clk_div_1|count[1] ; 5.078 ; 5.078 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  HEX3[6]    ; clock_div:clk_div_1|count[1] ; 5.078 ; 5.078 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SCLK    ; clock_div:clk_div_1|count[1] ; 4.690 ; 4.690 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT    ; clock_div:clk_div_1|count[1] ; 4.353 ; 4.353 ; Rise       ; clock_div:clk_div_1|count[1] ;
; LEDG[*]     ; clock_div:clk_div_1|count[1] ; 5.918 ; 5.918 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[0]    ; clock_div:clk_div_1|count[1] ; 6.042 ; 6.042 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[1]    ; clock_div:clk_div_1|count[1] ; 6.042 ; 6.042 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[2]    ; clock_div:clk_div_1|count[1] ; 6.042 ; 6.042 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[3]    ; clock_div:clk_div_1|count[1] ; 5.918 ; 5.918 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[4]    ; clock_div:clk_div_1|count[1] ; 6.081 ; 6.081 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[5]    ; clock_div:clk_div_1|count[1] ; 6.093 ; 6.093 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[6]    ; clock_div:clk_div_1|count[1] ; 5.938 ; 5.938 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDG[7]    ; clock_div:clk_div_1|count[1] ; 5.938 ; 5.938 ; Rise       ; clock_div:clk_div_1|count[1] ;
; LEDR[*]     ; clock_div:clk_div_1|count[1] ; 5.471 ; 5.471 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[0]    ; clock_div:clk_div_1|count[1] ; 5.658 ; 5.658 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[1]    ; clock_div:clk_div_1|count[1] ; 5.631 ; 5.631 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[2]    ; clock_div:clk_div_1|count[1] ; 5.471 ; 5.471 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[3]    ; clock_div:clk_div_1|count[1] ; 5.609 ; 5.609 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[4]    ; clock_div:clk_div_1|count[1] ; 5.694 ; 5.694 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[5]    ; clock_div:clk_div_1|count[1] ; 5.626 ; 5.626 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[6]    ; clock_div:clk_div_1|count[1] ; 5.625 ; 5.625 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[7]    ; clock_div:clk_div_1|count[1] ; 5.693 ; 5.693 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[8]    ; clock_div:clk_div_1|count[1] ; 5.596 ; 5.596 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  LEDR[9]    ; clock_div:clk_div_1|count[1] ; 5.636 ; 5.636 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ;       ; 2.370 ; Fall       ; clock_div:clk_div_1|count[1] ;
+-------------+------------------------------+-------+-------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+------------------------------+------------------------------+--------------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+--------------+----------+----------+----------+
; CLOCK_50                     ; CLOCK_50                     ; 2            ; 0        ; 0        ; 0        ;
; clock_div:clk_div_1|count[1] ; CLOCK_50                     ; 1            ; 1        ; 0        ; 0        ;
; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+------------------------------+------------------------------+--------------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+--------------+----------+----------+----------+
; CLOCK_50                     ; CLOCK_50                     ; 2            ; 0        ; 0        ; 0        ;
; clock_div:clk_div_1|count[1] ; CLOCK_50                     ; 1            ; 1        ; 0        ; 0        ;
; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 285      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 285      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 284   ; 284  ;
; Unconstrained Output Ports      ; 40    ; 40   ;
; Unconstrained Output Port Paths ; 511   ; 511  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jun 12 21:45:46 2018
Info: Command: quartus_sta Audiobocs -c audio_synth_top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'audio_synth_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_div:clk_div_1|count[1] clock_div:clk_div_1|count[1]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -23.591
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -23.591     -2846.183 clock_div:clk_div_1|count[1] 
    Info (332119):     0.140         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -2.695
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.695        -2.695 CLOCK_50 
    Info (332119):     0.445         0.000 clock_div:clk_div_1|count[1] 
Info (332146): Worst-case recovery slack is -2.465
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.465      -532.424 clock_div:clk_div_1|count[1] 
Info (332146): Worst-case removal slack is 2.534
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.534         0.000 clock_div:clk_div_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -1109.138 clock_div:clk_div_1|count[1] 
    Info (332119):    -1.631        -4.075 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.631      -846.577 clock_div:clk_div_1|count[1] 
    Info (332119):     0.644         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.725
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.725        -1.725 CLOCK_50 
    Info (332119):     0.215         0.000 clock_div:clk_div_1|count[1] 
Info (332146): Worst-case recovery slack is -0.959
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.959      -213.848 clock_div:clk_div_1|count[1] 
Info (332146): Worst-case removal slack is 1.595
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.595         0.000 clock_div:clk_div_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1012.216 clock_div:clk_div_1|count[1] 
    Info (332119):    -1.380        -3.380 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 442 megabytes
    Info: Processing ended: Tue Jun 12 21:45:48 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


