@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":41:7:41:9|Synthesizing work.top.behavioral 
@W: CD280 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":141:10:141:15|Unbound component CLKINT mapped to black box
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":104:7:104:9|Signal cgi.clksel is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":104:7:104:9|Signal cgi.pllref is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_1.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_1.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_1.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_1.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_1.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_7.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_7.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_7.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_7.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_7.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_8.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_8.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_8.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_8.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_8.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_9.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_9.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_9.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_9.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_9.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_10.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_10.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_10.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_10.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_10.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_12.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_12.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_12.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_12.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_12.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_13.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_13.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_13.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_13.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_13.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_14.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_14.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_14.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_14.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_14.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_15.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_15.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_15.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_15.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":108:7:108:10|Signal apbo_15.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_15.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_15.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_15.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_15.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_15.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_15.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_15.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_15.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_15.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_15.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_15.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_15.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_15.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_15.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_15.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_14.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_14.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_14.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_14.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_14.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_14.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_14.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_14.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_14.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_14.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_14.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_14.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_14.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_14.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_14.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_13.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_13.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_13.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_13.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_13.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_13.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_13.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_13.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_13.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_13.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_13.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_13.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_13.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_13.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_13.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_12.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_12.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_12.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_12.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_12.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_12.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_12.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_12.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_12.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_12.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_12.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_12.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_12.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_12.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_12.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_11.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_11.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_11.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_11.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_11.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_11.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_11.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_11.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_11.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_11.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_11.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_11.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_11.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_11.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_11.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_10.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_10.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_10.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_10.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_10.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_10.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_10.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_10.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_10.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_10.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_10.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_10.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_10.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_10.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_10.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_9.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_9.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_9.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_9.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_9.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_9.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_9.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_9.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_9.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_9.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_9.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_9.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_9.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_9.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_9.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_8.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_8.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_8.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_8.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_8.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_8.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_8.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_8.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_8.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_8.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_8.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_8.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_8.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_8.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_8.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_7.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_7.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_7.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_7.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_7.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_7.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_7.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_7.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_7.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_7.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_7.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_7.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_7.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_7.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_7.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_6.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_6.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_6.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_6.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_6.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_6.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_6.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_6.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_6.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_6.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_6.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_6.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_6.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_6.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_6.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_5.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_5.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_5.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_5.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_5.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_5.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_5.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_5.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_5.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_5.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_5.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_5.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_5.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_5.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_5.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_4.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_4.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_4.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_4.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_4.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_4.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_4.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_4.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_4.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_4.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_4.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_4.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_4.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_4.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_4.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_3.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_3.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_3.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_3.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_3.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_3.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_3.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_3.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_3.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_3.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_3.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_3.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_3.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_3.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_3.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_2.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_2.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_2.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_2.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_2.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_2.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_2.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_2.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_2.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_2.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_2.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_2.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_2.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_2.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":110:7:110:11|Signal ahbso_2.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_15.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_15.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_15.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_15.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_15.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_15.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_15.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_15.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_15.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_15.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_15.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_15.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_15.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_15.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_15.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_15.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_15.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_15.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_15.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_14.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_14.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_14.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_14.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_14.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_14.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_14.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_14.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_14.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_14.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_14.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_14.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_14.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_14.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_14.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_14.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_14.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_14.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_14.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_13.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_13.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_13.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_13.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_13.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_13.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_13.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_13.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_13.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_13.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_13.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_13.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_13.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_13.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_13.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_13.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_13.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_13.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_13.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_12.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_12.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_12.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_12.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_12.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_12.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_12.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_12.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_12.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_12.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_12.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_12.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_12.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_12.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_12.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_12.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_12.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_12.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_12.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_11.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_11.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_11.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_11.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_11.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_11.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_11.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_11.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_11.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_11.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_11.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_11.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_11.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_11.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_11.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_11.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_11.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_11.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_11.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_10.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_10.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_10.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_10.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_10.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_10.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_10.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_10.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_10.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_10.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_10.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_10.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_10.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_10.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_10.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_10.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_10.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_10.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_10.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_9.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_9.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_9.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_9.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_9.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_9.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_9.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_9.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_9.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_9.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_9.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_9.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_9.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_9.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_9.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_9.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_9.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_9.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_9.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_8.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_8.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_8.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_8.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_8.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_8.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_8.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_8.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_8.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_8.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_8.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_8.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_8.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_8.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_8.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_8.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_8.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_8.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_8.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_7.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_7.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_7.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_7.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_7.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_7.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_7.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_7.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_7.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_7.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_7.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_7.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_7.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_7.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_7.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_7.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_7.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_7.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_7.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_6.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_6.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_6.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_6.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_6.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_6.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_6.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_6.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_6.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_6.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_6.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_6.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_6.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_6.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_6.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_6.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_6.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_6.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_6.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_5.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_5.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_5.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_5.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_5.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_5.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_5.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_5.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_5.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_5.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_5.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_5.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_5.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_5.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_5.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_5.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_5.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_5.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_5.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_4.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_4.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_4.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_4.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_4.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_4.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_4.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_4.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_4.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_4.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_4.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_4.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_4.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_4.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_4.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_4.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_4.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_4.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_4.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_3.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_3.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_3.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_3.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_3.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_3.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_3.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_3.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_3.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_3.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_3.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_3.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_3.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_3.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_3.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_3.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_3.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_3.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_3.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_2.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_2.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_2.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_2.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_2.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_2.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_2.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_2.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_2.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_2.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_2.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_2.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_2.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_2.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_2.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_2.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_2.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_2.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_2.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_0.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_0.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_0.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_0.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_0.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_0.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_0.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_0.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_0.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_0.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_0.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_0.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_0.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_0.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_0.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_0.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_0.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_0.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":112:7:112:11|Signal ahbmo_0.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":114:7:114:14|Signal ahbuarti.extclk is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":114:7:114:14|Signal ahbuarti.ctsn is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":116:7:116:14|Signal apbuarti.extclk is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":116:7:116:14|Signal apbuarti.ctsn is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":116:7:116:14|Signal apbuarti.rxd is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Signal apbuarto.rxen is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Signal apbuarto.flow is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Signal apbuarto.txen is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Signal apbuarto.scaler is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Signal apbuarto.txd is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Signal apbuarto.rtsn is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":119:7:119:10|Signal rxd1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":120:7:120:10|Signal txd1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Signal memi.edac is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Signal memi.scb is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Signal memi.cb is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Signal memi.sd is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":124:7:124:9|Signal wpo.wprothit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Signal sdi.cb is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Signal sdi.data is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Signal sdi.wprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":129:7:129:10|Signal irqo is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":133:7:133:10|Signal dsui.break is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":133:7:133:10|Signal dsui.enable is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|Signal dsuo.pwd is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|Signal dsuo.tstop is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|Signal dsuo.active is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Signal gpioi.sig_en is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Signal gpioi.sig_in is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <7> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <8> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <9> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <10> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <11> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <12> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <13> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <14> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <15> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <16> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <17> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <18> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <19> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <20> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <21> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <22> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <23> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <24> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <25> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <26> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <27> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <28> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <29> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <30> of signal gpioi.din is undriven 
@W: CD639 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit <31> of signal gpioi.din is undriven 
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\APB_FifoRead.vhd":35:7:35:18|Synthesizing lpp.apb_fiforead.ar_apb_fiforead 
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Top_FIFO.vhd":32:7:32:14|Synthesizing lpp.top_fifo.ar_top_fifo 
@W: CD276 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\syncram_2p.vhd":43:4:43:9|Map for port testin of component syncram_2p not found
@W: CD730 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Top_FIFO.vhd":87:4:87:7|Component declaration has 8 ports but entity declares 9 ports
@W: CG296 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Top_FIFO.vhd":101:4:101:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Top_FIFO.vhd":106:25:106:30|Referenced variable s_full is not in sensitivity list
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Fifo_Read.vhd":28:7:28:15|Synthesizing lpp.fifo_read.ar_fifo_read 
Post processing for lpp.fifo_read.ar_fifo_read
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Fifo_Read.vhd":55:8:55:9|Feedback mux created for signal Rad_int_reg[8:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@W: CL111 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Fifo_Read.vhd":55:8:55:9|All reachable assignments to Wad_int_reg(8) assign '0', register removed by optimization
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Fifo_Read.vhd":55:8:55:9|Feedback mux created for signal Wad_int_reg[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Fifo_Read.vhd":55:8:55:9|Feedback mux created for signal flag_reg. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\syncram_2p.vhd":31:7:31:16|Synthesizing techmap.syncram_2p.rtl 
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\inferred\memory_inferred.vhd":71:7:71:24|Synthesizing techmap.generic_syncram_2p.behav 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\inferred\memory_inferred.vhd":92:9:92:10|Signal wa is undriven 
Post processing for techmap.generic_syncram_2p.behav
@N: CL134 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\inferred\memory_inferred.vhd":91:9:91:11|Found RAM rfd, depth=256, width=8
Post processing for techmap.syncram_2p.rtl
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Fifo_Write.vhd":28:7:28:16|Synthesizing lpp.fifo_write.ar_fifo_write 
Post processing for lpp.fifo_write.ar_fifo_write
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Fifo_Write.vhd":53:8:53:9|Feedback mux created for signal Wad_int_reg[8:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@W: CL111 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Fifo_Write.vhd":53:8:53:9|All reachable assignments to Rad_int_reg(8) assign '0', register removed by optimization
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Fifo_Write.vhd":53:8:53:9|Feedback mux created for signal Rad_int_reg[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
Post processing for lpp.top_fifo.ar_top_fifo
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":34:7:34:15|Synthesizing lpp.apbdriver.ar_apbdriver 
Post processing for lpp.apbdriver.ar_apbdriver
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 0 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 1 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 2 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 3 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 4 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 5 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 6 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 7 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 8 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 9 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 10 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 11 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 12 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 13 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 14 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 15 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 16 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 17 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 18 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 19 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 20 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 21 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 22 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 23 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 24 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 25 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 26 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 27 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 28 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 29 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 30 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 31 of signal apbo.pirq is floating - a simulation mismatch is possible
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Feedback mux created for signal Rdata[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Register bit Rdata(10) is always 0, optimizing ...
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Register bit Rdata(14) is always 0, optimizing ...
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Register bit Rdata(18) is always 0, optimizing ...
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Register bit Rdata(22) is always 0, optimizing ...
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Register bit Rdata(24) is always 0, optimizing ...
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Register bit Rdata(28) is always 0, optimizing ...
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Pruning Register bit 28 of Rdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Pruning Register bit 24 of Rdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Pruning Register bit 22 of Rdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Pruning Register bit 18 of Rdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Pruning Register bit 14 of Rdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Pruning Register bit 10 of Rdata(31 downto 0)  
Post processing for lpp.apb_fiforead.ar_apb_fiforead
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_usb\RWbuf.vhd":8:7:8:11|Synthesizing lpp.rwbuf.ar_rwbuf 
@N: CD231 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_usb\RWbuf.vhd":31:10:31:11|Using onehot encoding for type etat (s0="1000000")
@W: CD280 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_usb\RWbuf.vhd":40:10:40:14|Unbound component BIBUF mapped to black box
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_usb\RWbuf.vhd":40:10:40:14|Synthesizing lpp.bibuf.syn_black_box 
Post processing for lpp.bibuf.syn_black_box
Post processing for lpp.rwbuf.ar_rwbuf
@N: CL134 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_usb\RWbuf.vhd":29:7:29:15|Found RAM send_data, depth=1025, width=8
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_usb\RWbuf.vhd":80:8:80:9|Feedback mux created for signal index_data_read[10:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_usb\RWbuf.vhd":80:8:80:9|Feedback mux created for signal index_data[10:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_usb\RWbuf.vhd":80:8:80:9|Feedback mux created for signal fifoadr[1:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_usb\RWbuf.vhd":80:8:80:9|Feedback mux created for signal Sint[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@W: CL111 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_usb\RWbuf.vhd":80:8:80:9|All reachable assignments to pktend assign '1', register removed by optimization
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\APB_FifoWrite.vhd":35:7:35:19|Synthesizing lpp.apb_fifowrite.ar_apb_fifowrite 
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":34:7:34:15|Synthesizing lpp.apbdriver.ar_apbdriver 
Post processing for lpp.apbdriver.ar_apbdriver
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 0 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 1 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 2 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 3 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 4 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 5 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 6 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 7 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 8 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 9 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 10 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 11 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 12 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 13 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 14 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 15 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 16 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 17 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 18 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 19 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 20 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 21 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 22 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 23 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 24 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 25 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 26 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 27 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 28 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 29 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 30 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":59:4:59:7|Bit 31 of signal apbo.pirq is floating - a simulation mismatch is possible
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Feedback mux created for signal Rdata[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Register bit Rdata(10) is always 0, optimizing ...
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Register bit Rdata(14) is always 0, optimizing ...
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Register bit Rdata(18) is always 0, optimizing ...
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Register bit Rdata(22) is always 0, optimizing ...
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Register bit Rdata(24) is always 0, optimizing ...
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Register bit Rdata(28) is always 0, optimizing ...
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Pruning Register bit 28 of Rdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Pruning Register bit 24 of Rdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Pruning Register bit 22 of Rdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Pruning Register bit 18 of Rdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Pruning Register bit 14 of Rdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Pruning Register bit 10 of Rdata(31 downto 0)  
Post processing for lpp.apb_fifowrite.ar_apb_fifowrite
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\iopad.vhd":31:7:31:11|Synthesizing techmap.iopad.rtl 
Post processing for techmap.iopad.rtl
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\grgpio.vhd":37:7:37:12|Synthesizing gaisler.grgpio.rtl 
Post processing for gaisler.grgpio.rtl
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\grgpio.vhd":251:4:251:5|Pruning Register r.bypass(6 downto 0)  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\grgpio.vhd":251:4:251:5|Pruning Register r.ilat(6 downto 0)  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\grgpio.vhd":251:4:251:5|Pruning Register r.edge(6 downto 0)  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\grgpio.vhd":251:4:251:5|Pruning Register r.level(6 downto 0)  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\grgpio.vhd":251:4:251:5|Pruning Register r.imask(6 downto 0)  
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\gptimer.vhd":39:7:39:13|Synthesizing gaisler.gptimer.rtl 
Post processing for gaisler.gptimer.rtl
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":35:7:35:13|Synthesizing grlib.apbctrl.rtl 
Post processing for grlib.apbctrl.rtl
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\leon3\irqmp.vhd":35:7:35:11|Synthesizing gaisler.irqmp.rtl 
Post processing for gaisler.irqmp.rtl
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\leon3\irqmp.vhd":248:8:248:9|Pruning Register r.ibroadcast(15 downto 1)  
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\iopad.vhd":107:7:107:12|Synthesizing techmap.iopadv.rtl 
Post processing for techmap.iopadv.rtl
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\outpad.vhd":31:7:31:12|Synthesizing techmap.outpad.rtl 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\outpad.vhd":38:7:38:10|Signal padx is undriven 
Post processing for techmap.outpad.rtl
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\outpad.vhd":92:7:92:13|Synthesizing techmap.outpadv.rtl 
Post processing for techmap.outpadv.rtl
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":35:7:35:11|Synthesizing esa.mctrl.rtl 
@N: CD231 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":108:18:108:19|Using onehot encoding for type memcycletype (idle="10000000")
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":186:7:186:10|Signal sdmo.vhready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":186:7:186:10|Signal sdmo.bsel is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":186:7:186:10|Signal sdmo.hsel is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|Signal lsdo.dqm is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|Signal lsdo.casn is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|Signal lsdo.rasn is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|Signal lsdo.sdwen is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|Signal lsdo.sdcsn is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|Signal lsdo.sdcke is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Signal rrsbdrive is undriven 
Post processing for esa.mctrl.rtl
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 0 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 1 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 2 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 3 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 4 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 5 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 6 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 7 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 8 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 9 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 10 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 11 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 12 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 13 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 14 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 15 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 16 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 17 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 18 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 19 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 20 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 21 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 22 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 23 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 24 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 25 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 26 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 27 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 28 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 29 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 30 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 31 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 32 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 33 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 34 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 35 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 36 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 37 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 38 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 39 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 40 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 41 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 42 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 43 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 44 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 45 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 46 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 47 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 48 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 49 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 50 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 51 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 52 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 53 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 54 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 55 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 56 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 57 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 58 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 59 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 60 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 61 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 62 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":192:7:192:15|Bit 63 of signal rrsbdrive is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|Bit 0 of signal lsdo.dqm is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|Bit 1 of signal lsdo.dqm is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|Bit 2 of signal lsdo.dqm is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|Bit 3 of signal lsdo.dqm is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|Bit 4 of signal lsdo.dqm is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|Bit 5 of signal lsdo.dqm is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|Bit 6 of signal lsdo.dqm is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|Bit 7 of signal lsdo.dqm is floating - a simulation mismatch is possible
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|lsdo.casn is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|lsdo.rasn is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|lsdo.sdwen is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|Bit 0 of signal lsdo.sdcsn is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|Bit 1 of signal lsdo.sdcsn is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|Bit 0 of signal lsdo.sdcke is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":188:7:188:10|Bit 1 of signal lsdo.sdcke is floating - a simulation mismatch is possible
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":187:7:187:9|sdi.idle is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":186:7:186:10|sdmo.vhready is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":186:7:186:10|sdmo.bsel is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":186:7:186:10|sdmo.hsel is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|memo.ce is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 0 of signal memo.sa is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 1 of signal memo.sa is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 2 of signal memo.sa is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 3 of signal memo.sa is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 4 of signal memo.sa is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 5 of signal memo.sa is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 6 of signal memo.sa is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 7 of signal memo.sa is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 8 of signal memo.sa is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 9 of signal memo.sa is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 10 of signal memo.sa is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 11 of signal memo.sa is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 12 of signal memo.sa is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 13 of signal memo.sa is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 14 of signal memo.sa is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 0 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 1 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 2 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 3 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 4 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 5 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 6 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 7 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 8 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 9 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 10 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 11 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 12 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 13 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 14 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 15 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 16 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 17 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 18 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 19 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 20 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 21 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 22 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 23 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 24 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 25 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 26 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 27 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 28 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 29 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 30 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 31 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 32 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 33 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 34 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 35 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 36 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 37 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 38 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 39 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 40 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 41 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 42 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 43 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 44 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 45 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 46 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 47 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 48 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 49 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 50 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 51 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 52 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 53 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 54 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 55 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 56 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 57 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 58 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 59 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 60 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 61 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 62 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":68:4:68:7|Bit 63 of signal memo.sddata is floating - a simulation mismatch is possible
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Pruning Register stdregs.rsbdrive_3(63 downto 0)  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Pruning Register r.sd(63 downto 0)  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Pruning Register r.sa(14 downto 0)  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Pruning Register r.htrans(1 downto 0)  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Pruning Register r.sdhsel  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Pruning Register r.hsel  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Pruning Register r.haddr(31 downto 0)  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Pruning Register r.mcfg2.sdren  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Pruning Register r.mcfg2.srdis  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Pruning Register r.mcfg2.brdyen  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Pruning Register stdregs.r.nbdrive_3(3 downto 0)  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Pruning Register r.ready8  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Pruning Register r.readdata(31 downto 0)  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Pruning Register r.sdwritedata(63 downto 0)  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Pruning Register r.writedata8(15 downto 0)  
@W: CL190 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":994:4:994:5|Optimizing register bit r.ramsn(2) to a constant 1
@W: CL190 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":994:4:994:5|Optimizing register bit r.ramsn(3) to a constant 1
@W: CL190 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":994:4:994:5|Optimizing register bit r.ramsn(4) to a constant 1
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Register bit r.bstate(bread8) is always 0, optimizing ...
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Register bit r.bstate(bwrite8) is always 0, optimizing ...
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Register bit r.bstate(bread16) is always 0, optimizing ...
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Register bit r.bstate(bwrite16) is always 0, optimizing ...
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":994:4:994:5|Pruning Register bit 4 of r.ramsn(4 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":994:4:994:5|Pruning Register bit 3 of r.ramsn(4 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":994:4:994:5|Pruning Register bit 2 of r.ramsn(4 downto 0)  
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\inpad.vhd":31:7:31:11|Synthesizing techmap.inpad.rtl 
Post processing for techmap.inpad.rtl
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\ahbuart.vhd":36:7:36:13|Synthesizing gaisler.ahbuart.struct 
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom.vhd":34:7:34:10|Synthesizing gaisler.dcom.struct 
@N: CD231 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom.vhd":48:21:48:22|Using onehot encoding for type dcom_state_type (idle="100000")
Post processing for gaisler.dcom.struct
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom.vhd":146:8:146:9|Pruning Register r.hresp(1 downto 0)  
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":38:7:38:15|Synthesizing gaisler.dcom_uart.rtl 
@N: CD233 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":65:15:65:16|Using sequential encoding for type txfsmtype
@N: CD233 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":64:15:64:16|Using sequential encoding for type rxfsmtype
Post processing for gaisler.dcom_uart.rtl
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":48:4:48:5|uo.rxen is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":48:4:48:5|uo.flow is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":48:4:48:5|uo.txen is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":321:8:321:9|Register bit r.tshift(10) is always 1, optimizing ...
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":321:8:321:9|Pruning Register bit 10 of r.tshift(10 downto 0)  
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\ahbmst.vhd":34:7:34:12|Synthesizing gaisler.ahbmst.rtl 
Post processing for gaisler.ahbmst.rtl
Post processing for gaisler.ahbuart.struct
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":36:7:36:13|Synthesizing grlib.ahbctrl.rtl 
Post processing for grlib.ahbctrl.rtl
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Pruning Register reg0.r.defmst_3  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Pruning Register r.beat(3 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Pruning Register bit 0 of r.htrans(1 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Pruning Register bit 15 of r.haddr(15 downto 2)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Pruning Register bit 14 of r.haddr(15 downto 2)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Pruning Register bit 13 of r.haddr(15 downto 2)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Pruning Register bit 12 of r.haddr(15 downto 2)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Pruning Register bit 11 of r.haddr(15 downto 2)  
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\clkgen.vhd":31:7:31:12|Synthesizing techmap.clkgen.struct 
Post processing for techmap.clkgen.struct
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\clkgen.vhd":57:4:57:9|clk2xu is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\clkgen.vhd":55:4:55:8|clk4x is not assigned a value (floating) - a simulation mismatch is possible 
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":141:10:141:15|Synthesizing work.clkint.syn_black_box 
Post processing for work.clkint.syn_black_box
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\rstgen.vhd":28:7:28:12|Synthesizing gaisler.rstgen.rtl 
Post processing for gaisler.rstgen.rtl
Post processing for work.top.behavioral
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 0 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 1 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 2 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 3 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 4 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 5 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 6 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 7 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 8 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 9 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 10 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 11 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 12 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 13 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 14 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 15 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 16 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 17 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 18 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 19 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 20 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 21 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 22 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 23 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 24 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 25 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 26 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 27 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 28 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 29 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 30 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 31 of signal gpioi.sig_en is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 0 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 1 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 2 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 3 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 4 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 5 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 6 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 7 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 8 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 9 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 10 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 11 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 12 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 13 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 14 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 15 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 16 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 17 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 18 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 19 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 20 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 21 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 22 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 23 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 24 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 25 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 26 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 27 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 28 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 29 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 30 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":136:7:136:11|Bit 31 of signal gpioi.sig_in is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|Bit 0 of signal dsuo.pwd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|Bit 1 of signal dsuo.pwd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|Bit 2 of signal dsuo.pwd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|Bit 3 of signal dsuo.pwd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|Bit 4 of signal dsuo.pwd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|Bit 5 of signal dsuo.pwd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|Bit 6 of signal dsuo.pwd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|Bit 7 of signal dsuo.pwd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|Bit 8 of signal dsuo.pwd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|Bit 9 of signal dsuo.pwd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|Bit 10 of signal dsuo.pwd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|Bit 11 of signal dsuo.pwd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|Bit 12 of signal dsuo.pwd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|Bit 13 of signal dsuo.pwd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|Bit 14 of signal dsuo.pwd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|Bit 15 of signal dsuo.pwd is floating - a simulation mismatch is possible
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|dsuo.tstop is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":134:7:134:10|dsuo.active is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":133:7:133:10|dsui.break is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":133:7:133:10|dsui.enable is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 0 of signal sdi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 1 of signal sdi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 2 of signal sdi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 3 of signal sdi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 4 of signal sdi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 5 of signal sdi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 6 of signal sdi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 7 of signal sdi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 8 of signal sdi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 9 of signal sdi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 10 of signal sdi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 11 of signal sdi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 12 of signal sdi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 13 of signal sdi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 14 of signal sdi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 15 of signal sdi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 0 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 1 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 2 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 3 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 4 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 5 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 6 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 7 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 8 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 9 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 10 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 11 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 12 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 13 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 14 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 15 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 16 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 17 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 18 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 19 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 20 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 21 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 22 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 23 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 24 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 25 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 26 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 27 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 28 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 29 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 30 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 31 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 32 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 33 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 34 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 35 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 36 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 37 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 38 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 39 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 40 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 41 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 42 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 43 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 44 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 45 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 46 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 47 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 48 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 49 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 50 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 51 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 52 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 53 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 54 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 55 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 56 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 57 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 58 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 59 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 60 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 61 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 62 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 63 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 64 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 65 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 66 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 67 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 68 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 69 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 70 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 71 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 72 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 73 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 74 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 75 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 76 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 77 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 78 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 79 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 80 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 81 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 82 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 83 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 84 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 85 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 86 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 87 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 88 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 89 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 90 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 91 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 92 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 93 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 94 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 95 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 96 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 97 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 98 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 99 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 100 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 101 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 102 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 103 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 104 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 105 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 106 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 107 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 108 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 109 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 110 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 111 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 112 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 113 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 114 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 115 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 116 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 117 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 118 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 119 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 120 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 121 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 122 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 123 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 124 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 125 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 126 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|Bit 127 of signal sdi.data is floating - a simulation mismatch is possible
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":125:7:125:9|sdi.wprot is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":124:7:124:9|wpo.wprothit is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|memi.edac is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 0 of signal memi.scb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 1 of signal memi.scb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 2 of signal memi.scb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 3 of signal memi.scb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 4 of signal memi.scb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 5 of signal memi.scb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 6 of signal memi.scb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 7 of signal memi.scb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 0 of signal memi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 1 of signal memi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 2 of signal memi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 3 of signal memi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 4 of signal memi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 5 of signal memi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 6 of signal memi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 7 of signal memi.cb is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 0 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 1 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 2 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 3 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 4 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 5 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 6 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 7 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 8 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 9 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 10 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 11 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 12 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 13 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 14 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 15 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 16 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 17 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 18 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 19 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 20 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 21 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 22 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 23 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 24 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 25 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 26 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 27 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 28 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 29 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 30 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 31 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 32 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 33 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 34 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 35 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 36 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 37 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 38 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 39 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 40 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 41 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 42 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 43 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 44 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 45 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 46 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 47 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 48 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 49 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 50 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 51 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 52 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 53 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 54 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 55 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 56 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 57 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 58 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 59 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 60 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 61 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 62 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":122:7:122:10|Bit 63 of signal memi.sd is floating - a simulation mismatch is possible
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|apbuarto.rxen is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|apbuarto.flow is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|apbuarto.txen is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Bit 0 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Bit 1 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Bit 2 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Bit 3 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Bit 4 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Bit 5 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Bit 6 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Bit 7 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Bit 8 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Bit 9 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Bit 10 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Bit 11 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Bit 12 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Bit 13 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Bit 14 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Bit 15 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Bit 16 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|Bit 17 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|apbuarto.txd is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":117:7:117:14|apbuarto.rtsn is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":116:7:116:14|apbuarti.extclk is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":116:7:116:14|apbuarti.ctsn is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":116:7:116:14|apbuarti.rxd is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":114:7:114:14|ahbuarti.extclk is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":114:7:114:14|ahbuarti.ctsn is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":104:7:104:9|Bit 0 of signal cgi.clksel is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":104:7:104:9|Bit 1 of signal cgi.clksel is floating - a simulation mismatch is possible
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":104:7:104:9|cgi.pllref is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 7 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 8 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 9 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 10 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 11 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 12 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 13 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 14 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 15 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 16 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 17 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 18 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 19 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 20 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 21 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 22 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 23 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 24 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 25 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 26 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 27 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 28 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 29 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 30 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 31 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 32 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 33 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 34 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 35 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 36 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 37 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 38 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 39 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 40 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 41 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 42 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 43 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 44 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 45 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 46 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 47 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 48 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 49 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 50 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 51 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 52 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 53 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 54 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 55 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 56 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 57 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 58 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 59 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 60 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 61 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 62 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 63 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 64 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 65 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 66 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 67 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 68 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 69 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 70 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 71 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 72 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 73 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 74 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 75 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 76 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 77 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 78 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 79 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 80 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 81 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 82 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 83 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 84 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 85 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 86 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 87 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 88 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 89 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 90 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 91 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 92 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 93 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 94 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":286:4:286:10|Bit 95 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":274:4:274:9|Bit 0 of input gpti of instance timer0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":253:4:253:11|Bit 0 of input irqi of instance irqctrl0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":253:4:253:11|Bit 1 of input irqi of instance irqctrl0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":253:4:253:11|Bit 2 of input irqi of instance irqctrl0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":253:4:253:11|Bit 3 of input irqi of instance irqctrl0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":253:4:253:11|Bit 4 of input irqi of instance irqctrl0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":253:4:253:11|Bit 5 of input irqi of instance irqctrl0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 41 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 42 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 43 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 44 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 45 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 46 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 47 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 48 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 49 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 50 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 51 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 52 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 53 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 54 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 55 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 56 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 57 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 58 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 59 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 60 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 61 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 62 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 63 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 64 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 65 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 66 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 67 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 68 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 69 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 70 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 71 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 72 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 73 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 74 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 75 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 76 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 77 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 78 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 79 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 80 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 81 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 82 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 83 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 84 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 85 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 86 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 87 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 88 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 89 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 90 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 91 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 92 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 93 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 94 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 95 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 96 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 97 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 98 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 99 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 100 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 101 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 102 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 103 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 104 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 105 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 106 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 107 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 108 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 109 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 110 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 111 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 112 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 113 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 114 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 115 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 116 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 117 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 118 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 119 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 120 of input memi of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Bit 121 of input memi of instance sr1 is floating
@W: CL167 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":208:4:208:6|Input wpo of instance sr1 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":195:0:195:4|Bit 1 of input uarti of instance dcom0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":195:0:195:4|Bit 2 of input uarti of instance dcom0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":175:2:175:8|Bit 0 of input cgi of instance clkgen0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":175:2:175:8|Bit 4 of input cgi of instance clkgen0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":175:2:175:8|Bit 5 of input cgi of instance clkgen0 is floating
@W: CL159 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\rstgen.vhd":37:4:37:10|Input testrst is unused
@W: CL159 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\rstgen.vhd":38:4:38:9|Input testen is unused
@W: CL159 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\clkgen.vhd":53:4:53:6|Input cgi is unused
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":67:4:67:7|Input port bits 5935 to 738 of msto(5935 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":67:4:67:7|Input port bits 705 to 482 of msto(5935 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":67:4:67:7|Input port bits 370 to 367 of msto(5935 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":67:4:67:7|Input port bits 334 to 111 of msto(5935 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":69:4:69:7|Input port bits 5503 to 684 of slvo(5503 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":69:4:69:7|Input port bits 394 to 379 of slvo(5503 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":69:4:69:7|Input port bits 343 to 340 of slvo(5503 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":69:4:69:7|Input port bits 50 to 35 of slvo(5503 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\ahbmst.vhd":48:6:48:9|Input port bits 87 to 51 of ahbi(87 downto 0) are unused 
@W: CL247 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\ahbmst.vhd":48:6:48:9|Input port bit 15 of ahbi(87 downto 0) is unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\ahbmst.vhd":48:6:48:9|Input port bits 13 to 0 of ahbi(87 downto 0) are unused 
@N: CL201 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":321:8:321:9|Trying to extract state machine for register r.txstate
Extracted state machine for register r.txstate
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":321:8:321:9|Trying to extract state machine for register r.rxstate
Extracted state machine for register r.rxstate
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":47:4:47:5|Input port bits 2 to 1 of ui(2 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":49:4:49:7|Input port bits 117 to 68 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":49:4:49:7|Input port bits 48 to 21 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":49:4:49:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":49:4:49:7|Input port bits 15 to 12 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":49:4:49:7|Input port bits 10 to 0 of apbi(117 downto 0) are unused 
@N: CL201 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom.vhd":146:8:146:9|Trying to extract state machine for register r.state
Extracted state machine for register r.state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom.vhd":39:6:39:9|Input port bits 14 to 3 of dmao(46 downto 0) are unused 
@W: CL247 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom.vhd":39:6:39:9|Input port bit 0 of dmao(46 downto 0) is unused 
@W: CL247 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom.vhd":41:6:41:10|Input port bit 4 of uarto(12 downto 0) is unused 
@W: CL247 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom.vhd":41:6:41:10|Input port bit 1 of uarto(12 downto 0) is unused 
@W: CL159 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom.vhd":42:6:42:9|Input ahbi is unused
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Pruning Register bit 0 of r.bstate(0 to 7)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Pruning Register bit 1 of r.bstate(0 to 7)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Pruning Register bit 2 of r.bstate(0 to 7)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":990:4:990:5|Pruning Register bit 3 of r.bstate(0 to 7)  
@W: CL190 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":994:4:994:5|Optimizing register bit r.ramoen(2) to a constant 1
@W: CL190 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":994:4:994:5|Optimizing register bit r.ramoen(3) to a constant 1
@W: CL190 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":994:4:994:5|Optimizing register bit r.ramoen(4) to a constant 1
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":994:4:994:5|Pruning Register bit 4 of r.ramoen(4 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":994:4:994:5|Pruning Register bit 3 of r.ramoen(4 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":994:4:994:5|Pruning Register bit 2 of r.ramoen(4 downto 0)  
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":67:4:67:7|Input port bits 121 to 41 of memi(121 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":67:4:67:7|Input port bits 38 to 34 of memi(121 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":69:4:69:8|Input port bits 139 to 103 of ahbsi(139 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":69:4:69:8|Input port bits 99 to 94 of ahbsi(139 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":69:4:69:8|Input port bits 92 to 89 of ahbsi(139 downto 0) are unused 
@W: CL247 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":69:4:69:8|Input port bit 53 of ahbsi(139 downto 0) is unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":69:4:69:8|Input port bits 14 to 0 of ahbsi(139 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":71:4:71:7|Input port bits 117 to 79 of apbi(117 downto 0) are unused 
@W: CL247 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":71:4:71:7|Input port bit 74 of apbi(117 downto 0) is unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":71:4:71:7|Input port bits 68 to 63 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":71:4:71:7|Input port bits 48 to 23 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":71:4:71:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":71:4:71:7|Input port bits 14 to 0 of apbi(117 downto 0) are unused 
@W: CL159 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\esa\memoryctrl\mctrl.vhd":73:4:73:6|Input wpo is unused
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\leon3\irqmp.vhd":46:4:46:7|Input port bits 117 to 98 of apbi(117 downto 0) are unused 
@W: CL247 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\leon3\irqmp.vhd":46:4:46:7|Input port bit 82 of apbi(117 downto 0) is unused 
@W: CL247 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\leon3\irqmp.vhd":46:4:46:7|Input port bit 66 of apbi(117 downto 0) is unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\leon3\irqmp.vhd":46:4:46:7|Input port bits 48 to 25 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\leon3\irqmp.vhd":46:4:46:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\leon3\irqmp.vhd":46:4:46:7|Input port bits 15 to 14 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\leon3\irqmp.vhd":46:4:46:7|Input port bits 12 to 0 of apbi(117 downto 0) are unused 
@N: CL201 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Trying to extract state machine for register r.state
Extracted state machine for register r.state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":50:4:50:7|Input port bits 103 to 94 of ahbi(139 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":50:4:50:7|Input port bits 92 to 89 of ahbi(139 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":50:4:50:7|Input port bits 56 to 51 of ahbi(139 downto 0) are unused 
@W: CL247 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":50:4:50:7|Input port bit 49 of ahbi(139 downto 0) is unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":50:4:50:7|Input port bits 47 to 36 of ahbi(139 downto 0) are unused 
@W: CL247 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":50:4:50:7|Input port bit 15 of ahbi(139 downto 0) is unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":50:4:50:7|Input port bits 13 to 0 of ahbi(139 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":53:4:53:7|Input port bits 0 to 3 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":53:4:53:7|Input port bits 132 to 135 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":53:4:53:7|Input port bits 264 to 267 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":53:4:53:7|Input port bits 396 to 399 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":53:4:53:7|Input port bits 528 to 531 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":53:4:53:7|Input port bits 660 to 663 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":53:4:53:7|Input port bits 792 to 795 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":53:4:53:7|Input port bits 924 to 927 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":53:4:53:7|Input port bits 1056 to 1059 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":53:4:53:7|Input port bits 1188 to 1191 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":53:4:53:7|Input port bits 1320 to 1323 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":53:4:53:7|Input port bits 1452 to 1455 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":53:4:53:7|Input port bits 1584 to 1587 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":53:4:53:7|Input port bits 1716 to 1719 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":53:4:53:7|Input port bits 1848 to 1851 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":53:4:53:7|Input port bits 1980 to 1983 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\gptimer.vhd":54:4:54:7|Input port bits 117 to 82 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\gptimer.vhd":54:4:54:7|Input port bits 48 to 24 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\gptimer.vhd":54:4:54:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\gptimer.vhd":54:4:54:7|Input port bits 15 to 13 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\gptimer.vhd":54:4:54:7|Input port bits 11 to 0 of apbi(117 downto 0) are unused 
@W: CL247 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\gptimer.vhd":56:4:56:7|Input port bit 1 of gpti(1 downto 0) is unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\grgpio.vhd":53:4:53:7|Input port bits 117 to 57 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\grgpio.vhd":53:4:53:7|Input port bits 48 to 22 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\grgpio.vhd":53:4:53:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\grgpio.vhd":53:4:53:7|Input port bits 15 to 5 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\grgpio.vhd":53:4:53:7|Input port bits 3 to 0 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\grgpio.vhd":55:4:55:8|Input port bits 95 to 7 of gpioi(95 downto 0) are unused 
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":161:16:161:17|Pruning Register bit 28 of apbo.prdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":161:16:161:17|Pruning Register bit 24 of apbo.prdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":161:16:161:17|Pruning Register bit 22 of apbo.prdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":161:16:161:17|Pruning Register bit 18 of apbo.prdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":161:16:161:17|Pruning Register bit 14 of apbo.prdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Pruning Register bit 13 of Rdata(13 downto 11)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Pruning Register bit 17 of Rdata(17 downto 15)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Pruning Register bit 21 of Rdata(21 downto 19)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":161:16:161:17|Pruning Register bit 13 of apbo.prdata(13 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":161:16:161:17|Pruning Register bit 21 of apbo.prdata(21 downto 19)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":161:16:161:17|Pruning Register bit 17 of apbo.prdata(17 downto 15)  
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":58:4:58:7|Input port bits 117 to 71 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":58:4:58:7|Input port bits 69 to 67 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":58:4:58:7|Input port bits 65 to 58 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":58:4:58:7|Input port bits 48 to 25 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":58:4:58:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":58:4:58:7|Input port bits 15 to 11 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":58:4:58:7|Input port bits 9 to 0 of apbi(117 downto 0) are unused 
@N: CL201 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_usb\RWbuf.vhd":80:8:80:9|Trying to extract state machine for register fifoadr
Extracted state machine for register fifoadr
State machine has 2 reachable states with original encodings of:
   00
   10
@N: CL201 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_usb\RWbuf.vhd":80:8:80:9|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":161:16:161:17|Pruning Register bit 28 of apbo.prdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":161:16:161:17|Pruning Register bit 24 of apbo.prdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":161:16:161:17|Pruning Register bit 22 of apbo.prdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":161:16:161:17|Pruning Register bit 18 of apbo.prdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":161:16:161:17|Pruning Register bit 14 of apbo.prdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Pruning Register bit 13 of Rdata(13 downto 11)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Pruning Register bit 17 of Rdata(17 downto 15)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":115:12:115:13|Pruning Register bit 21 of Rdata(21 downto 19)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":161:16:161:17|Pruning Register bit 13 of apbo.prdata(13 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":161:16:161:17|Pruning Register bit 21 of apbo.prdata(21 downto 19)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":161:16:161:17|Pruning Register bit 17 of apbo.prdata(17 downto 15)  
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":58:4:58:7|Input port bits 117 to 71 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":58:4:58:7|Input port bits 69 to 67 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":58:4:58:7|Input port bits 65 to 58 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":58:4:58:7|Input port bits 48 to 25 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":58:4:58:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":58:4:58:7|Input port bits 15 to 10 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\ApbDriver.vhd":58:4:58:7|Input port bits 8 to 0 of apbi(117 downto 0) are unused 
@W: CL190 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Fifo_Write.vhd":53:8:53:9|Optimizing register bit Wad_int(8) to a constant 0
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Fifo_Write.vhd":53:8:53:9|Pruning Register bit 8 of Wad_int(8 downto 0)  
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Fifo_Write.vhd":53:8:53:9|Register bit Wad_int_reg(8) is always 0, optimizing ...
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Fifo_Write.vhd":53:8:53:9|Pruning Register bit 8 of Wad_int_reg(8 downto 0)  
@W: CL159 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\inferred\memory_inferred.vhd":78:4:78:7|Input rclk is unused
@W: CL159 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\syncram_2p.vhd":36:4:36:10|Input renable is unused
@W: CL159 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\syncram_2p.vhd":43:4:43:9|Input testin is unused
@W: CL190 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Fifo_Read.vhd":55:8:55:9|Optimizing register bit Rad_int(8) to a constant 0
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Fifo_Read.vhd":55:8:55:9|Pruning Register bit 8 of Rad_int(8 downto 0)  
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Fifo_Read.vhd":55:8:55:9|Register bit Rad_int_reg(8) is always 0, optimizing ...
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_memory\Fifo_Read.vhd":55:8:55:9|Pruning Register bit 8 of Rad_int_reg(8 downto 0)  
@W: CL157 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":280:7:280:9|Output led has undriven bits - a simulation mismatch is possible 
