ID,Title,Authors,Session,Virtual,Video
9,Towards mechanized verification of Verilog equivalence checking,Michalis Pardalos (Imperial College London); Laura Pozzi (Università della Svizzera italiana (USI) Lugano); John Wickerson (Imperial College London),Session 1,false,
13,Parametric Bitwidth Rewrite Verification via Equality Saturation,Luigi Rinaldi and John Wickerson (Imperial College London); Yann Herklotz (EPFL); Samuel Coward (Intel Corporation),Session 1,false,
14,Incremental Conversion of SVA Properties to Synthesizable Hardware,Amelia Dobis (Princeton University); Fabian Schuiki (Sifive); Mae Milano (Princeton University),Session 1,false,
6,Rust-Based Domain-Specific Language for SFQ Circuit Design,Mebuki Oishi and Sun Tanaka (The University of Toyko); Shinya Takamaeda-Yamazaki (The University of Tokyo),Session 2,false,
16,Wisteria: a modern and general Structural Description Language,Victor Miquel (ENS Paris),Session 2,false,
10,High-Level Synthesis with Linear Types,Izumi Tanaka; Ken Sakayori; Shinya Takamaeda-Yamazaki; and Naoki Kobayashi (The University of Tokyo),Session 3,false,
5,Hardware.jl — An MLIR-based Julia HLS Flow (Work in Progress),"Benedict Short, Ian McInerney, and John Wickerson (Imperial College London)",Session 3,false,
7,Choc: A Communication Toolkit to Help Hardware Module Drivers Navigate SoC Architectures,Mattis Hasler (Barkhausen Institut),Session 4,false,
11,Advanced Communication Pattern Support for Hardware Accelerators,"Guillem López-Paradís (BSC & UPC); Nazerke Turtayeva (UC Santa Barbara); Guy Wilks (CMU); Tianrui Wei (University of California, Berkeley); Vicenç Beltran (BSC); Adrià Armejach and Miquel Moreto (BSC & UPC); Jonathan Balkind (jbalkind@ucsb.edu)",Session 4,false,
1,cmt2: Rule-Based Hardware Description in Rust with Temporal Semantics,"Youwei Xiao and Zizhang Luo (School of Integrated Circuits, Peking University); Yun Liang (Peking University)",Session 5,false,
12,"Zaozi, Reinvent Chisel in Scala 3","Jiuyang Liu (Huazhong University of Science and Technology); Ruixing Yang (Institute of Software, Chinese Academy of Sciences); JiongJia Lu (Institute of Integrated Circuits, Henan Academy Of Sciences); Shupei Fan (Tsinghua); Jianhao Ye (University of Chinese Academy of Sciences); Xuecheng Zou (Institute of Integrated Circuits, Henan Academy Of Sciences)",Session 5,true,
2,RHDL: Rust as a Hardware Description Language,Samit Basu (Unaffiliated),Session 5,true,
3,"Coyote v2: Towards Open-Source, Reusable Infrastructure and Abstractions for FPGAs","Benjamin Ramhorst, Maximilian Jakob Heer, and Gustavo Alonso (ETH Zurich)",Session 6,false,
4,Debugging Heterogeneous Hardware Research Experiments on a Large-Scale Network Testbed,Alexander Wolosewicz (Illinois Institute of Technology); Ashish Gehani and Vinod Yegneswaran (SRI); Komal Thareja and Mert Cevik (RENCI); Nik Sultana (Illinois Institute of Technology),Session 6,true,
15,Accelerator Interfacing is Like an Onion,"Katie Lim (University of Washington); Jonathan Balkind (University of California, Santa Barbara)",Session 6,true,
