# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1280 3.2e-05 4096 0.51 10520 751360 203.5 163.245 31430.4 4861.31 36661.2 36661.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1280 3.2e-05 4096 0.51 10520 751392 204.05 165.171 37576.9 4717.67 42666.5 42666.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1280 3.2e-05 4096 0.51 10520 751360 203.446 156.906 39098.2 4675.35 44134.3 44134.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1280 3.2e-05 4096 0.51 10520 751488 203.05 156.678 36301.5 4687.7 41349.4 41349.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1280 3.2e-05 4096 0.51 10520 751200 204.616 157.094 36892.5 4690.63 41945.3 41945.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1280 3.2e-05 4096 0.51 10520 751296 203.254 156.754 37485.2 4667.16 42512.8 42513.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1280 3.2e-05 4096 0.51 10520 751200 204.237 157.037 37902.6 4693.81 42958.1 42958.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1280 3.2e-05 4096 0.51 10520 751104 203.196 156.703 36665.8 4672.95 41699.1 41699.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1280 3.2e-05 4096 0.51 10520 751104 203.6 156.913 36971.6 4680.46 42013 42013.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1280 3.2e-05 4096 0.51 10520 751200 204.154 157.054 39390.9 4669.24 44421.8 44422.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1280 3.2e-05 4096 0.51 10520 750592 202.879 156.607 45850.8 4669.01 50879.7 50880.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1280 3.2e-05 4096 0.51 10515 751616 203.274 156.671 32101.9 4689.76 37152 37152.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1280 3.2e-05 4096 0.51 10515 751520 204.295 156.963 32371.2 4671.78 37404.7 37405.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1280 3.2e-05 4096 0.51 10515 751488 203.566 156.849 32285.3 4667.39 37313.6 37314.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1280 3.2e-05 4096 0.51 10515 751520 204.258 156.994 32904.3 4667.68 37933.7 37934.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1280 3.2e-05 4096 0.51 10515 751360 203.492 156.696 32397.3 4682.07 37440 37440.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1280 3.2e-05 4096 0.51 10515 751392 203.901 156.981 37890.9 4673.19 42925.4 42925.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1280 3.2e-05 4096 0.51 10515 751360 203.403 156.905 36860.1 4681.26 41902.1 41902.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1280 3.2e-05 4096 0.51 10515 751488 202.942 156.704 39194.8 4668.41 44223.3 44223.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1280 3.2e-05 4096 0.51 10515 751200 204.374 157.105 39050.1 4671.52 44083.6 44084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1280 3.2e-05 4096 0.51 10515 751296 203.331 156.818 39374.1 4685.1 44419.8 44420.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1280 3.2e-05 4096 0.51 10515 751200 204.184 157.048 38933.5 4674.94 43970.1 43970.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1280 3.2e-05 4096 0.51 10515 751104 203.188 156.733 37305.7 4673.01 42339.1 42339.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1280 3.2e-05 4096 0.51 10515 751104 203.391 156.917 42942.8 4693.52 47997.1 47997.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1280 3.2e-05 4096 0.51 10515 751200 204.073 157.065 43419.6 4669.15 48450.3 48450.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1280 3.2e-05 4096 0.51 10515 750592 203.173 156.725 39707.1 4684.04 44751.5 44751.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1280 3.2e-05 4096 0.51 10520 751616 202.999 156.63 30225.9 4682 35268 35268.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1280 3.2e-05 4096 0.51 10520 751520 204.173 157.062 34007.9 4670.93 39040.6 39041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1280 3.2e-05 4096 0.51 10520 751488 203.503 156.859 31594.2 4667.55 36622.6 36623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1280 3.2e-05 4096 0.51 10520 751520 204.149 157.013 32072.4 4676.05 37110.1 37110.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1280 3.2e-05 4096 0.51 10520 751360 203.467 156.756 31274 4669.06 36303.8 36304.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1280 3.2e-05 4096 0.51 10520 751392 203.867 157.05 39616.8 4673.35 44651.5 44651.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1280 3.2e-05 4096 0.51 10520 751104 203.684 157.063 27430.2 4679.5 32470.9 32471.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1280 3.2e-05 4096 0.51 10520 751360 203.408 156.922 38465.7 4698.77 43525.3 43525.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1280 3.2e-05 4096 0.51 10520 750720 203.326 156.892 26663.7 4675.9 31700.3 31700.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1280 3.2e-05 4096 0.51 10520 751488 202.975 156.707 36060.3 4672.22 41092.7 41093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1280 3.2e-05 4096 0.51 10520 751104 203.431 156.937 25470.6 4695.25 30526.7 30527.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1280 3.2e-05 4096 0.51 10520 751200 204.368 157.068 37478.2 4686.55 42526.6 42527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1280 3.2e-05 4096 0.51 10520 751200 204.024 157.056 26226 4669.09 31256.6 31257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1280 3.2e-05 4096 0.51 10520 751296 203.053 156.789 47295.4 4666.8 52322.5 52322.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1280 3.2e-05 4096 0.51 10520 750848 202.831 156.675 31225.7 4666.11 36251.7 36252.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1280 3.2e-05 4096 0.51 10520 751200 204.013 157.067 45660.1 4687.89 50709.5 50709.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1280 3.2e-05 4096 0.51 10520 750720 203.352 156.899 30821.6 4674.28 35856.6 35856.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1280 3.2e-05 4096 0.51 10520 751104 203.046 156.751 44564.1 4672.4 49596.8 49597.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1280 3.2e-05 4096 0.51 10520 750592 202.897 156.596 29796.2 4686.25 34842.4 34842.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1280 3.2e-05 4096 0.51 10520 751104 203.423 156.942 39039.9 4699.14 44099.9 44100.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1280 3.2e-05 4096 0.51 10520 749568 203.994 157.199 26974.3 4711.97 32047.9 32048.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1280 3.2e-05 4096 0.51 10520 751200 204.03 157.04 39794.3 4673.49 44829.4 44829.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1280 3.2e-05 4096 0.51 10520 750400 204.192 157.367 28628.5 4686.15 33676.7 33677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1280 3.2e-05 4096 0.51 10536 751488 203.308 156.654 29993.6 4701.79 35055.8 35056.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1280 3.2e-05 4096 0.51 10536 751520 204.29 157.018 31521.6 4671.32 36554.6 36555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1280 3.2e-05 4096 0.51 10536 751296 203.51 156.847 31080.9 4673.33 36115 36115.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1280 3.2e-05 4096 0.51 10536 751104 203.123 156.757 20092.4 4673.9 25126.6 25127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1280 3.2e-05 4096 0.51 10536 751296 204.085 157.023 36010.1 4696.41 41068.1 41068.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1280 3.2e-05 4096 0.51 10536 750848 203.641 157.002 22676.6 4699.79 27737.4 27737.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1280 3.2e-05 4096 0.51 10536 751360 203.16 156.649 33484.2 4685.13 38529.5 38529.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1280 3.2e-05 4096 0.51 10536 751104 203.033 156.668 21439.5 4681.75 26481.4 26481.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1280 3.2e-05 4096 0.51 10536 751392 204.01 156.973 38227.2 4672.68 43261.3 43261.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1280 3.2e-05 4096 0.51 10536 751104 203.662 157.064 26698.3 4679.39 31738.9 31739.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1280 3.2e-05 4096 0.51 10536 751360 203.402 156.857 36362.3 4720.43 41443.5 41443.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1280 3.2e-05 4096 0.51 10536 750720 203.302 156.88 25776.9 4694.28 30831.8 30832.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1280 3.2e-05 4096 0.51 10536 751104 202.973 156.761 45837.8 4718.61 50916.6 50917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1280 3.2e-05 4096 0.51 10536 751104 203.18 156.813 29663.6 4674.65 34698.7 34699.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1280 3.2e-05 4096 0.51 10536 751200 204.166 157.056 45421 4667.59 50450.3 50450.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1280 3.2e-05 4096 0.51 10536 751200 204.024 157.017 30742.6 4672.51 35776.6 35777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1280 3.2e-05 4096 0.51 10536 750848 203.588 156.976 44621.4 4674.2 49656.6 49657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1280 3.2e-05 4096 0.51 10536 749952 203.333 157.059 29286.6 4681.48 34328.9 34329.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1280 3.2e-05 4096 0.51 10536 751200 203.857 156.948 43026.5 4715.54 48103.3 48103.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1280 3.2e-05 4096 0.51 10536 750720 203.313 156.901 27674.9 4674.24 32709.8 32710.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1280 3.2e-05 4096 0.51 10536 751104 203.016 156.676 41116.8 4673.05 46150 46150.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1280 3.2e-05 4096 0.51 10536 750592 202.912 156.583 28032.1 4667.86 33059.8 33060.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1280 3.2e-05 4096 0.51 10525 751488 203.174 156.68 33774 4719.78 38854.1 38854.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1280 3.2e-05 4096 0.51 10525 751520 204.273 157.02 30304.1 4686.81 35352.6 35353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1280 3.2e-05 4096 0.51 10525 751360 203.542 156.932 19537.2 4684.76 24582.9 24583.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1280 3.2e-05 4096 0.51 10525 751296 203.575 156.924 32326.2 4669.09 37356.2 37356.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1280 3.2e-05 4096 0.51 10525 751104 203.476 156.853 20922.6 4678.1 25961.5 25961.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1280 3.2e-05 4096 0.51 10525 751296 204.085 157.037 34558.8 4670.62 39591 39591.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1280 3.2e-05 4096 0.51 10525 750848 203.564 156.972 21783.1 4707.69 26851.8 26852.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1280 3.2e-05 4096 0.51 10525 751360 203.245 156.735 35002 4693.06 40055.5 40055.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1280 3.2e-05 4096 0.51 10525 751104 203.08 156.724 22436.3 4719.25 27515.8 27516.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1280 3.2e-05 4096 0.51 10525 751392 203.966 157.012 38301.7 4672.1 43335.2 43335.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1280 3.2e-05 4096 0.51 10525 751104 203.627 157.059 27260.7 4679.06 32300.9 32301.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1280 3.2e-05 4096 0.51 10525 751360 203.364 156.923 37017 4675.22 42053 42053.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1280 3.2e-05 4096 0.51 10525 750720 203.322 156.865 25763.5 4697.72 30821.9 30822.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1280 3.2e-05 4096 0.51 10525 751104 203.192 156.832 44726.6 4674.47 49761.6 49761.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1280 3.2e-05 4096 0.51 10525 751104 203.126 156.775 30050.8 4674.82 35085.9 35086.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1280 3.2e-05 4096 0.51 10525 751200 204.203 157.058 45133.3 4665.84 50160.8 50161.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1280 3.2e-05 4096 0.51 10525 751200 204.006 157.112 30140.6 4669.3 35171.5 35171.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1280 3.2e-05 4096 0.51 10525 750848 203.553 157.007 43417.6 4678.52 48457.1 48457.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1280 3.2e-05 4096 0.51 10525 749952 203.669 157.05 28311.2 4685.88 33358.3 33358.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1280 3.2e-05 4096 0.51 10525 751200 204.049 157.074 41978.3 4711.84 47051.7 47052.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1280 3.2e-05 4096 0.51 10525 750720 203.308 156.889 28108.6 4701.52 33170.8 33171.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1280 3.2e-05 4096 0.51 10525 751104 203.023 156.733 40303.8 4708.84 45372.9 45373.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1280 3.2e-05 4096 0.51 10525 750592 202.91 156.62 28786.2 4670.08 33816.3 33816.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1280 3.2e-05 4096 0.51 10528 751616 203.156 156.676 29509.6 4667.07 34537 34537.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1280 3.2e-05 4096 0.51 10528 751360 203.285 156.757 18982.5 4687.25 24030.2 24030.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1280 3.2e-05 4096 0.51 10528 751520 204.158 157.028 30253.1 4667.34 35282.1 35282.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1280 3.2e-05 4096 0.51 10528 751360 203.535 156.88 19505.6 4671.37 24537.8 24538.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1280 3.2e-05 4096 0.51 10528 751488 203.233 156.856 32696.6 4696.58 37753.7 37754.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1280 3.2e-05 4096 0.51 10528 751488 202.853 156.714 20787.7 4671.89 25819.6 25819.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1280 3.2e-05 4096 0.51 10528 751520 204.077 156.979 31951.3 4685.81 36998.6 36999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1280 3.2e-05 4096 0.51 10528 751296 203.191 156.774 20544.2 4671.67 25576.3 25576.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1280 3.2e-05 4096 0.51 10528 751296 203.696 156.922 16890.2 4685.38 21936.6 21937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1280 3.2e-05 4096 0.51 10528 751360 203.429 156.749 31448.3 4687.47 36496.4 36496.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1280 3.2e-05 4096 0.51 10528 751104 203.037 159.388 20465.5 4673.99 25502.4 25502.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1280 3.2e-05 4096 0.51 10528 751104 203.255 156.842 16945.6 4688.4 21994.5 21994.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1280 3.2e-05 4096 0.51 10528 751392 203.89 156.992 45863.7 4668.39 50893.4 50893.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1280 3.2e-05 4096 0.51 10528 751104 203.676 157.069 29754.4 4678.78 34794.3 34794.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1280 3.2e-05 4096 0.51 10528 749952 204.353 157.165 24293.3 4676.55 29331.8 29332.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1280 3.2e-05 4096 0.51 10528 751360 203.403 156.858 43229.9 4675.21 48265.8 48266.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1280 3.2e-05 4096 0.51 10528 750720 203.281 156.87 29032.4 4693.03 34086.1 34086.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1280 3.2e-05 4096 0.51 10528 750720 203.247 156.869 24436.1 4674.94 29471.6 29472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1280 3.2e-05 4096 0.51 10528 751488 202.762 156.738 40687.2 4671.57 45718.7 45719.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1280 3.2e-05 4096 0.51 10528 751104 203.214 156.816 26549.2 4679.78 31589.4 31589.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1280 3.2e-05 4096 0.51 10528 749952 202.89 156.654 22866.4 4691.83 27918.2 27918.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1280 3.2e-05 4096 0.51 10528 751200 204.278 157.074 40090.2 4667.54 45119.5 45119.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1280 3.2e-05 4096 0.51 10528 751200 203.961 157.071 28357.4 4673.46 33392.4 33392.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1280 3.2e-05 4096 0.51 10528 750000 204.43 157.13 23338.9 4677.69 28378.6 28378.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1280 3.2e-05 4096 0.51 10528 751296 203.087 156.768 39390.7 4666.67 44417.7 44418.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1280 3.2e-05 4096 0.51 10528 750848 202.881 156.687 27570.9 4665.71 32596.6 32597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1280 3.2e-05 4096 0.51 10528 751296 203.226 156.867 22535.6 4690.75 27586.8 27587.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1280 3.2e-05 4096 0.51 10528 751200 204.096 157.043 38988.3 4675.21 44025 44025.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1280 3.2e-05 4096 0.51 10528 750720 203.323 156.865 27337.2 4674.7 32372.6 32373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1280 3.2e-05 4096 0.51 10528 750240 204.285 157.303 22998.9 4728.07 28089 28089.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1280 3.2e-05 4096 0.51 10528 751104 202.952 156.679 38495.6 4669.84 43525.5 43525.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1280 3.2e-05 4096 0.51 10528 750592 202.884 156.597 26095.9 4672.66 31128.5 31128.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1280 3.2e-05 4096 0.51 10528 749568 204.06 157.213 23945.2 4692.27 28999.2 28999.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1280 3.2e-05 4096 0.51 10520 751488 202.99 156.688 30026.9 4669.2 35056.2 35056.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1280 3.2e-05 4096 0.51 10520 751360 203.2 156.764 19326.8 4672.72 24359.9 24360.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1280 3.2e-05 4096 0.51 10520 751360 204.041 157.107 34353.9 4674.14 39389.6 39390
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1280 3.2e-05 4096 0.51 10520 751360 203.271 156.91 21703.6 4689.09 26753.4 26753.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1280 3.2e-05 4096 0.51 10520 751200 203.994 157.045 17640.5 4689.64 22691.6 22692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1280 3.2e-05 4096 0.51 10520 751296 203.528 156.922 31439.9 4673.28 36474.1 36474.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1280 3.2e-05 4096 0.51 10520 751104 203.265 156.832 20442.9 4672.97 25476.4 25476.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1280 3.2e-05 4096 0.51 10520 751104 203.65 157.071 16892.2 4674.06 21927.4 21927.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1280 3.2e-05 4096 0.51 10520 751296 204.064 157.094 44478.8 4670.63 49511 49511.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1280 3.2e-05 4096 0.51 10520 750848 203.453 156.997 28007.9 4673.84 33042.6 33043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1280 3.2e-05 4096 0.51 10520 750624 204.135 157.236 22826.8 4702.17 27890.8 27891.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1280 3.2e-05 4096 0.51 10520 751360 203.094 156.805 41064.1 4668.87 46093.4 46093.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1280 3.2e-05 4096 0.51 10520 751104 203.038 156.736 25256.9 4673.19 30290.3 30290.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1280 3.2e-05 4096 0.51 10520 751104 203.331 156.937 20733.8 4679.22 25773.7 25774.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1280 3.2e-05 4096 0.51 10520 751392 203.719 157.009 42582.3 4692.36 47635.9 47636.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1280 3.2e-05 4096 0.51 10520 751104 203.65 157.077 27528.7 4675.54 32565.4 32565.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1280 3.2e-05 4096 0.51 10520 749952 204.31 157.154 24332.8 4696.26 29391 29391.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1280 3.2e-05 4096 0.51 10520 749952 202.904 156.668 21806 4671.82 26837.8 26838.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1280 3.2e-05 4096 0.51 10520 751360 203.295 156.9 39871.5 4687.33 44919.4 44919.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1280 3.2e-05 4096 0.51 10520 750720 203.332 156.886 27290.2 4675.65 32326.5 32326.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1280 3.2e-05 4096 0.51 10520 750720 203.265 156.893 22862.4 4688.57 27911.5 27911.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1280 3.2e-05 4096 0.51 10520 750080 204.26 157.383 22836.9 4712.29 27911.3 27911.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1280 3.2e-05 4096 0.51 10520 751104 203.232 156.848 38098.1 4713.2 43171.9 43172.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1280 3.2e-05 4096 0.51 10520 751104 203.386 156.916 26827.6 4679.79 31868.2 31868.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1280 3.2e-05 4096 0.51 10520 749952 202.902 156.661 22017.8 4670.69 27048.5 27048.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1280 3.2e-05 4096 0.51 10520 749568 203.999 157.181 20601.1 4711.39 25674.1 25674.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1280 3.2e-05 4096 0.51 10520 750800 204.765 157.279 39128.1 4695.99 44186.6 44186.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1280 3.2e-05 4096 0.51 10520 750400 204.727 157.398 26546.5 4695.23 31604.3 31604.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1280 3.2e-05 4096 0.51 10520 750000 204.375 157.102 23859.8 4690.51 28912.2 28912.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1280 3.2e-05 4096 0.51 10520 750400 204.214 157.366 21131.9 4690.7 26184.6 26185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1280 3.2e-05 4096 0.51 10560 751360 202.828 156.606 32473.1 4694.06 37527 37527.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1280 3.2e-05 4096 0.51 10560 751104 203.136 156.739 20698.4 4692.74 25751.4 25751.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1280 3.2e-05 4096 0.51 10560 751104 202.827 156.71 17120.8 4689.49 22170.2 22170.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1280 3.2e-05 4096 0.51 10560 751360 203.862 156.977 31474.4 4670.16 36505.9 36506.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1280 3.2e-05 4096 0.51 10560 751360 203.163 156.791 20494 4679.54 25534 25534.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1280 3.2e-05 4096 0.51 10560 751200 203.759 157.046 16772.9 4694.02 21828.1 21828.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1280 3.2e-05 4096 0.51 10560 751296 203.075 156.833 43345.4 4685.58 48391.3 48391.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1280 3.2e-05 4096 0.51 10560 751104 202.816 156.735 27318.6 4677.76 32356.4 32356.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1280 3.2e-05 4096 0.51 10560 751104 203.273 156.931 22120.9 4694.07 27175.6 27176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1280 3.2e-05 4096 0.51 10560 751104 203.18 156.791 18665.1 4688.06 23713.6 23714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1280 3.2e-05 4096 0.51 10560 751296 203.844 156.972 40027 4687.74 45076 45076.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1280 3.2e-05 4096 0.51 10560 750848 203.38 156.928 25373.4 4690.3 30424.5 30424.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1280 3.2e-05 4096 0.51 10560 750624 204.204 157.431 20886.6 4679.69 25928.3 25928.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1280 3.2e-05 4096 0.51 10560 749952 203.322 157.093 18877.1 4689.74 23927.7 23928.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1280 3.2e-05 4096 0.51 10560 751104 203.04 156.727 38019.8 4691.73 43071.8 43072.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1280 3.2e-05 4096 0.51 10560 750592 203.214 156.878 24284.7 4701.04 29346.2 29346.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1280 3.2e-05 4096 0.51 10560 751104 203.178 156.845 20013.1 4676.02 25049.6 25049.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1280 3.2e-05 4096 0.51 10560 749568 203.829 157.126 17557.9 4689.06 22608.3 22608.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1280 3.2e-05 4096 0.51 10560 751104 204.001 157.037 38711.6 4700.7 43773.8 43774.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1280 3.2e-05 4096 0.51 10560 751104 203.317 156.954 26678.3 4678.8 31717.8 31718.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1280 3.2e-05 4096 0.51 10560 749952 204.086 157.24 22573 4699.73 27634.5 27634.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1280 3.2e-05 4096 0.51 10560 749952 202.87 156.65 22596.7 4676.32 27633 27633.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1280 3.2e-05 4096 0.51 10560 751360 203.095 156.77 38353.3 4674.25 43387.8 43388.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1280 3.2e-05 4096 0.51 10560 750720 202.942 156.797 27124.8 4695.13 32180.2 32180.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1280 3.2e-05 4096 0.51 10560 750720 202.965 156.841 22391.3 4693.88 27445.4 27445.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1280 3.2e-05 4096 0.51 10560 750080 204.089 157.305 20722 4700.12 25784 25784.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1280 3.2e-05 4096 0.51 10550 751360 202.985 156.678 34024.5 4681.68 39066.3 39066.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1280 3.2e-05 4096 0.51 10550 751104 203.239 156.71 21589.4 4696.82 26646.6 26647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1280 3.2e-05 4096 0.51 10550 751104 202.953 156.737 17670.3 4694.27 22724.7 22725.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1280 3.2e-05 4096 0.51 10550 751360 204.055 157.012 31549.9 4673.3 36584.7 36585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1280 3.2e-05 4096 0.51 10550 751360 203.153 156.768 20250.1 4675.21 25285.7 25286.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1280 3.2e-05 4096 0.51 10550 751200 203.834 156.952 16880.4 4671.18 21912.8 21913.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1280 3.2e-05 4096 0.51 10550 750720 203.052 156.786 14564.5 4680.46 19605.2 19605.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1280 3.2e-05 4096 0.51 10550 751296 203.191 156.862 42662.5 4692.24 47715.2 47715.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1280 3.2e-05 4096 0.51 10550 751104 202.952 156.763 26490.3 4678.41 31528.8 31529.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1280 3.2e-05 4096 0.51 10550 751104 203.281 156.94 21704 4673.74 26738.3 26738.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1280 3.2e-05 4096 0.51 10550 751104 203.14 156.832 18481.4 4676.02 23517.8 23518.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1280 3.2e-05 4096 0.51 10550 751296 203.898 156.984 39167.9 4671.71 44200.9 44201.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1280 3.2e-05 4096 0.51 10550 750848 203.414 156.921 24900.2 4674.22 29935.2 29935.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1280 3.2e-05 4096 0.51 10550 750624 204.243 157.241 20424.8 4678.52 25465.3 25465.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1280 3.2e-05 4096 0.51 10550 749952 203.288 157.079 18409.6 4686.86 23457.3 23457.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1280 3.2e-05 4096 0.51 10550 751104 203.199 156.745 38022.9 4676.69 43060 43060.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1280 3.2e-05 4096 0.51 10550 750592 203.35 156.895 24663.3 4681.18 29705.1 29705.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1280 3.2e-05 4096 0.51 10550 751104 203.155 156.797 20556.7 4694.78 25611.8 25612.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1280 3.2e-05 4096 0.51 10550 749568 203.806 157.122 17943.7 4686.41 22991.4 22991.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1280 3.2e-05 4096 0.51 10550 751104 204.12 157.158 40131.9 4686.33 45179.9 45180.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1280 3.2e-05 4096 0.51 10550 751104 203.33 156.945 28494.2 4693.57 33548.5 33548.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1280 3.2e-05 4096 0.51 10550 749952 204.131 157.22 23456.7 4676.03 28494.6 28495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1280 3.2e-05 4096 0.51 10550 749952 202.864 156.665 22024.6 4672.56 27057.1 27057.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1280 3.2e-05 4096 0.51 10550 750240 204.291 157.309 20217.9 4692.33 25272.3 25272.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1280 3.2e-05 4096 0.51 10550 751360 203.146 156.787 38765.3 4702.61 43828.3 43828.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1280 3.2e-05 4096 0.51 10550 750720 202.975 156.778 26466.7 4674.72 31501.6 31502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1280 3.2e-05 4096 0.51 10550 750720 203.346 156.856 22922.1 4672.09 27954.9 27955.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1280 3.2e-05 4096 0.51 10550 750080 204.02 157.31 20765.8 4689.69 25817.3 25817.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1280 3.2e-05 4096 0.51 10550 750400 203.826 157.293 20076.2 4686.8 25124.5 25124.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1280 3.2e-05 4096 0.51 10560 751360 202.905 156.65 31315.8 4698.72 36374.5 36374.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1280 3.2e-05 4096 0.51 10560 751104 203.06 156.724 20390.7 4714.72 25465.7 25466.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1280 3.2e-05 4096 0.51 10560 751104 202.801 156.742 16542.7 4710.25 21612.9 21613.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1280 3.2e-05 4096 0.51 10560 750592 203.327 156.896 14338 4676.31 19375 19375.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1280 3.2e-05 4096 0.51 10560 751200 203.892 157.044 42734.9 4699.45 47795.8 47796.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1280 3.2e-05 4096 0.51 10560 751040 203.408 156.947 26539.5 4680.37 31580.7 31581.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1280 3.2e-05 4096 0.51 10560 750720 204.162 157.346 21722.7 4677.65 26762.3 26762.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1280 3.2e-05 4096 0.51 10560 750720 202.976 156.796 18404.2 4693.79 23458.2 23458.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1280 3.2e-05 4096 0.51 10560 751104 203.317 156.918 39285.4 4682.03 44328.1 44328.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1280 3.2e-05 4096 0.51 10560 751104 202.816 156.734 24601.9 4678.68 29640.6 29641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1280 3.2e-05 4096 0.51 10560 751104 203.307 156.924 20289 4679.32 25329 25329.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1280 3.2e-05 4096 0.51 10560 751104 203.177 156.819 18290.3 4675.4 23326.1 23326.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1280 3.2e-05 4096 0.51 10560 749760 204.051 157.314 15850.6 4686.09 20898.5 20898.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1280 3.2e-05 4096 0.51 10560 751072 203.962 157.061 37537.6 4678.72 42577.8 42578.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1280 3.2e-05 4096 0.51 10560 750848 203.416 156.943 23735.4 4697.47 28793.7 28794.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1280 3.2e-05 4096 0.51 10560 750624 204.251 157.41 20030.1 4679.25 25071.4 25071.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1280 3.2e-05 4096 0.51 10560 749952 203.33 157.032 17566.1 4685.12 22612 22612.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1280 3.2e-05 4096 0.51 10560 750400 204.279 157.364 15529.1 4680.42 20571.6 20572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1280 3.2e-05 4096 0.51 10560 751104 203.126 156.715 34650.9 4688.93 39700.1 39700.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1280 3.2e-05 4096 0.51 10560 750592 203.289 156.883 23213.8 4678.04 28252.4 28252.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1280 3.2e-05 4096 0.51 10560 751104 203.192 156.845 19224.9 4681.66 24267 24267.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1280 3.2e-05 4096 0.51 10560 749568 203.777 157.138 17244.1 4704.84 22310.3 22310.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1280 3.2e-05 4096 0.51 10560 750080 204.079 157.3 15828.3 4694.52 20884.7 20885.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1280 3.2e-05 4096 0.51 10560 751360 202.832 156.643 30762.1 4697.8 35819.8 35820.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1280 3.2e-05 4096 0.51 10560 751104 203.133 156.716 19725.7 4673.22 24759.3 24759.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1280 3.2e-05 4096 0.51 10560 751104 202.876 156.729 16238.8 4692.46 21291.3 21291.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1280 3.2e-05 4096 0.51 10560 750592 203.36 156.917 14080.5 4680.68 19121.9 19122.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1280 3.2e-05 4096 0.51 10560 751360 203.666 157.01 41141.4 4689.96 46192.5 46192.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1280 3.2e-05 4096 0.51 10560 751360 203.072 156.782 24964.6 4670.91 29995.8 29996.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1280 3.2e-05 4096 0.51 10560 751200 203.771 157.087 20713.5 4671.49 25746.3 25746.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1280 3.2e-05 4096 0.51 10560 750720 202.927 156.817 17765.6 4679.14 22804.9 22805.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1280 3.2e-05 4096 0.51 10560 750400 204.407 157.426 16267.6 4682.65 21312.5 21312.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1280 3.2e-05 4096 0.51 10560 751296 203.027 156.826 37888.9 4668.57 42917.8 42918.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1280 3.2e-05 4096 0.51 10560 751104 202.867 156.755 23705.5 4697.6 28763.2 28763.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1280 3.2e-05 4096 0.51 10560 751104 203.351 156.935 19549.4 4691.34 24601.5 24601.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1280 3.2e-05 4096 0.51 10560 751104 203.251 156.857 17267.4 4679.36 22307.3 22307.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1280 3.2e-05 4096 0.51 10560 750720 202.971 156.846 15249.2 4671.02 20280.5 20280.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1280 3.2e-05 4096 0.51 10560 751296 203.878 156.952 35567.1 4720.16 40648.6 40648.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1280 3.2e-05 4096 0.51 10560 750848 203.383 156.934 22675.6 4678.71 27715.1 27715.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1280 3.2e-05 4096 0.51 10560 750624 204.213 157.403 19180.8 4683.5 24226.4 24226.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1280 3.2e-05 4096 0.51 10560 749952 203.322 157.048 16786.7 4699.26 21846.8 21847.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1280 3.2e-05 4096 0.51 10560 750400 204.281 157.347 14912 4679.45 19953.5 19953.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1280 3.2e-05 4096 0.51 10560 751104 203.082 156.724 34317.4 4695.98 39373.6 39374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1280 3.2e-05 4096 0.51 10560 750592 203.291 156.877 22522.2 4700.57 27583.4 27583.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1280 3.2e-05 4096 0.51 10560 751104 203.175 156.836 18641.1 4676.93 23678.5 23678.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1280 3.2e-05 4096 0.51 10560 749568 203.797 157.148 16836 4689.46 21886.8 21887.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1280 3.2e-05 4096 0.51 10560 750080 204.074 157.322 15372.9 4689.73 20424.5 20424.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1280 3.2e-05 4096 0.51 10560 749568 204.042 157.222 14286.3 4693.98 19342 19342.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1280 3.2e-05 4096 0.51 10624 750720 203.731 157.097 30849.8 4694.84 35905.9 35906.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1280 3.2e-05 4096 0.51 10624 750720 203.205 156.855 34431.2 4680.27 39471.9 39472.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1280 3.2e-05 4096 0.51 10624 750592 203.448 156.855 22229.8 4700.69 27291.2 27291.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1280 3.2e-05 4096 0.51 10624 750336 203.67 157.05 18171.6 4687 23219.7 23220.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1280 3.2e-05 4096 0.51 10624 750080 203.783 157.049 16227.6 4686.38 21275.3 21275.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1280 3.2e-05 4096 0.51 10624 750080 203.801 157.081 14855.4 4690.09 19906.8 19907.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1280 3.2e-05 4096 0.51 10624 750336 204.019 157.14 13747.9 4707.85 18817.3 18817.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1280 3.2e-05 4096 0.51 10624 749952 203.377 156.897 12876.6 4697.7 17935 17935.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1280 3.2e-05 4096 0.51 10624 749568 203.855 157.02 12243.2 4688.92 17293.4 17293.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1280 3.2e-05 4096 0.51 10560 749952 203.29 157.066 11829 4685.5 16875.2 16875.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1280 3.2e-05 4096 0.51 10560 749952 203.309 157.109 11609.1 4684.73 16654.7 16655.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1280 3.2e-05 4096 0.51 10550 750400 204.331 157.375 11928.4 4696.7 16987.2 16987.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1280 3.2e-05 4096 0.51 10560 750400 204.312 157.369 11856.4 4683.26 16901.8 16902.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1280 3.2e-05 4096 0.51 10528 751104 203.097 156.689 13696.4 4675.37 18732 18732.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1280 3.2e-05 4096 0.51 10528 748800 203.854 157.226 20467.1 4690.18 25518.8 25519.1
