

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_36_1'
================================================================
* Date:           Thu May  9 21:50:37 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D4
* Solution:       comb_9 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.092 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |        3|        3|         3|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.74>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add68197 = alloca i32 1"   --->   Operation 7 'alloca' 'add68197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add68_1131198 = alloca i32 1"   --->   Operation 8 'alloca' 'add68_1131198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add68_2156199 = alloca i32 1"   --->   Operation 9 'alloca' 'add68_2156199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add68_3181200 = alloca i32 1"   --->   Operation 10 'alloca' 'add68_3181200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add68_1100201 = alloca i32 1"   --->   Operation 11 'alloca' 'add68_1100201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add68_1100_1202 = alloca i32 1"   --->   Operation 12 'alloca' 'add68_1100_1202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add68_1100_2203 = alloca i32 1"   --->   Operation 13 'alloca' 'add68_1100_2203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add68_1100_3204 = alloca i32 1"   --->   Operation 14 'alloca' 'add68_1100_3204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv39_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv39"   --->   Operation 16 'read' 'conv39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln54_4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %zext_ln54_4"   --->   Operation 17 'read' 'zext_ln54_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln54_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %zext_ln54_3"   --->   Operation 18 'read' 'zext_ln54_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln54_2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %zext_ln54_2"   --->   Operation 19 'read' 'zext_ln54_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv58_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv58"   --->   Operation 20 'read' 'conv58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mul40_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %mul40"   --->   Operation 21 'read' 'mul40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg2_r_2_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_2_reload"   --->   Operation 22 'read' 'arg2_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arg2_r_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_6_reload"   --->   Operation 23 'read' 'arg2_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg2_r_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_1_reload"   --->   Operation 24 'read' 'arg2_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arg2_r_5_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_5_reload"   --->   Operation 25 'read' 'arg2_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_2_reload"   --->   Operation 26 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_6_reload"   --->   Operation 27 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arg2_r_3_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_3_reload"   --->   Operation 28 'read' 'arg2_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arg2_r_7_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_7_reload"   --->   Operation 29 'read' 'arg2_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_1_reload"   --->   Operation 30 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_5_reload"   --->   Operation 31 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%arg2_r_1_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_1_cast"   --->   Operation 32 'read' 'arg2_r_1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%arg2_r_2_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_2_cast"   --->   Operation 33 'read' 'arg2_r_2_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%arg2_r_3_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_3_cast"   --->   Operation 34 'read' 'arg2_r_3_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arg2_r_4_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_4_cast"   --->   Operation 35 'read' 'arg2_r_4_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arg2_r_5_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_5_cast"   --->   Operation 36 'read' 'arg2_r_5_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%arg2_r_6_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_6_cast"   --->   Operation 37 'read' 'arg2_r_6_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%arg2_r_8_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_8_cast"   --->   Operation 38 'read' 'arg2_r_8_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%arg2_r_7_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_7_cast"   --->   Operation 39 'read' 'arg2_r_7_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%arg2_r_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_reload"   --->   Operation 40 'read' 'arg2_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_3_reload"   --->   Operation 41 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_7_reload"   --->   Operation 42 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_8_reload"   --->   Operation 43 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arg2_r_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_4_reload"   --->   Operation 44 'read' 'arg2_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arg2_r_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_8_reload"   --->   Operation 45 'read' 'arg2_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arg1_r_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_reload"   --->   Operation 46 'read' 'arg1_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_4_reload"   --->   Operation 47 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv39_cast = zext i64 %conv39_read"   --->   Operation 48 'zext' 'conv39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln54_4_cast = zext i64 %zext_ln54_4_read"   --->   Operation 49 'zext' 'zext_ln54_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln54_3_cast = zext i64 %zext_ln54_3_read"   --->   Operation 50 'zext' 'zext_ln54_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln54_2_cast = zext i64 %zext_ln54_2_read"   --->   Operation 51 'zext' 'zext_ln54_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv58_cast = zext i64 %conv58_read"   --->   Operation 52 'zext' 'conv58_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 8, i4 %i"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add68_1100_3204"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add68_1100_2203"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add68_1100_1202"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add68_1100201"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add68_3181200"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add68_2156199"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add68_1131198"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add68197"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %empty"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc93.3.1"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [d4.cpp:54]   --->   Operation 64 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.79ns)   --->   "%icmp_ln36 = icmp_eq  i4 %i_1, i4 0" [d4.cpp:36]   --->   Operation 65 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc93.3.1.split, void %for.end104.exitStub" [d4.cpp:36]   --->   Operation 66 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.79ns)   --->   "%icmp_ln44 = icmp_eq  i4 %i_1, i4 4" [d4.cpp:44]   --->   Operation 67 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%select_ln44 = select i1 %icmp_ln44, i64 %arg1_r_4_reload_read, i64 %arg1_r_reload_read" [d4.cpp:44]   --->   Operation 68 'select' 'select_ln44' <Predicate = (!icmp_ln36)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i64 %select_ln44" [d4.cpp:44]   --->   Operation 69 'zext' 'zext_ln44' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.79ns)   --->   "%icmp_ln44_1 = icmp_eq  i4 %i_1, i4 8" [d4.cpp:44]   --->   Operation 70 'icmp' 'icmp_ln44_1' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%select_ln44_1 = select i1 %icmp_ln44_1, i64 %arg2_r_8_reload_read, i64 %arg2_r_4_reload_read" [d4.cpp:44]   --->   Operation 71 'select' 'select_ln44_1' <Predicate = (!icmp_ln36)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i64 %select_ln44_1" [d4.cpp:44]   --->   Operation 72 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.79ns)   --->   "%empty_28 = add i4 %i_1, i4 15" [d4.cpp:54]   --->   Operation 73 'add' 'empty_28' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [d4.cpp:54]   --->   Operation 74 'bitselect' 'tmp_18' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54)   --->   "%select_ln54 = select i1 %tmp_18, i4 7, i4 8" [d4.cpp:54]   --->   Operation 75 'select' 'select_ln54' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.79ns)   --->   "%icmp_ln52 = icmp_ugt  i4 %i_1, i4 6" [d4.cpp:52]   --->   Operation 76 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54)   --->   "%zext_ln53 = zext i1 %icmp_ln52" [d4.cpp:53]   --->   Operation 77 'zext' 'zext_ln53' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub_ln54 = sub i4 %select_ln54, i4 %zext_ln53" [d4.cpp:54]   --->   Operation 78 'sub' 'sub_ln54' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.79ns)   --->   "%icmp_ln52_1 = icmp_ugt  i4 %i_1, i4 5" [d4.cpp:52]   --->   Operation 79 'icmp' 'icmp_ln52_1' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i1 %icmp_ln52_1" [d4.cpp:53]   --->   Operation 80 'zext' 'zext_ln53_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.79ns)   --->   "%sub_ln54_1 = sub i4 %sub_ln54, i4 %zext_ln53_1" [d4.cpp:54]   --->   Operation 81 'sub' 'sub_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.79ns)   --->   "%icmp_ln52_2 = icmp_ugt  i4 %i_1, i4 4" [d4.cpp:52]   --->   Operation 82 'icmp' 'icmp_ln52_2' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i1 %icmp_ln52_2" [d4.cpp:53]   --->   Operation 83 'zext' 'zext_ln53_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.79ns)   --->   "%sub_ln54_2 = sub i4 %sub_ln54_1, i4 %zext_ln53_2" [d4.cpp:54]   --->   Operation 84 'sub' 'sub_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.42ns)   --->   "%select_ln44_2 = select i1 %icmp_ln44, i64 %arg1_r_5_reload_read, i64 %arg1_r_1_reload_read" [d4.cpp:44]   --->   Operation 85 'select' 'select_ln44_2' <Predicate = (!icmp_ln36)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i64 %select_ln44_2" [d4.cpp:44]   --->   Operation 86 'zext' 'zext_ln44_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.42ns)   --->   "%select_ln44_3 = select i1 %icmp_ln44_1, i64 %arg2_r_7_reload_read, i64 %arg2_r_3_reload_read" [d4.cpp:44]   --->   Operation 87 'select' 'select_ln44_3' <Predicate = (!icmp_ln36)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i64 %select_ln44_3" [d4.cpp:44]   --->   Operation 88 'zext' 'zext_ln44_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.79ns)   --->   "%icmp_ln52_3 = icmp_eq  i4 %empty_28, i4 7" [d4.cpp:52]   --->   Operation 89 'icmp' 'icmp_ln52_3' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_3)   --->   "%select_ln54_5 = select i1 %icmp_ln52_3, i4 7, i4 8" [d4.cpp:54]   --->   Operation 90 'select' 'select_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.79ns)   --->   "%icmp_ln52_4 = icmp_sgt  i4 %empty_28, i4 5" [d4.cpp:52]   --->   Operation 91 'icmp' 'icmp_ln52_4' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_3)   --->   "%zext_ln53_3 = zext i1 %icmp_ln52_4" [d4.cpp:53]   --->   Operation 92 'zext' 'zext_ln53_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub_ln54_3 = sub i4 %select_ln54_5, i4 %zext_ln53_3" [d4.cpp:54]   --->   Operation 93 'sub' 'sub_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.79ns)   --->   "%icmp_ln54_3 = icmp_ne  i4 %empty_28, i4 7" [d4.cpp:54]   --->   Operation 94 'icmp' 'icmp_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.79ns)   --->   "%icmp_ln52_5 = icmp_sgt  i4 %empty_28, i4 4" [d4.cpp:52]   --->   Operation 95 'icmp' 'icmp_ln52_5' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln53_4 = zext i1 %icmp_ln52_5" [d4.cpp:53]   --->   Operation 96 'zext' 'zext_ln53_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.79ns)   --->   "%sub_ln54_4 = sub i4 %sub_ln54_3, i4 %zext_ln53_4" [d4.cpp:54]   --->   Operation 97 'sub' 'sub_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.79ns)   --->   "%icmp_ln54_4 = icmp_slt  i4 %empty_28, i4 6" [d4.cpp:54]   --->   Operation 98 'icmp' 'icmp_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %empty_28, i32 2, i32 3" [d4.cpp:52]   --->   Operation 99 'partselect' 'tmp_19' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.54ns)   --->   "%icmp_ln52_6 = icmp_eq  i2 %tmp_19, i2 1" [d4.cpp:52]   --->   Operation 100 'icmp' 'icmp_ln52_6' <Predicate = (!icmp_ln36)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln53_5 = zext i1 %icmp_ln52_6" [d4.cpp:53]   --->   Operation 101 'zext' 'zext_ln53_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.79ns)   --->   "%sub_ln54_5 = sub i4 %sub_ln54_4, i4 %zext_ln53_5" [d4.cpp:54]   --->   Operation 102 'sub' 'sub_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.79ns)   --->   "%icmp_ln54_5 = icmp_slt  i4 %empty_28, i4 5" [d4.cpp:54]   --->   Operation 103 'icmp' 'icmp_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %empty_28, i32 2, i32 3" [d4.cpp:54]   --->   Operation 104 'partselect' 'tmp_20' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.54ns)   --->   "%icmp_ln54_6 = icmp_ne  i2 %tmp_20, i2 1" [d4.cpp:54]   --->   Operation 105 'icmp' 'icmp_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.42ns)   --->   "%select_ln44_4 = select i1 %icmp_ln44, i64 %arg1_r_6_reload_read, i64 %arg1_r_2_reload_read" [d4.cpp:44]   --->   Operation 106 'select' 'select_ln44_4' <Predicate = (!icmp_ln36)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i64 %select_ln44_4" [d4.cpp:44]   --->   Operation 107 'zext' 'zext_ln44_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.79ns)   --->   "%add_ln44 = add i4 %i_1, i4 14" [d4.cpp:44]   --->   Operation 108 'add' 'add_ln44' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.42ns)   --->   "%select_ln44_5 = select i1 %icmp_ln44_1, i64 %arg2_r_6_reload_read, i64 %arg2_r_2_reload_read" [d4.cpp:44]   --->   Operation 109 'select' 'select_ln44_5' <Predicate = (!icmp_ln36)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i64 %select_ln44_5" [d4.cpp:44]   --->   Operation 110 'zext' 'zext_ln44_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.79ns)   --->   "%icmp_ln52_7 = icmp_eq  i4 %add_ln44, i4 6" [d4.cpp:52]   --->   Operation 111 'icmp' 'icmp_ln52_7' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_6)   --->   "%select_ln54_8 = select i1 %icmp_ln52_7, i4 7, i4 8" [d4.cpp:54]   --->   Operation 112 'select' 'select_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.79ns)   --->   "%icmp_ln52_8 = icmp_sgt  i4 %add_ln44, i4 4" [d4.cpp:52]   --->   Operation 113 'icmp' 'icmp_ln52_8' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_6)   --->   "%zext_ln53_6 = zext i1 %icmp_ln52_8" [d4.cpp:53]   --->   Operation 114 'zext' 'zext_ln53_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub_ln54_6 = sub i4 %select_ln54_8, i4 %zext_ln53_6" [d4.cpp:54]   --->   Operation 115 'sub' 'sub_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.79ns)   --->   "%icmp_ln54_7 = icmp_ne  i4 %add_ln44, i4 6" [d4.cpp:54]   --->   Operation 116 'icmp' 'icmp_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln44, i32 2, i32 3" [d4.cpp:52]   --->   Operation 117 'partselect' 'tmp_21' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.54ns)   --->   "%icmp_ln52_9 = icmp_eq  i2 %tmp_21, i2 1" [d4.cpp:52]   --->   Operation 118 'icmp' 'icmp_ln52_9' <Predicate = (!icmp_ln36)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln53_7 = zext i1 %icmp_ln52_9" [d4.cpp:53]   --->   Operation 119 'zext' 'zext_ln53_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.79ns)   --->   "%sub_ln54_7 = sub i4 %sub_ln54_6, i4 %zext_ln53_7" [d4.cpp:54]   --->   Operation 120 'sub' 'sub_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.79ns)   --->   "%icmp_ln54_8 = icmp_slt  i4 %add_ln44, i4 5" [d4.cpp:54]   --->   Operation 121 'icmp' 'icmp_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.79ns)   --->   "%icmp_ln52_10 = icmp_sgt  i4 %add_ln44, i4 2" [d4.cpp:52]   --->   Operation 122 'icmp' 'icmp_ln52_10' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln44, i32 2, i32 3" [d4.cpp:54]   --->   Operation 123 'partselect' 'tmp_22' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.54ns)   --->   "%icmp_ln54_9 = icmp_ne  i2 %tmp_22, i2 1" [d4.cpp:54]   --->   Operation 124 'icmp' 'icmp_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.79ns)   --->   "%icmp_ln54_10 = icmp_slt  i4 %add_ln44, i4 3" [d4.cpp:54]   --->   Operation 125 'icmp' 'icmp_ln54_10' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.42ns)   --->   "%select_ln44_6 = select i1 %icmp_ln44, i64 %arg1_r_7_reload_read, i64 %arg1_r_3_reload_read" [d4.cpp:44]   --->   Operation 126 'select' 'select_ln44_6' <Predicate = (!icmp_ln36)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln44_6 = zext i64 %select_ln44_6" [d4.cpp:44]   --->   Operation 127 'zext' 'zext_ln44_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.79ns)   --->   "%add_ln44_1 = add i4 %i_1, i4 13" [d4.cpp:44]   --->   Operation 128 'add' 'add_ln44_1' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.42ns)   --->   "%select_ln44_7 = select i1 %icmp_ln44_1, i64 %arg2_r_5_reload_read, i64 %arg2_r_1_reload_read" [d4.cpp:44]   --->   Operation 129 'select' 'select_ln44_7' <Predicate = (!icmp_ln36)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln44_7 = zext i64 %select_ln44_7" [d4.cpp:44]   --->   Operation 130 'zext' 'zext_ln44_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : [1/1] (0.93ns)   --->   Input mux for Operation 131 '%mul_ln44 = mul i128 %zext_ln44_1, i128 %zext_ln44'
ST_1 : Operation 131 [1/1] (3.59ns)   --->   "%mul_ln44 = mul i128 %zext_ln44_1, i128 %zext_ln44" [d4.cpp:44]   --->   Operation 131 'mul' 'mul_ln44' <Predicate = (!icmp_ln36)> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (0.93ns)   --->   Input mux for Operation 132 '%mul_ln44_1 = mul i128 %zext_ln44_5, i128 %zext_ln44_4'
ST_1 : Operation 132 [1/1] (3.59ns)   --->   "%mul_ln44_1 = mul i128 %zext_ln44_5, i128 %zext_ln44_4" [d4.cpp:44]   --->   Operation 132 'mul' 'mul_ln44_1' <Predicate = (!icmp_ln36)> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (0.93ns)   --->   Input mux for Operation 133 '%mul_ln44_2 = mul i128 %zext_ln44_7, i128 %zext_ln44_6'
ST_1 : Operation 133 [1/1] (3.59ns)   --->   "%mul_ln44_2 = mul i128 %zext_ln44_7, i128 %zext_ln44_6" [d4.cpp:44]   --->   Operation 133 'mul' 'mul_ln44_2' <Predicate = (!icmp_ln36)> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (0.93ns)   --->   Input mux for Operation 134 '%mul_ln44_3 = mul i128 %zext_ln44_3, i128 %zext_ln44_2'
ST_1 : Operation 134 [1/1] (3.59ns)   --->   "%mul_ln44_3 = mul i128 %zext_ln44_3, i128 %zext_ln44_2" [d4.cpp:44]   --->   Operation 134 'mul' 'mul_ln44_3' <Predicate = (!icmp_ln36)> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_3 = add i128 %mul_ln44_1, i128 %mul_ln44_2" [d4.cpp:44]   --->   Operation 135 'add' 'add_ln44_3' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 136 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln44_4 = add i128 %add_ln44_3, i128 %mul_ln44_3" [d4.cpp:44]   --->   Operation 136 'add' 'add_ln44_4' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 137 [1/1] (0.79ns)   --->   "%add_ln36 = add i4 %i_1, i4 12" [d4.cpp:36]   --->   Operation 137 'add' 'add_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.79ns)   --->   "%icmp_ln52_11 = icmp_eq  i4 %add_ln44_1, i4 5" [d4.cpp:52]   --->   Operation 138 'icmp' 'icmp_ln52_11' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_9)   --->   "%select_ln54_11 = select i1 %icmp_ln52_11, i4 7, i4 8" [d4.cpp:54]   --->   Operation 139 'select' 'select_ln54_11' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln44_1, i32 2, i32 3" [d4.cpp:52]   --->   Operation 140 'partselect' 'tmp_23' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.54ns)   --->   "%icmp_ln52_12 = icmp_eq  i2 %tmp_23, i2 1" [d4.cpp:52]   --->   Operation 141 'icmp' 'icmp_ln52_12' <Predicate = (!icmp_ln36)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_9)   --->   "%zext_ln53_9 = zext i1 %icmp_ln52_12" [d4.cpp:53]   --->   Operation 142 'zext' 'zext_ln53_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub_ln54_9 = sub i4 %select_ln54_11, i4 %zext_ln53_9" [d4.cpp:54]   --->   Operation 143 'sub' 'sub_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.79ns)   --->   "%icmp_ln54_11 = icmp_ne  i4 %add_ln44_1, i4 5" [d4.cpp:54]   --->   Operation 144 'icmp' 'icmp_ln54_11' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.79ns)   --->   "%icmp_ln52_13 = icmp_sgt  i4 %add_ln44_1, i4 2" [d4.cpp:52]   --->   Operation 145 'icmp' 'icmp_ln52_13' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln53_10 = zext i1 %icmp_ln52_13" [d4.cpp:53]   --->   Operation 146 'zext' 'zext_ln53_10' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.79ns)   --->   "%sub_ln54_10 = sub i4 %sub_ln54_9, i4 %zext_ln53_10" [d4.cpp:54]   --->   Operation 147 'sub' 'sub_ln54_10' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln44_1, i32 2, i32 3" [d4.cpp:54]   --->   Operation 148 'partselect' 'tmp_24' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.54ns)   --->   "%icmp_ln54_12 = icmp_ne  i2 %tmp_24, i2 1" [d4.cpp:54]   --->   Operation 149 'icmp' 'icmp_ln54_12' <Predicate = (!icmp_ln36)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln44_1, i32 1, i32 3" [d4.cpp:52]   --->   Operation 150 'partselect' 'tmp_25' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.67ns)   --->   "%icmp_ln52_14 = icmp_sgt  i3 %tmp_25, i3 0" [d4.cpp:52]   --->   Operation 151 'icmp' 'icmp_ln52_14' <Predicate = (!icmp_ln36)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.79ns)   --->   "%icmp_ln54_13 = icmp_slt  i4 %add_ln44_1, i4 3" [d4.cpp:54]   --->   Operation 152 'icmp' 'icmp_ln54_13' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln44_1, i32 1, i32 3" [d4.cpp:54]   --->   Operation 153 'partselect' 'tmp_26' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.67ns)   --->   "%icmp_ln54_14 = icmp_slt  i3 %tmp_26, i3 1" [d4.cpp:54]   --->   Operation 154 'icmp' 'icmp_ln54_14' <Predicate = (!icmp_ln36)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln36 = store i4 %add_ln36, i4 %i" [d4.cpp:36]   --->   Operation 155 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%p_load = load i128 %empty" [d4.cpp:44]   --->   Operation 156 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.42ns)   --->   "%select_ln52 = select i1 %icmp_ln44_1, i64 %arg1_r_8_reload_read, i64 %arg1_r_4_reload_read" [d4.cpp:52]   --->   Operation 157 'select' 'select_ln52' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i64 %select_ln52" [d4.cpp:52]   --->   Operation 158 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [d4.cpp:52]   --->   Operation 159 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.42ns)   --->   "%select_ln54_1 = select i1 %icmp_ln44_1, i64 %arg1_r_7_reload_read, i64 %arg1_r_3_reload_read" [d4.cpp:54]   --->   Operation 160 'select' 'select_ln54_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i64 %select_ln54_1" [d4.cpp:54]   --->   Operation 161 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.42ns)   --->   "%select_ln54_2 = select i1 %icmp_ln44, i64 %arg2_r_4_reload_read, i64 %arg2_r_reload_read" [d4.cpp:54]   --->   Operation 162 'select' 'select_ln54_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i64 %select_ln54_2" [d4.cpp:54]   --->   Operation 163 'zext' 'zext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.41ns)   --->   "%select_ln52_1 = select i1 %tmp, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read" [d4.cpp:52]   --->   Operation 164 'select' 'select_ln52_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %select_ln52_1, i1 0" [d4.cpp:52]   --->   Operation 165 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i64 %shl_ln" [d4.cpp:52]   --->   Operation 166 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.77ns)   --->   "%tmp_7 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54" [d4.cpp:52]   --->   Operation 167 'mux' 'tmp_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln52_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_7, i1 0" [d4.cpp:52]   --->   Operation 168 'bitconcatenate' 'shl_ln52_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i64 %shl_ln52_1" [d4.cpp:52]   --->   Operation 169 'zext' 'zext_ln52_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.79ns)   --->   "%icmp_ln54 = icmp_ult  i4 %i_1, i4 7" [d4.cpp:54]   --->   Operation 170 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.77ns)   --->   "%tmp_9 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_1" [d4.cpp:52]   --->   Operation 171 'mux' 'tmp_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln52_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_9, i1 0" [d4.cpp:52]   --->   Operation 172 'bitconcatenate' 'shl_ln52_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln52_3 = zext i64 %shl_ln52_2" [d4.cpp:52]   --->   Operation 173 'zext' 'zext_ln52_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.79ns)   --->   "%icmp_ln54_1 = icmp_ult  i4 %i_1, i4 6" [d4.cpp:54]   --->   Operation 174 'icmp' 'icmp_ln54_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.77ns)   --->   "%tmp_s = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_2" [d4.cpp:52]   --->   Operation 175 'mux' 'tmp_s' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln52_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_s, i1 0" [d4.cpp:52]   --->   Operation 176 'bitconcatenate' 'shl_ln52_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln52_4 = zext i64 %shl_ln52_3" [d4.cpp:52]   --->   Operation 177 'zext' 'zext_ln52_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.79ns)   --->   "%icmp_ln54_2 = icmp_ult  i4 %i_1, i4 5" [d4.cpp:54]   --->   Operation 178 'icmp' 'icmp_ln54_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.77ns)   --->   "%tmp_1 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i4 %sub_ln54_2" [d4.cpp:52]   --->   Operation 179 'mux' 'tmp_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln52_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_1, i1 0" [d4.cpp:52]   --->   Operation 180 'bitconcatenate' 'shl_ln52_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln52_5 = zext i64 %shl_ln52_4" [d4.cpp:52]   --->   Operation 181 'zext' 'zext_ln52_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.77ns)   --->   "%tmp_2 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i4 %sub_ln54_2" [d4.cpp:52]   --->   Operation 182 'mux' 'tmp_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%shl_ln52_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_2, i1 0" [d4.cpp:52]   --->   Operation 183 'bitconcatenate' 'shl_ln52_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln52_6 = zext i64 %shl_ln52_5" [d4.cpp:52]   --->   Operation 184 'zext' 'zext_ln52_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.77ns)   --->   "%tmp_3 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_1_cast_read, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i4 %sub_ln54_2" [d4.cpp:52]   --->   Operation 185 'mux' 'tmp_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln52_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_3, i1 0" [d4.cpp:52]   --->   Operation 186 'bitconcatenate' 'shl_ln52_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln52_7 = zext i64 %shl_ln52_6" [d4.cpp:52]   --->   Operation 187 'zext' 'zext_ln52_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.42ns)   --->   "%select_ln54_3 = select i1 %icmp_ln44_1, i64 %arg1_r_6_reload_read, i64 %arg1_r_2_reload_read" [d4.cpp:54]   --->   Operation 188 'select' 'select_ln54_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i64 %select_ln54_3" [d4.cpp:54]   --->   Operation 189 'zext' 'zext_ln54_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.42ns)   --->   "%select_ln54_4 = select i1 %icmp_ln44, i64 %arg2_r_5_reload_read, i64 %arg2_r_1_reload_read" [d4.cpp:54]   --->   Operation 190 'select' 'select_ln54_4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i64 %select_ln54_4" [d4.cpp:54]   --->   Operation 191 'zext' 'zext_ln54_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.41ns)   --->   "%select_ln52_2 = select i1 %icmp_ln52_3, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read" [d4.cpp:52]   --->   Operation 192 'select' 'select_ln52_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%shl_ln52_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %select_ln52_2, i1 0" [d4.cpp:52]   --->   Operation 193 'bitconcatenate' 'shl_ln52_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln52_8 = zext i64 %shl_ln52_7" [d4.cpp:52]   --->   Operation 194 'zext' 'zext_ln52_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.77ns)   --->   "%tmp_4 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_3" [d4.cpp:52]   --->   Operation 195 'mux' 'tmp_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln52_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_4, i1 0" [d4.cpp:52]   --->   Operation 196 'bitconcatenate' 'shl_ln52_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln52_9 = zext i64 %shl_ln52_8" [d4.cpp:52]   --->   Operation 197 'zext' 'zext_ln52_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.77ns)   --->   "%tmp_5 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_4" [d4.cpp:52]   --->   Operation 198 'mux' 'tmp_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln52_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_5, i1 0" [d4.cpp:52]   --->   Operation 199 'bitconcatenate' 'shl_ln52_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln52_10 = zext i64 %shl_ln52_9" [d4.cpp:52]   --->   Operation 200 'zext' 'zext_ln52_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.77ns)   --->   "%tmp_6 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_5" [d4.cpp:52]   --->   Operation 201 'mux' 'tmp_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln52_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_6, i1 0" [d4.cpp:52]   --->   Operation 202 'bitconcatenate' 'shl_ln52_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln52_11 = zext i64 %shl_ln52_s" [d4.cpp:52]   --->   Operation 203 'zext' 'zext_ln52_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.77ns)   --->   "%tmp_8 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i4 %sub_ln54_5" [d4.cpp:52]   --->   Operation 204 'mux' 'tmp_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%shl_ln52_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_8, i1 0" [d4.cpp:52]   --->   Operation 205 'bitconcatenate' 'shl_ln52_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln52_12 = zext i64 %shl_ln52_10" [d4.cpp:52]   --->   Operation 206 'zext' 'zext_ln52_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.77ns)   --->   "%tmp_10 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i4 %sub_ln54_5" [d4.cpp:52]   --->   Operation 207 'mux' 'tmp_10' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln52_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_10, i1 0" [d4.cpp:52]   --->   Operation 208 'bitconcatenate' 'shl_ln52_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln52_13 = zext i64 %shl_ln52_11" [d4.cpp:52]   --->   Operation 209 'zext' 'zext_ln52_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.42ns)   --->   "%select_ln54_6 = select i1 %icmp_ln44_1, i64 %arg1_r_5_reload_read, i64 %arg1_r_1_reload_read" [d4.cpp:54]   --->   Operation 210 'select' 'select_ln54_6' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln54_7 = zext i64 %select_ln54_6" [d4.cpp:54]   --->   Operation 211 'zext' 'zext_ln54_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.42ns)   --->   "%select_ln54_7 = select i1 %icmp_ln44, i64 %arg2_r_6_reload_read, i64 %arg2_r_2_reload_read" [d4.cpp:54]   --->   Operation 212 'select' 'select_ln54_7' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln54_8 = zext i64 %select_ln54_7" [d4.cpp:54]   --->   Operation 213 'zext' 'zext_ln54_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.41ns)   --->   "%select_ln52_3 = select i1 %icmp_ln52_7, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read" [d4.cpp:52]   --->   Operation 214 'select' 'select_ln52_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln52_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %select_ln52_3, i1 0" [d4.cpp:52]   --->   Operation 215 'bitconcatenate' 'shl_ln52_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln52_14 = zext i64 %shl_ln52_12" [d4.cpp:52]   --->   Operation 216 'zext' 'zext_ln52_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.77ns)   --->   "%tmp_11 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_6" [d4.cpp:52]   --->   Operation 217 'mux' 'tmp_11' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%shl_ln52_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_11, i1 0" [d4.cpp:52]   --->   Operation 218 'bitconcatenate' 'shl_ln52_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln52_15 = zext i64 %shl_ln52_13" [d4.cpp:52]   --->   Operation 219 'zext' 'zext_ln52_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.77ns)   --->   "%tmp_12 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_7" [d4.cpp:52]   --->   Operation 220 'mux' 'tmp_12' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%shl_ln52_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_12, i1 0" [d4.cpp:52]   --->   Operation 221 'bitconcatenate' 'shl_ln52_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln52_16 = zext i64 %shl_ln52_14" [d4.cpp:52]   --->   Operation 222 'zext' 'zext_ln52_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln53_8 = zext i1 %icmp_ln52_10" [d4.cpp:53]   --->   Operation 223 'zext' 'zext_ln53_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.79ns)   --->   "%sub_ln54_8 = sub i4 %sub_ln54_7, i4 %zext_ln53_8" [d4.cpp:54]   --->   Operation 224 'sub' 'sub_ln54_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.77ns)   --->   "%tmp_13 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_8" [d4.cpp:52]   --->   Operation 225 'mux' 'tmp_13' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln52_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_13, i1 0" [d4.cpp:52]   --->   Operation 226 'bitconcatenate' 'shl_ln52_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln52_17 = zext i64 %shl_ln52_15" [d4.cpp:52]   --->   Operation 227 'zext' 'zext_ln52_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.77ns)   --->   "%tmp_14 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i4 %sub_ln54_8" [d4.cpp:52]   --->   Operation 228 'mux' 'tmp_14' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln52_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_14, i1 0" [d4.cpp:52]   --->   Operation 229 'bitconcatenate' 'shl_ln52_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln52_18 = zext i64 %shl_ln52_16" [d4.cpp:52]   --->   Operation 230 'zext' 'zext_ln52_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_2)   --->   "%select_ln44_8 = select i1 %icmp_ln44_1, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:44]   --->   Operation 231 'select' 'select_ln44_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_2)   --->   "%and_ln44 = and i128 %mul40_read, i128 %select_ln44_8" [d4.cpp:44]   --->   Operation 232 'and' 'and_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (1.57ns) (out node of the LUT)   --->   "%add_ln44_2 = add i128 %and_ln44, i128 %mul_ln44" [d4.cpp:44]   --->   Operation 233 'add' 'add_ln44_2' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_5 = add i128 %add_ln44_4, i128 %add_ln44_2" [d4.cpp:44]   --->   Operation 234 'add' 'add_ln44_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 235 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln44_6 = add i128 %p_load, i128 %add_ln44_5" [d4.cpp:44]   --->   Operation 235 'add' 'add_ln44_6' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 236 [1/1] (0.42ns)   --->   "%select_ln54_9 = select i1 %icmp_ln44_1, i64 %arg1_r_4_reload_read, i64 %arg1_r_reload_read" [d4.cpp:54]   --->   Operation 236 'select' 'select_ln54_9' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln54_9 = zext i64 %select_ln54_9" [d4.cpp:54]   --->   Operation 237 'zext' 'zext_ln54_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.42ns)   --->   "%select_ln54_10 = select i1 %icmp_ln44, i64 %arg2_r_7_reload_read, i64 %arg2_r_3_reload_read" [d4.cpp:54]   --->   Operation 238 'select' 'select_ln54_10' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln54_10 = zext i64 %select_ln54_10" [d4.cpp:54]   --->   Operation 239 'zext' 'zext_ln54_10' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 240 '%mul_ln54 = mul i128 %zext_ln54_6, i128 %zext_ln54_5'
ST_2 : Operation 240 [1/1] (3.59ns)   --->   "%mul_ln54 = mul i128 %zext_ln54_6, i128 %zext_ln54_5" [d4.cpp:54]   --->   Operation 240 'mul' 'mul_ln54' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 241 '%mul_ln54_1 = mul i128 %zext_ln54_1, i128 %zext_ln54'
ST_2 : Operation 241 [1/1] (3.59ns)   --->   "%mul_ln54_1 = mul i128 %zext_ln54_1, i128 %zext_ln54" [d4.cpp:54]   --->   Operation 241 'mul' 'mul_ln54_1' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 242 '%mul_ln54_2 = mul i128 %zext_ln54_8, i128 %zext_ln54_7'
ST_2 : Operation 242 [1/1] (3.59ns)   --->   "%mul_ln54_2 = mul i128 %zext_ln54_8, i128 %zext_ln54_7" [d4.cpp:54]   --->   Operation 242 'mul' 'mul_ln54_2' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 243 '%mul_ln54_3 = mul i128 %zext_ln52, i128 %conv58_cast'
ST_2 : Operation 243 [1/1] (3.59ns)   --->   "%mul_ln54_3 = mul i128 %zext_ln52, i128 %conv58_cast" [d4.cpp:54]   --->   Operation 243 'mul' 'mul_ln54_3' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln54)   --->   "%select_ln54_12 = select i1 %tmp_18, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 244 'select' 'select_ln54_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln54)   --->   "%and_ln54 = and i128 %mul_ln54_3, i128 %select_ln54_12" [d4.cpp:54]   --->   Operation 245 'and' 'and_ln54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 246 '%mul_ln54_4 = mul i128 %zext_ln54_10, i128 %zext_ln54_9'
ST_2 : Operation 246 [1/1] (3.59ns)   --->   "%mul_ln54_4 = mul i128 %zext_ln54_10, i128 %zext_ln54_9" [d4.cpp:54]   --->   Operation 246 'mul' 'mul_ln54_4' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (1.57ns) (out node of the LUT)   --->   "%add_ln54 = add i128 %and_ln54, i128 %mul_ln54_1" [d4.cpp:54]   --->   Operation 247 'add' 'add_ln54' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_1 = add i128 %mul_ln54_2, i128 %mul_ln54_4" [d4.cpp:54]   --->   Operation 248 'add' 'add_ln54_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 249 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_2 = add i128 %add_ln54_1, i128 %mul_ln54" [d4.cpp:54]   --->   Operation 249 'add' 'add_ln54_2' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 250 '%mul_ln54_5 = mul i128 %zext_ln52_1, i128 %zext_ln52'
ST_2 : Operation 250 [1/1] (3.59ns)   --->   "%mul_ln54_5 = mul i128 %zext_ln52_1, i128 %zext_ln52" [d4.cpp:54]   --->   Operation 250 'mul' 'mul_ln54_5' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 251 '%mul_ln54_6 = mul i128 %zext_ln54_2_cast, i128 %zext_ln54'
ST_2 : Operation 251 [1/1] (3.59ns)   --->   "%mul_ln54_6 = mul i128 %zext_ln54_2_cast, i128 %zext_ln54" [d4.cpp:54]   --->   Operation 251 'mul' 'mul_ln54_6' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_1)   --->   "%select_ln54_13 = select i1 %icmp_ln52, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 252 'select' 'select_ln54_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_1 = and i128 %mul_ln54_5, i128 %select_ln54_13" [d4.cpp:54]   --->   Operation 253 'and' 'and_ln54_1' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_2)   --->   "%xor_ln54 = xor i1 %tmp_18, i1 1" [d4.cpp:54]   --->   Operation 254 'xor' 'xor_ln54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_2)   --->   "%select_ln54_14 = select i1 %xor_ln54, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 255 'select' 'select_ln54_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_2 = and i128 %mul_ln54_6, i128 %select_ln54_14" [d4.cpp:54]   --->   Operation 256 'and' 'and_ln54_2' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 257 '%mul_ln54_7 = mul i128 %zext_ln54_7, i128 %zext_ln54_6'
ST_2 : Operation 257 [1/1] (3.59ns)   --->   "%mul_ln54_7 = mul i128 %zext_ln54_7, i128 %zext_ln54_6" [d4.cpp:54]   --->   Operation 257 'mul' 'mul_ln54_7' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 258 '%mul_ln54_8 = mul i128 %zext_ln54_5, i128 %zext_ln54_1'
ST_2 : Operation 258 [1/1] (3.59ns)   --->   "%mul_ln54_8 = mul i128 %zext_ln54_5, i128 %zext_ln54_1" [d4.cpp:54]   --->   Operation 258 'mul' 'mul_ln54_8' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 259 '%mul_ln54_9 = mul i128 %zext_ln54_9, i128 %zext_ln54_8'
ST_2 : Operation 259 [1/1] (3.59ns)   --->   "%mul_ln54_9 = mul i128 %zext_ln54_9, i128 %zext_ln54_8" [d4.cpp:54]   --->   Operation 259 'mul' 'mul_ln54_9' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 260 '%mul_ln54_10 = mul i128 %zext_ln54, i128 %conv58_cast'
ST_2 : Operation 260 [1/1] (3.59ns)   --->   "%mul_ln54_10 = mul i128 %zext_ln54, i128 %conv58_cast" [d4.cpp:54]   --->   Operation 260 'mul' 'mul_ln54_10' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_3)   --->   "%select_ln54_15 = select i1 %icmp_ln52_3, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 261 'select' 'select_ln54_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_3 = and i128 %mul_ln54_10, i128 %select_ln54_15" [d4.cpp:54]   --->   Operation 262 'and' 'and_ln54_3' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_5 = add i128 %and_ln54_1, i128 %and_ln54_2" [d4.cpp:54]   --->   Operation 263 'add' 'add_ln54_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 264 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_6 = add i128 %add_ln54_5, i128 %and_ln54_3" [d4.cpp:54]   --->   Operation 264 'add' 'add_ln54_6' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_7 = add i128 %mul_ln54_7, i128 %mul_ln54_9" [d4.cpp:54]   --->   Operation 265 'add' 'add_ln54_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 266 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_8 = add i128 %add_ln54_7, i128 %mul_ln54_8" [d4.cpp:54]   --->   Operation 266 'add' 'add_ln54_8' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 267 '%mul_ln54_11 = mul i128 %zext_ln52_2, i128 %zext_ln52'
ST_2 : Operation 267 [1/1] (3.59ns)   --->   "%mul_ln54_11 = mul i128 %zext_ln52_2, i128 %zext_ln52" [d4.cpp:54]   --->   Operation 267 'mul' 'mul_ln54_11' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 268 '%mul_ln54_12 = mul i128 %zext_ln54_3_cast, i128 %zext_ln54'
ST_2 : Operation 268 [1/1] (3.59ns)   --->   "%mul_ln54_12 = mul i128 %zext_ln54_3_cast, i128 %zext_ln54" [d4.cpp:54]   --->   Operation 268 'mul' 'mul_ln54_12' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 269 '%mul_ln54_13 = mul i128 %zext_ln54_5, i128 %zext_ln54_2_cast'
ST_2 : Operation 269 [1/1] (3.59ns)   --->   "%mul_ln54_13 = mul i128 %zext_ln54_5, i128 %zext_ln54_2_cast" [d4.cpp:54]   --->   Operation 269 'mul' 'mul_ln54_13' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 270 '%mul_ln54_14 = mul i128 %zext_ln54_5, i128 %conv58_cast'
ST_2 : Operation 270 [1/1] (3.59ns)   --->   "%mul_ln54_14 = mul i128 %zext_ln54_5, i128 %conv58_cast" [d4.cpp:54]   --->   Operation 270 'mul' 'mul_ln54_14' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 271 '%mul_ln54_15 = mul i128 %zext_ln52_8, i128 %zext_ln54'
ST_2 : Operation 271 [1/1] (3.59ns)   --->   "%mul_ln54_15 = mul i128 %zext_ln52_8, i128 %zext_ln54" [d4.cpp:54]   --->   Operation 271 'mul' 'mul_ln54_15' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_4)   --->   "%select_ln54_16 = select i1 %icmp_ln52_1, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 272 'select' 'select_ln54_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_4 = and i128 %mul_ln54_11, i128 %select_ln54_16" [d4.cpp:54]   --->   Operation 273 'and' 'and_ln54_4' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_5)   --->   "%select_ln54_17 = select i1 %icmp_ln54, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 274 'select' 'select_ln54_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_5 = and i128 %mul_ln54_12, i128 %select_ln54_17" [d4.cpp:54]   --->   Operation 275 'and' 'and_ln54_5' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_6)   --->   "%select_ln54_18 = select i1 %icmp_ln54_3, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 276 'select' 'select_ln54_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_6 = and i128 %mul_ln54_13, i128 %select_ln54_18" [d4.cpp:54]   --->   Operation 277 'and' 'and_ln54_6' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_7)   --->   "%select_ln54_19 = select i1 %icmp_ln52_7, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 278 'select' 'select_ln54_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_7 = and i128 %mul_ln54_14, i128 %select_ln54_19" [d4.cpp:54]   --->   Operation 279 'and' 'and_ln54_7' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_8)   --->   "%select_ln54_20 = select i1 %icmp_ln52_4, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 280 'select' 'select_ln54_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_8 = and i128 %mul_ln54_15, i128 %select_ln54_20" [d4.cpp:54]   --->   Operation 281 'and' 'and_ln54_8' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 282 '%mul_ln54_16 = mul i128 %zext_ln54_9, i128 %zext_ln54_6'
ST_2 : Operation 282 [1/1] (3.59ns)   --->   "%mul_ln54_16 = mul i128 %zext_ln54_9, i128 %zext_ln54_6" [d4.cpp:54]   --->   Operation 282 'mul' 'mul_ln54_16' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 283 '%mul_ln54_17 = mul i128 %zext_ln54_7, i128 %zext_ln54_1'
ST_2 : Operation 283 [1/1] (3.59ns)   --->   "%mul_ln54_17 = mul i128 %zext_ln54_7, i128 %zext_ln54_1" [d4.cpp:54]   --->   Operation 283 'mul' 'mul_ln54_17' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_11 = add i128 %and_ln54_5, i128 %and_ln54_7" [d4.cpp:54]   --->   Operation 284 'add' 'add_ln54_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 285 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_12 = add i128 %add_ln54_11, i128 %and_ln54_4" [d4.cpp:54]   --->   Operation 285 'add' 'add_ln54_12' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 286 [1/1] (1.57ns)   --->   "%add_ln54_14 = add i128 %mul_ln54_17, i128 %mul_ln54_16" [d4.cpp:54]   --->   Operation 286 'add' 'add_ln54_14' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 287 '%mul_ln54_18 = mul i128 %zext_ln54_9, i128 %zext_ln54_1'
ST_2 : Operation 287 [1/1] (3.59ns)   --->   "%mul_ln54_18 = mul i128 %zext_ln54_9, i128 %zext_ln54_1" [d4.cpp:54]   --->   Operation 287 'mul' 'mul_ln54_18' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 288 '%mul_ln54_19 = mul i128 %zext_ln54_7, i128 %conv58_cast'
ST_2 : Operation 288 [1/1] (3.59ns)   --->   "%mul_ln54_19 = mul i128 %zext_ln54_7, i128 %conv58_cast" [d4.cpp:54]   --->   Operation 288 'mul' 'mul_ln54_19' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 289 '%mul_ln54_20 = mul i128 %zext_ln52_3, i128 %zext_ln52'
ST_2 : Operation 289 [1/1] (3.59ns)   --->   "%mul_ln54_20 = mul i128 %zext_ln52_3, i128 %zext_ln52" [d4.cpp:54]   --->   Operation 289 'mul' 'mul_ln54_20' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 290 '%mul_ln54_21 = mul i128 %zext_ln54_7, i128 %zext_ln54_2_cast'
ST_2 : Operation 290 [1/1] (3.59ns)   --->   "%mul_ln54_21 = mul i128 %zext_ln54_7, i128 %zext_ln54_2_cast" [d4.cpp:54]   --->   Operation 290 'mul' 'mul_ln54_21' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 291 '%mul_ln54_22 = mul i128 %zext_ln54_4_cast, i128 %zext_ln54'
ST_2 : Operation 291 [1/1] (3.59ns)   --->   "%mul_ln54_22 = mul i128 %zext_ln54_4_cast, i128 %zext_ln54" [d4.cpp:54]   --->   Operation 291 'mul' 'mul_ln54_22' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 292 '%mul_ln54_23 = mul i128 %zext_ln52_9, i128 %zext_ln54'
ST_2 : Operation 292 [1/1] (3.59ns)   --->   "%mul_ln54_23 = mul i128 %zext_ln52_9, i128 %zext_ln54" [d4.cpp:54]   --->   Operation 292 'mul' 'mul_ln54_23' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 293 '%mul_ln54_24 = mul i128 %zext_ln54_5, i128 %zext_ln54_3_cast'
ST_2 : Operation 293 [1/1] (3.59ns)   --->   "%mul_ln54_24 = mul i128 %zext_ln54_5, i128 %zext_ln54_3_cast" [d4.cpp:54]   --->   Operation 293 'mul' 'mul_ln54_24' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 294 '%mul_ln54_25 = mul i128 %zext_ln52_14, i128 %zext_ln54_5'
ST_2 : Operation 294 [1/1] (3.59ns)   --->   "%mul_ln54_25 = mul i128 %zext_ln52_14, i128 %zext_ln54_5" [d4.cpp:54]   --->   Operation 294 'mul' 'mul_ln54_25' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_9)   --->   "%select_ln54_21 = select i1 %icmp_ln52_11, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 295 'select' 'select_ln54_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_9 = and i128 %mul_ln54_19, i128 %select_ln54_21" [d4.cpp:54]   --->   Operation 296 'and' 'and_ln54_9' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_10)   --->   "%select_ln54_22 = select i1 %icmp_ln52_2, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 297 'select' 'select_ln54_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_10 = and i128 %mul_ln54_20, i128 %select_ln54_22" [d4.cpp:54]   --->   Operation 298 'and' 'and_ln54_10' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_11)   --->   "%select_ln54_23 = select i1 %icmp_ln54_7, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 299 'select' 'select_ln54_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_11 = and i128 %mul_ln54_21, i128 %select_ln54_23" [d4.cpp:54]   --->   Operation 300 'and' 'and_ln54_11' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_12)   --->   "%select_ln54_24 = select i1 %icmp_ln54_1, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 301 'select' 'select_ln54_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_12 = and i128 %mul_ln54_22, i128 %select_ln54_24" [d4.cpp:54]   --->   Operation 302 'and' 'and_ln54_12' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_19)   --->   "%select_ln54_25 = select i1 %icmp_ln52_5, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 303 'select' 'select_ln54_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_19)   --->   "%and_ln54_13 = and i128 %mul_ln54_23, i128 %select_ln54_25" [d4.cpp:54]   --->   Operation 304 'and' 'and_ln54_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_19)   --->   "%select_ln54_26 = select i1 %icmp_ln54_4, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 305 'select' 'select_ln54_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_19)   --->   "%and_ln54_14 = and i128 %mul_ln54_24, i128 %select_ln54_26" [d4.cpp:54]   --->   Operation 306 'and' 'and_ln54_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_22)   --->   "%select_ln54_27 = select i1 %icmp_ln52_8, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 307 'select' 'select_ln54_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_22)   --->   "%and_ln54_15 = and i128 %mul_ln54_25, i128 %select_ln54_27" [d4.cpp:54]   --->   Operation 308 'and' 'and_ln54_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (1.57ns) (out node of the LUT)   --->   "%add_ln54_19 = add i128 %and_ln54_14, i128 %and_ln54_13" [d4.cpp:54]   --->   Operation 309 'add' 'add_ln54_19' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (1.57ns) (out node of the LUT)   --->   "%add_ln54_22 = add i128 %and_ln54_15, i128 %mul_ln54_18" [d4.cpp:54]   --->   Operation 310 'add' 'add_ln54_22' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.41ns)   --->   "%select_ln52_4 = select i1 %icmp_ln52_11, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read" [d4.cpp:52]   --->   Operation 311 'select' 'select_ln52_4' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%shl_ln52_17 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %select_ln52_4, i1 0" [d4.cpp:52]   --->   Operation 312 'bitconcatenate' 'shl_ln52_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln52_19 = zext i64 %shl_ln52_17" [d4.cpp:52]   --->   Operation 313 'zext' 'zext_ln52_19' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 314 '%mul_ln54_26 = mul i128 %zext_ln52_4, i128 %zext_ln52'
ST_2 : Operation 314 [1/1] (3.59ns)   --->   "%mul_ln54_26 = mul i128 %zext_ln52_4, i128 %zext_ln52" [d4.cpp:54]   --->   Operation 314 'mul' 'mul_ln54_26' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 315 '%mul_ln54_27 = mul i128 %zext_ln54_9, i128 %zext_ln54_2_cast'
ST_2 : Operation 315 [1/1] (3.59ns)   --->   "%mul_ln54_27 = mul i128 %zext_ln54_9, i128 %zext_ln54_2_cast" [d4.cpp:54]   --->   Operation 315 'mul' 'mul_ln54_27' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 316 '%mul_ln54_28 = mul i128 %zext_ln52_19, i128 %zext_ln54_7'
ST_2 : Operation 316 [1/1] (3.59ns)   --->   "%mul_ln54_28 = mul i128 %zext_ln52_19, i128 %zext_ln54_7" [d4.cpp:54]   --->   Operation 316 'mul' 'mul_ln54_28' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 317 '%mul_ln54_29 = mul i128 %zext_ln52_10, i128 %zext_ln54'
ST_2 : Operation 317 [1/1] (3.59ns)   --->   "%mul_ln54_29 = mul i128 %zext_ln52_10, i128 %zext_ln54" [d4.cpp:54]   --->   Operation 317 'mul' 'mul_ln54_29' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 318 '%mul_ln54_30 = mul i128 %zext_ln54_7, i128 %zext_ln54_3_cast'
ST_2 : Operation 318 [1/1] (3.59ns)   --->   "%mul_ln54_30 = mul i128 %zext_ln54_7, i128 %zext_ln54_3_cast" [d4.cpp:54]   --->   Operation 318 'mul' 'mul_ln54_30' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 319 '%mul_ln54_31 = mul i128 %zext_ln52_15, i128 %zext_ln54_5'
ST_2 : Operation 319 [1/1] (3.59ns)   --->   "%mul_ln54_31 = mul i128 %zext_ln52_15, i128 %zext_ln54_5" [d4.cpp:54]   --->   Operation 319 'mul' 'mul_ln54_31' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 320 '%mul_ln54_32 = mul i128 %conv39_cast, i128 %zext_ln54'
ST_2 : Operation 320 [1/1] (3.59ns)   --->   "%mul_ln54_32 = mul i128 %conv39_cast, i128 %zext_ln54" [d4.cpp:54]   --->   Operation 320 'mul' 'mul_ln54_32' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 321 '%mul_ln54_33 = mul i128 %zext_ln54_5, i128 %zext_ln54_4_cast'
ST_2 : Operation 321 [1/1] (3.59ns)   --->   "%mul_ln54_33 = mul i128 %zext_ln54_5, i128 %zext_ln54_4_cast" [d4.cpp:54]   --->   Operation 321 'mul' 'mul_ln54_33' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_30)   --->   "%select_ln54_28 = select i1 %icmp_ln54_11, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 322 'select' 'select_ln54_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_30)   --->   "%and_ln54_16 = and i128 %mul_ln54_27, i128 %select_ln54_28" [d4.cpp:54]   --->   Operation 323 'and' 'and_ln54_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_30)   --->   "%select_ln54_29 = select i1 %icmp_ln52_12, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 324 'select' 'select_ln54_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_30)   --->   "%and_ln54_17 = and i128 %mul_ln54_28, i128 %select_ln54_29" [d4.cpp:54]   --->   Operation 325 'and' 'and_ln54_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_27)   --->   "%select_ln54_30 = select i1 %icmp_ln52_6, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 326 'select' 'select_ln54_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_27)   --->   "%and_ln54_18 = and i128 %mul_ln54_29, i128 %select_ln54_30" [d4.cpp:54]   --->   Operation 327 'and' 'and_ln54_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_19)   --->   "%select_ln54_31 = select i1 %icmp_ln54_8, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 328 'select' 'select_ln54_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_19 = and i128 %mul_ln54_30, i128 %select_ln54_31" [d4.cpp:54]   --->   Operation 329 'and' 'and_ln54_19' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_20)   --->   "%select_ln54_32 = select i1 %icmp_ln52_9, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 330 'select' 'select_ln54_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_20 = and i128 %mul_ln54_31, i128 %select_ln54_32" [d4.cpp:54]   --->   Operation 331 'and' 'and_ln54_20' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_21)   --->   "%select_ln54_33 = select i1 %icmp_ln54_2, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 332 'select' 'select_ln54_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_21 = and i128 %mul_ln54_32, i128 %select_ln54_33" [d4.cpp:54]   --->   Operation 333 'and' 'and_ln54_21' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_27)   --->   "%select_ln54_34 = select i1 %icmp_ln54_5, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 334 'select' 'select_ln54_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_27)   --->   "%and_ln54_22 = and i128 %mul_ln54_33, i128 %select_ln54_34" [d4.cpp:54]   --->   Operation 335 'and' 'and_ln54_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (1.57ns) (out node of the LUT)   --->   "%add_ln54_27 = add i128 %and_ln54_22, i128 %and_ln54_18" [d4.cpp:54]   --->   Operation 336 'add' 'add_ln54_27' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (1.57ns) (out node of the LUT)   --->   "%add_ln54_30 = add i128 %and_ln54_16, i128 %and_ln54_17" [d4.cpp:54]   --->   Operation 337 'add' 'add_ln54_30' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.77ns)   --->   "%tmp_15 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_9" [d4.cpp:52]   --->   Operation 338 'mux' 'tmp_15' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln52_18 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_15, i1 0" [d4.cpp:52]   --->   Operation 339 'bitconcatenate' 'shl_ln52_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln52_20 = zext i64 %shl_ln52_18" [d4.cpp:52]   --->   Operation 340 'zext' 'zext_ln52_20' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 341 '%mul_ln54_34 = mul i128 %zext_ln54_9, i128 %zext_ln54_3_cast'
ST_2 : Operation 341 [1/1] (3.59ns)   --->   "%mul_ln54_34 = mul i128 %zext_ln54_9, i128 %zext_ln54_3_cast" [d4.cpp:54]   --->   Operation 341 'mul' 'mul_ln54_34' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 342 '%mul_ln54_35 = mul i128 %zext_ln54_7, i128 %zext_ln54_4_cast'
ST_2 : Operation 342 [1/1] (3.59ns)   --->   "%mul_ln54_35 = mul i128 %zext_ln54_7, i128 %zext_ln54_4_cast" [d4.cpp:54]   --->   Operation 342 'mul' 'mul_ln54_35' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 343 '%mul_ln54_36 = mul i128 %zext_ln52_20, i128 %zext_ln54_7'
ST_2 : Operation 343 [1/1] (3.59ns)   --->   "%mul_ln54_36 = mul i128 %zext_ln52_20, i128 %zext_ln54_7" [d4.cpp:54]   --->   Operation 343 'mul' 'mul_ln54_36' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 344 '%mul_ln54_37 = mul i128 %zext_ln52_16, i128 %zext_ln54_5'
ST_2 : Operation 344 [1/1] (3.59ns)   --->   "%mul_ln54_37 = mul i128 %zext_ln52_16, i128 %zext_ln54_5" [d4.cpp:54]   --->   Operation 344 'mul' 'mul_ln54_37' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 345 '%mul_ln54_38 = mul i128 %zext_ln54_5, i128 %conv39_cast'
ST_2 : Operation 345 [1/1] (3.59ns)   --->   "%mul_ln54_38 = mul i128 %zext_ln54_5, i128 %conv39_cast" [d4.cpp:54]   --->   Operation 345 'mul' 'mul_ln54_38' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_37)   --->   "%select_ln54_35 = select i1 %icmp_ln54_12, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 346 'select' 'select_ln54_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_37)   --->   "%and_ln54_23 = and i128 %mul_ln54_34, i128 %select_ln54_35" [d4.cpp:54]   --->   Operation 347 'and' 'and_ln54_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_24)   --->   "%select_ln54_36 = select i1 %icmp_ln54_9, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 348 'select' 'select_ln54_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_24 = and i128 %mul_ln54_35, i128 %select_ln54_36" [d4.cpp:54]   --->   Operation 349 'and' 'and_ln54_24' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_37)   --->   "%select_ln54_37 = select i1 %icmp_ln52_13, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 350 'select' 'select_ln54_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_37)   --->   "%and_ln54_25 = and i128 %mul_ln54_36, i128 %select_ln54_37" [d4.cpp:54]   --->   Operation 351 'and' 'and_ln54_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_26)   --->   "%select_ln54_38 = select i1 %icmp_ln52_10, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 352 'select' 'select_ln54_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_26 = and i128 %mul_ln54_37, i128 %select_ln54_38" [d4.cpp:54]   --->   Operation 353 'and' 'and_ln54_26' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_27)   --->   "%select_ln54_39 = select i1 %icmp_ln54_6, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 354 'select' 'select_ln54_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_27 = and i128 %mul_ln54_38, i128 %select_ln54_39" [d4.cpp:54]   --->   Operation 355 'and' 'and_ln54_27' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 356 '%mul_ln54_39 = mul i128 %zext_ln52_5, i128 %zext_ln52'
ST_2 : Operation 356 [1/1] (3.59ns)   --->   "%mul_ln54_39 = mul i128 %zext_ln52_5, i128 %zext_ln52" [d4.cpp:54]   --->   Operation 356 'mul' 'mul_ln54_39' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 357 '%mul_ln54_40 = mul i128 %zext_ln52_11, i128 %zext_ln54'
ST_2 : Operation 357 [1/1] (3.59ns)   --->   "%mul_ln54_40 = mul i128 %zext_ln52_11, i128 %zext_ln54" [d4.cpp:54]   --->   Operation 357 'mul' 'mul_ln54_40' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_34 = add i128 %and_ln54_27, i128 %mul_ln54_40" [d4.cpp:54]   --->   Operation 358 'add' 'add_ln54_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 359 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_35 = add i128 %add_ln54_34, i128 %mul_ln54_39" [d4.cpp:54]   --->   Operation 359 'add' 'add_ln54_35' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 360 [1/1] (1.57ns) (out node of the LUT)   --->   "%add_ln54_37 = add i128 %and_ln54_23, i128 %and_ln54_25" [d4.cpp:54]   --->   Operation 360 'add' 'add_ln54_37' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.77ns)   --->   "%tmp_16 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_10" [d4.cpp:52]   --->   Operation 361 'mux' 'tmp_16' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%shl_ln52_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_16, i1 0" [d4.cpp:52]   --->   Operation 362 'bitconcatenate' 'shl_ln52_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln52_21 = zext i64 %shl_ln52_19" [d4.cpp:52]   --->   Operation 363 'zext' 'zext_ln52_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln53_11 = zext i1 %icmp_ln52_14" [d4.cpp:53]   --->   Operation 364 'zext' 'zext_ln53_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.79ns)   --->   "%sub_ln54_11 = sub i4 %sub_ln54_10, i4 %zext_ln53_11" [d4.cpp:54]   --->   Operation 365 'sub' 'sub_ln54_11' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 366 '%mul_ln54_41 = mul i128 %zext_ln54_9, i128 %zext_ln54_4_cast'
ST_2 : Operation 366 [1/1] (3.59ns)   --->   "%mul_ln54_41 = mul i128 %zext_ln54_9, i128 %zext_ln54_4_cast" [d4.cpp:54]   --->   Operation 366 'mul' 'mul_ln54_41' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 367 '%mul_ln54_42 = mul i128 %zext_ln54_7, i128 %conv39_cast'
ST_2 : Operation 367 [1/1] (3.59ns)   --->   "%mul_ln54_42 = mul i128 %zext_ln54_7, i128 %conv39_cast" [d4.cpp:54]   --->   Operation 367 'mul' 'mul_ln54_42' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_28)   --->   "%select_ln54_40 = select i1 %icmp_ln54_13, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 368 'select' 'select_ln54_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_28 = and i128 %mul_ln54_41, i128 %select_ln54_40" [d4.cpp:54]   --->   Operation 369 'and' 'and_ln54_28' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_29)   --->   "%select_ln54_41 = select i1 %icmp_ln54_10, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 370 'select' 'select_ln54_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_29 = and i128 %mul_ln54_42, i128 %select_ln54_41" [d4.cpp:54]   --->   Operation 371 'and' 'and_ln54_29' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 372 '%mul_ln54_43 = mul i128 %zext_ln52_12, i128 %zext_ln54'
ST_2 : Operation 372 [1/1] (3.59ns)   --->   "%mul_ln54_43 = mul i128 %zext_ln52_12, i128 %zext_ln54" [d4.cpp:54]   --->   Operation 372 'mul' 'mul_ln54_43' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 373 '%mul_ln54_44 = mul i128 %zext_ln52_17, i128 %zext_ln54_5'
ST_2 : Operation 373 [1/1] (3.59ns)   --->   "%mul_ln54_44 = mul i128 %zext_ln52_17, i128 %zext_ln54_5" [d4.cpp:54]   --->   Operation 373 'mul' 'mul_ln54_44' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 374 '%mul_ln54_45 = mul i128 %zext_ln52_6, i128 %zext_ln52'
ST_2 : Operation 374 [1/1] (3.59ns)   --->   "%mul_ln54_45 = mul i128 %zext_ln52_6, i128 %zext_ln52" [d4.cpp:54]   --->   Operation 374 'mul' 'mul_ln54_45' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 375 '%mul_ln54_46 = mul i128 %zext_ln52_21, i128 %zext_ln54_7'
ST_2 : Operation 375 [1/1] (3.59ns)   --->   "%mul_ln54_46 = mul i128 %zext_ln52_21, i128 %zext_ln54_7" [d4.cpp:54]   --->   Operation 375 'mul' 'mul_ln54_46' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_30)   --->   "%select_ln54_42 = select i1 %icmp_ln52_14, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 376 'select' 'select_ln54_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_30 = and i128 %mul_ln54_46, i128 %select_ln54_42" [d4.cpp:54]   --->   Operation 377 'and' 'and_ln54_30' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_41 = add i128 %mul_ln54_43, i128 %and_ln54_29" [d4.cpp:54]   --->   Operation 378 'add' 'add_ln54_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 379 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_42 = add i128 %add_ln54_41, i128 %mul_ln54_45" [d4.cpp:54]   --->   Operation 379 'add' 'add_ln54_42' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_43 = add i128 %and_ln54_28, i128 %and_ln54_30" [d4.cpp:54]   --->   Operation 380 'add' 'add_ln54_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 381 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_44 = add i128 %add_ln54_43, i128 %mul_ln54_44" [d4.cpp:54]   --->   Operation 381 'add' 'add_ln54_44' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 382 [1/1] (0.77ns)   --->   "%tmp_17 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_11" [d4.cpp:52]   --->   Operation 382 'mux' 'tmp_17' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%shl_ln52_20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_17, i1 0" [d4.cpp:52]   --->   Operation 383 'bitconcatenate' 'shl_ln52_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln52_22 = zext i64 %shl_ln52_20" [d4.cpp:52]   --->   Operation 384 'zext' 'zext_ln52_22' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 385 '%mul_ln54_47 = mul i128 %zext_ln52_7, i128 %zext_ln52'
ST_2 : Operation 385 [1/1] (3.59ns)   --->   "%mul_ln54_47 = mul i128 %zext_ln52_7, i128 %zext_ln52" [d4.cpp:54]   --->   Operation 385 'mul' 'mul_ln54_47' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 386 '%mul_ln54_48 = mul i128 %zext_ln52_13, i128 %zext_ln54'
ST_2 : Operation 386 [1/1] (3.59ns)   --->   "%mul_ln54_48 = mul i128 %zext_ln52_13, i128 %zext_ln54" [d4.cpp:54]   --->   Operation 386 'mul' 'mul_ln54_48' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 387 '%mul_ln54_49 = mul i128 %zext_ln52_22, i128 %zext_ln54_7'
ST_2 : Operation 387 [1/1] (3.59ns)   --->   "%mul_ln54_49 = mul i128 %zext_ln52_22, i128 %zext_ln54_7" [d4.cpp:54]   --->   Operation 387 'mul' 'mul_ln54_49' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 388 '%mul_ln54_50 = mul i128 %zext_ln54_9, i128 %conv39_cast'
ST_2 : Operation 388 [1/1] (3.59ns)   --->   "%mul_ln54_50 = mul i128 %zext_ln54_9, i128 %conv39_cast" [d4.cpp:54]   --->   Operation 388 'mul' 'mul_ln54_50' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_31)   --->   "%select_ln54_43 = select i1 %icmp_ln54_14, i128 340282366920938463463374607431768211455, i128 0" [d4.cpp:54]   --->   Operation 389 'select' 'select_ln54_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_31 = and i128 %mul_ln54_50, i128 %select_ln54_43" [d4.cpp:54]   --->   Operation 390 'and' 'and_ln54_31' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 391 '%mul_ln54_51 = mul i128 %zext_ln52_18, i128 %zext_ln54_5'
ST_2 : Operation 391 [1/1] (3.59ns)   --->   "%mul_ln54_51 = mul i128 %zext_ln52_18, i128 %zext_ln54_5" [d4.cpp:54]   --->   Operation 391 'mul' 'mul_ln54_51' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (1.57ns)   --->   "%add_ln54_47 = add i128 %mul_ln54_47, i128 %mul_ln54_48" [d4.cpp:54]   --->   Operation 392 'add' 'add_ln54_47' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_48 = add i128 %and_ln54_31, i128 %mul_ln54_49" [d4.cpp:54]   --->   Operation 393 'add' 'add_ln54_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 394 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_49 = add i128 %add_ln54_48, i128 %mul_ln54_51" [d4.cpp:54]   --->   Operation 394 'add' 'add_ln54_49' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 395 [1/1] (0.42ns)   --->   "%store_ln36 = store i128 %add_ln44_6, i128 %empty" [d4.cpp:36]   --->   Operation 395 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%p_load69 = load i128 %empty"   --->   Operation 444 'load' 'p_load69' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%add68197_load_1 = load i128 %add68197"   --->   Operation 445 'load' 'add68197_load_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%add68_1131198_load_1 = load i128 %add68_1131198"   --->   Operation 446 'load' 'add68_1131198_load_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%add68_2156199_load_1 = load i128 %add68_2156199"   --->   Operation 447 'load' 'add68_2156199_load_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%add68_3181200_load_1 = load i128 %add68_3181200"   --->   Operation 448 'load' 'add68_3181200_load_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%add68_1100201_load_1 = load i128 %add68_1100201"   --->   Operation 449 'load' 'add68_1100201_load_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%add68_1100_1202_load_1 = load i128 %add68_1100_1202"   --->   Operation 450 'load' 'add68_1100_1202_load_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%add68_1100_2203_load_1 = load i128 %add68_1100_2203"   --->   Operation 451 'load' 'add68_1100_2203_load_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%add68_1100_3204_load_1 = load i128 %add68_1100_3204"   --->   Operation 452 'load' 'add68_1100_3204_load_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add68_1100_3204_out, i128 %add68_1100_3204_load_1"   --->   Operation 453 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add68_1100_2203_out, i128 %add68_1100_2203_load_1"   --->   Operation 454 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add68_1100_1202_out, i128 %add68_1100_1202_load_1"   --->   Operation 455 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add68_1100201_out, i128 %add68_1100201_load_1"   --->   Operation 456 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add68_3181200_out, i128 %add68_3181200_load_1"   --->   Operation 457 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add68_2156199_out, i128 %add68_2156199_load_1"   --->   Operation 458 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add68_1131198_out, i128 %add68_1131198_load_1"   --->   Operation 459 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add68197_out, i128 %add68197_load_1"   --->   Operation 460 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %p_out, i128 %p_load69"   --->   Operation 461 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 462 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.41>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%add68197_load = load i128 %add68197" [d4.cpp:54]   --->   Operation 396 'load' 'add68197_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%add68_1131198_load = load i128 %add68_1131198" [d4.cpp:54]   --->   Operation 397 'load' 'add68_1131198_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%add68_2156199_load = load i128 %add68_2156199" [d4.cpp:54]   --->   Operation 398 'load' 'add68_2156199_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%add68_3181200_load = load i128 %add68_3181200" [d4.cpp:54]   --->   Operation 399 'load' 'add68_3181200_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%add68_1100201_load = load i128 %add68_1100201" [d4.cpp:54]   --->   Operation 400 'load' 'add68_1100201_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%add68_1100_1202_load = load i128 %add68_1100_1202" [d4.cpp:54]   --->   Operation 401 'load' 'add68_1100_1202_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%add68_1100_2203_load = load i128 %add68_1100_2203" [d4.cpp:54]   --->   Operation 402 'load' 'add68_1100_2203_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%add68_1100_3204_load = load i128 %add68_1100_3204" [d4.cpp:54]   --->   Operation 403 'load' 'add68_1100_3204_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [d4.cpp:38]   --->   Operation 404 'specpipeline' 'specpipeline_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [d4.cpp:34]   --->   Operation 405 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [d4.cpp:36]   --->   Operation 406 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_3 = add i128 %add_ln54_2, i128 %add_ln54" [d4.cpp:54]   --->   Operation 407 'add' 'add_ln54_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 408 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_4 = add i128 %add68197_load, i128 %add_ln54_3" [d4.cpp:54]   --->   Operation 408 'add' 'add_ln54_4' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_9 = add i128 %add_ln54_8, i128 %add_ln54_6" [d4.cpp:54]   --->   Operation 409 'add' 'add_ln54_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 410 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_10 = add i128 %add68_1131198_load, i128 %add_ln54_9" [d4.cpp:54]   --->   Operation 410 'add' 'add_ln54_10' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_13 = add i128 %and_ln54_6, i128 %and_ln54_8" [d4.cpp:54]   --->   Operation 411 'add' 'add_ln54_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 412 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_15 = add i128 %add_ln54_14, i128 %add_ln54_13" [d4.cpp:54]   --->   Operation 412 'add' 'add_ln54_15' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_16 = add i128 %add_ln54_15, i128 %add_ln54_12" [d4.cpp:54]   --->   Operation 413 'add' 'add_ln54_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 414 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_17 = add i128 %add68_2156199_load, i128 %add_ln54_16" [d4.cpp:54]   --->   Operation 414 'add' 'add_ln54_17' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_18 = add i128 %and_ln54_10, i128 %and_ln54_12" [d4.cpp:54]   --->   Operation 415 'add' 'add_ln54_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 416 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_20 = add i128 %add_ln54_19, i128 %add_ln54_18" [d4.cpp:54]   --->   Operation 416 'add' 'add_ln54_20' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_21 = add i128 %and_ln54_9, i128 %and_ln54_11" [d4.cpp:54]   --->   Operation 417 'add' 'add_ln54_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 418 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_23 = add i128 %add_ln54_22, i128 %add_ln54_21" [d4.cpp:54]   --->   Operation 418 'add' 'add_ln54_23' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_24 = add i128 %add_ln54_23, i128 %add_ln54_20" [d4.cpp:54]   --->   Operation 419 'add' 'add_ln54_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 420 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_25 = add i128 %add68_3181200_load, i128 %add_ln54_24" [d4.cpp:54]   --->   Operation 420 'add' 'add_ln54_25' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_26 = add i128 %mul_ln54_26, i128 %and_ln54_21" [d4.cpp:54]   --->   Operation 421 'add' 'add_ln54_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 422 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_28 = add i128 %add_ln54_27, i128 %add_ln54_26" [d4.cpp:54]   --->   Operation 422 'add' 'add_ln54_28' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_29 = add i128 %and_ln54_19, i128 %and_ln54_20" [d4.cpp:54]   --->   Operation 423 'add' 'add_ln54_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 424 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_31 = add i128 %add_ln54_30, i128 %add_ln54_29" [d4.cpp:54]   --->   Operation 424 'add' 'add_ln54_31' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 425 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_32 = add i128 %add_ln54_31, i128 %add_ln54_28" [d4.cpp:54]   --->   Operation 425 'add' 'add_ln54_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 426 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_33 = add i128 %add68_1100201_load, i128 %add_ln54_32" [d4.cpp:54]   --->   Operation 426 'add' 'add_ln54_33' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_36 = add i128 %and_ln54_24, i128 %and_ln54_26" [d4.cpp:54]   --->   Operation 427 'add' 'add_ln54_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 428 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_38 = add i128 %add_ln54_37, i128 %add_ln54_36" [d4.cpp:54]   --->   Operation 428 'add' 'add_ln54_38' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_39 = add i128 %add_ln54_38, i128 %add_ln54_35" [d4.cpp:54]   --->   Operation 429 'add' 'add_ln54_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 430 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_40 = add i128 %add68_1100_1202_load, i128 %add_ln54_39" [d4.cpp:54]   --->   Operation 430 'add' 'add_ln54_40' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_45 = add i128 %add_ln54_44, i128 %add_ln54_42" [d4.cpp:54]   --->   Operation 431 'add' 'add_ln54_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 432 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_46 = add i128 %add68_1100_2203_load, i128 %add_ln54_45" [d4.cpp:54]   --->   Operation 432 'add' 'add_ln54_46' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 433 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_50 = add i128 %add_ln54_49, i128 %add_ln54_47" [d4.cpp:54]   --->   Operation 433 'add' 'add_ln54_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 434 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_51 = add i128 %add68_1100_3204_load, i128 %add_ln54_50" [d4.cpp:54]   --->   Operation 434 'add' 'add_ln54_51' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 435 [1/1] (0.42ns)   --->   "%store_ln36 = store i128 %add_ln54_51, i128 %add68_1100_3204" [d4.cpp:36]   --->   Operation 435 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 436 [1/1] (0.42ns)   --->   "%store_ln36 = store i128 %add_ln54_46, i128 %add68_1100_2203" [d4.cpp:36]   --->   Operation 436 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 437 [1/1] (0.42ns)   --->   "%store_ln36 = store i128 %add_ln54_40, i128 %add68_1100_1202" [d4.cpp:36]   --->   Operation 437 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 438 [1/1] (0.42ns)   --->   "%store_ln36 = store i128 %add_ln54_33, i128 %add68_1100201" [d4.cpp:36]   --->   Operation 438 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 439 [1/1] (0.42ns)   --->   "%store_ln36 = store i128 %add_ln54_25, i128 %add68_3181200" [d4.cpp:36]   --->   Operation 439 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 440 [1/1] (0.42ns)   --->   "%store_ln36 = store i128 %add_ln54_17, i128 %add68_2156199" [d4.cpp:36]   --->   Operation 440 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 441 [1/1] (0.42ns)   --->   "%store_ln36 = store i128 %add_ln54_10, i128 %add68_1131198" [d4.cpp:36]   --->   Operation 441 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 442 [1/1] (0.42ns)   --->   "%store_ln36 = store i128 %add_ln54_4, i128 %add68197" [d4.cpp:36]   --->   Operation 442 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc93.3.1" [d4.cpp:36]   --->   Operation 443 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.746ns
The critical path consists of the following:
	'alloca' operation ('i') [51]  (0.000 ns)
	'load' operation ('i', d4.cpp:54) on local variable 'i' [101]  (0.000 ns)
	'icmp' operation ('icmp_ln44_1', d4.cpp:44) [120]  (0.797 ns)
	'select' operation ('select_ln44_7', d4.cpp:44) [253]  (0.424 ns)
	multiplexor before operation 'mul' with delay (0.934 ns)
'mul' operation ('mul_ln44_2', d4.cpp:44) [259]  (3.596 ns)
	'add' operation ('add_ln44_3', d4.cpp:44) [262]  (0.000 ns)
	'add' operation ('add_ln44_4', d4.cpp:44) [263]  (0.995 ns)

 <State 2>: 7.092ns
The critical path consists of the following:
	'sub' operation ('sub_ln54_8', d4.cpp:54) [240]  (0.797 ns)
	'mux' operation ('tmp_13', d4.cpp:52) [243]  (0.770 ns)
	multiplexor before operation 'mul' with delay (0.934 ns)
'mul' operation ('mul_ln54_44', d4.cpp:54) [443]  (3.596 ns)
	'add' operation ('add_ln54_44', d4.cpp:54) [451]  (0.995 ns)

 <State 3>: 2.417ns
The critical path consists of the following:
	'add' operation ('add_ln54_36', d4.cpp:54) [423]  (0.000 ns)
	'add' operation ('add_ln54_38', d4.cpp:54) [425]  (0.995 ns)
	'add' operation ('add_ln54_39', d4.cpp:54) [426]  (0.000 ns)
	'add' operation ('add_ln54_40', d4.cpp:54) [427]  (0.995 ns)
	'store' operation ('store_ln36', d4.cpp:36) of variable 'add_ln54_40', d4.cpp:54 on local variable 'add68_1100_1202' [474]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
