// Seed: 2206779177
module module_0 (
    input tri0 id_0,
    input wire id_1
);
  assign id_3 = (1);
  assign module_2.id_12 = 0;
  supply0 id_4 = (1);
  wire id_5;
endmodule
module module_1 (
    input  wire id_0,
    output tri1 id_1
    , id_5,
    output wand id_2,
    input  tri  id_3
);
  assign id_5[1] = id_0 ? 1 : (1'b0);
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    output tri1 id_1,
    input uwire id_2,
    input wor id_3,
    input wor id_4,
    input wand id_5,
    input supply1 id_6,
    input wor id_7,
    output wor id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri id_11,
    input wor id_12
);
  module_0 modCall_1 (
      id_11,
      id_5
  );
  wire id_14;
  wire id_15;
  wire id_16 = id_16;
  id_17 :
  assert property (@(posedge 1) 1)
  else $display(1);
  wire id_18;
  wire id_19;
endmodule
