// Seed: 3241318961
module module_0 (
    output wire id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri0 id_3
);
  logic id_5;
  ;
  assign id_5[1] = -1'b0;
  parameter id_6 = -1;
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output wor id_2,
    input wor id_3,
    output tri0 id_4,
    input supply0 id_5,
    input wand id_6,
    input supply0 id_7,
    output supply0 id_8,
    output supply1 id_9,
    output logic id_10,
    output uwire id_11
);
  always @(posedge 1 or 1'b0) begin : LABEL_0
    id_10 <= id_6;
  end
  module_0 modCall_1 (
      id_8,
      id_0,
      id_3,
      id_5
  );
endmodule
