JDF B
// Created by Version 1.7 
PROJECT mimas
DESIGN mimas Normal
DEVKIT LC4064ZE-7TN48C
ENTRY Pure Verilog HDL
MODULE mimas.v
MODSTYLE mimas Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE mimas
