CL22_RD_OVER_CL45,FUNC_0
CL22_WR_OVER_CL45,FUNC_1
MDIO_REG_BANK_XGXS_BLOCK2,VAR_0
MDIO_XGXS_BLOCK2_TEST_MODE_LANE,VAR_1
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_MASK,VAR_2
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_SHIFT,VAR_3
elink_set_master_ln,FUNC_2
params,VAR_4
phy,VAR_5
sc,VAR_6
new_master_ln,VAR_7
ser_lane,VAR_8
