Timing Analyzer report for pruebaI2C
Tue Nov 13 09:53:09 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1100mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1100mV 100C Model Setup Summary
  8. Slow 1100mV 100C Model Hold Summary
  9. Slow 1100mV 100C Model Recovery Summary
 10. Slow 1100mV 100C Model Removal Summary
 11. Slow 1100mV 100C Model Minimum Pulse Width Summary
 12. Slow 1100mV 100C Model Metastability Summary
 13. Slow 1100mV -40C Model Fmax Summary
 14. Slow 1100mV -40C Model Setup Summary
 15. Slow 1100mV -40C Model Hold Summary
 16. Slow 1100mV -40C Model Recovery Summary
 17. Slow 1100mV -40C Model Removal Summary
 18. Slow 1100mV -40C Model Minimum Pulse Width Summary
 19. Slow 1100mV -40C Model Metastability Summary
 20. Fast 1100mV 100C Model Setup Summary
 21. Fast 1100mV 100C Model Hold Summary
 22. Fast 1100mV 100C Model Recovery Summary
 23. Fast 1100mV 100C Model Removal Summary
 24. Fast 1100mV 100C Model Minimum Pulse Width Summary
 25. Fast 1100mV 100C Model Metastability Summary
 26. Fast 1100mV -40C Model Setup Summary
 27. Fast 1100mV -40C Model Hold Summary
 28. Fast 1100mV -40C Model Recovery Summary
 29. Fast 1100mV -40C Model Removal Summary
 30. Fast 1100mV -40C Model Minimum Pulse Width Summary
 31. Fast 1100mV -40C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1100mv n40c Model)
 36. Signal Integrity Metrics (Slow 1100mv 100c Model)
 37. Signal Integrity Metrics (Fast 1100mv n40c Model)
 38. Signal Integrity Metrics (Fast 1100mv 100c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pruebaI2C                                           ;
; Device Family         ; Cyclone V                                           ;
; Device Name           ; 5CSEBA6U23I7                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.8%      ;
;     Processor 3            ;   2.7%      ;
;     Processor 4            ;   2.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                           ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; Clock Name              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                     ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; FPGA_CLK1_50            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK1_50 }            ;
; masterI2C:inst1|clk100k ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { masterI2C:inst1|clk100k } ;
; masterI2C:inst1|clk200k ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { masterI2C:inst1|clk200k } ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+


+---------------------------------------------------------------+
; Slow 1100mV 100C Model Fmax Summary                           ;
+------------+-----------------+-------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note ;
+------------+-----------------+-------------------------+------+
; 210.84 MHz ; 210.84 MHz      ; FPGA_CLK1_50            ;      ;
; 330.14 MHz ; 330.14 MHz      ; masterI2C:inst1|clk100k ;      ;
; 362.45 MHz ; 362.45 MHz      ; masterI2C:inst1|clk200k ;      ;
+------------+-----------------+-------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------+
; Slow 1100mV 100C Model Setup Summary             ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; masterI2C:inst1|clk200k ; -4.102 ; -29.293       ;
; FPGA_CLK1_50            ; -3.743 ; -111.561      ;
; masterI2C:inst1|clk100k ; -3.127 ; -11.762       ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1100mV 100C Model Hold Summary              ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; FPGA_CLK1_50            ; -4.044 ; -8.792        ;
; masterI2C:inst1|clk200k ; 0.517  ; 0.000         ;
; masterI2C:inst1|clk100k ; 1.504  ; 0.000         ;
+-------------------------+--------+---------------+


-------------------------------------------
; Slow 1100mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1100mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1100mV 100C Model Minimum Pulse Width Summary ;
+-------------------------+--------+-----------------+
; Clock                   ; Slack  ; End Point TNS   ;
+-------------------------+--------+-----------------+
; FPGA_CLK1_50            ; -0.569 ; -27.091         ;
; masterI2C:inst1|clk200k ; -0.538 ; -8.010          ;
; masterI2C:inst1|clk100k ; -0.538 ; -5.007          ;
+-------------------------+--------+-----------------+


------------------------------------------------
; Slow 1100mV 100C Model Metastability Summary ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------+
; Slow 1100mV -40C Model Fmax Summary                           ;
+------------+-----------------+-------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note ;
+------------+-----------------+-------------------------+------+
; 213.58 MHz ; 213.58 MHz      ; FPGA_CLK1_50            ;      ;
; 331.9 MHz  ; 331.9 MHz       ; masterI2C:inst1|clk100k ;      ;
; 352.86 MHz ; 352.86 MHz      ; masterI2C:inst1|clk200k ;      ;
+------------+-----------------+-------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow 1100mV -40C Model Setup Summary             ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; masterI2C:inst1|clk200k ; -4.429 ; -30.901       ;
; FPGA_CLK1_50            ; -3.682 ; -98.107       ;
; masterI2C:inst1|clk100k ; -3.419 ; -12.293       ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1100mV -40C Model Hold Summary              ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; FPGA_CLK1_50            ; -4.159 ; -10.505       ;
; masterI2C:inst1|clk200k ; 0.566  ; 0.000         ;
; masterI2C:inst1|clk100k ; 1.407  ; 0.000         ;
+-------------------------+--------+---------------+


-------------------------------------------
; Slow 1100mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1100mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1100mV -40C Model Minimum Pulse Width Summary ;
+-------------------------+--------+-----------------+
; Clock                   ; Slack  ; End Point TNS   ;
+-------------------------+--------+-----------------+
; FPGA_CLK1_50            ; -0.538 ; -28.894         ;
; masterI2C:inst1|clk200k ; -0.538 ; -7.912          ;
; masterI2C:inst1|clk100k ; -0.538 ; -4.838          ;
+-------------------------+--------+-----------------+


------------------------------------------------
; Slow 1100mV -40C Model Metastability Summary ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Fast 1100mV 100C Model Setup Summary             ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; FPGA_CLK1_50            ; -2.453 ; -63.415       ;
; masterI2C:inst1|clk200k ; -1.760 ; -12.517       ;
; masterI2C:inst1|clk100k ; -1.219 ; -4.724        ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1100mV 100C Model Hold Summary              ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; FPGA_CLK1_50            ; -2.204 ; -5.725        ;
; masterI2C:inst1|clk200k ; 0.242  ; 0.000         ;
; masterI2C:inst1|clk100k ; 0.659  ; 0.000         ;
+-------------------------+--------+---------------+


-------------------------------------------
; Fast 1100mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1100mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Fast 1100mV 100C Model Minimum Pulse Width Summary ;
+-------------------------+--------+-----------------+
; Clock                   ; Slack  ; End Point TNS   ;
+-------------------------+--------+-----------------+
; FPGA_CLK1_50            ; -0.488 ; -3.417          ;
; masterI2C:inst1|clk100k ; 0.058  ; 0.000           ;
; masterI2C:inst1|clk200k ; 0.075  ; 0.000           ;
+-------------------------+--------+-----------------+


------------------------------------------------
; Fast 1100mV 100C Model Metastability Summary ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Fast 1100mV -40C Model Setup Summary             ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; FPGA_CLK1_50            ; -1.725 ; -42.657       ;
; masterI2C:inst1|clk200k ; -1.689 ; -11.531       ;
; masterI2C:inst1|clk100k ; -1.217 ; -4.178        ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1100mV -40C Model Hold Summary              ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; FPGA_CLK1_50            ; -2.132 ; -6.870        ;
; masterI2C:inst1|clk200k ; 0.164  ; 0.000         ;
; masterI2C:inst1|clk100k ; 0.556  ; 0.000         ;
+-------------------------+--------+---------------+


-------------------------------------------
; Fast 1100mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1100mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Fast 1100mV -40C Model Minimum Pulse Width Summary ;
+-------------------------+--------+-----------------+
; Clock                   ; Slack  ; End Point TNS   ;
+-------------------------+--------+-----------------+
; FPGA_CLK1_50            ; -0.437 ; -3.323          ;
; masterI2C:inst1|clk200k ; 0.096  ; 0.000           ;
; masterI2C:inst1|clk100k ; 0.107  ; 0.000           ;
+-------------------------+--------+-----------------+


------------------------------------------------
; Fast 1100mV -40C Model Metastability Summary ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                      ;
+--------------------------+----------+---------+----------+---------+---------------------+
; Clock                    ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack         ; -4.429   ; -4.159  ; N/A      ; N/A     ; -0.569              ;
;  FPGA_CLK1_50            ; -3.743   ; -4.159  ; N/A      ; N/A     ; -0.569              ;
;  masterI2C:inst1|clk100k ; -3.419   ; 0.556   ; N/A      ; N/A     ; -0.538              ;
;  masterI2C:inst1|clk200k ; -4.429   ; 0.164   ; N/A      ; N/A     ; -0.538              ;
; Design-wide TNS          ; -152.616 ; -10.505 ; 0.0      ; 0.0     ; -41.644             ;
;  FPGA_CLK1_50            ; -111.561 ; -10.505 ; N/A      ; N/A     ; -28.894             ;
;  masterI2C:inst1|clk100k ; -12.293  ; 0.000   ; N/A      ; N/A     ; -5.007              ;
;  masterI2C:inst1|clk200k ; -30.901  ; 0.000   ; N/A      ; N/A     ; -8.010              ;
+--------------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SCL ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------+
; Input Transition Times                                          ;
+--------------+--------------+-----------------+-----------------+
; Pin          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------+--------------+-----------------+-----------------+
; KEY[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDA          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_CLK1_50 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+--------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SCL ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; SDA ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SCL ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SDA ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SCL ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; SDA ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SCL ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; SDA ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.292 V            ; 0.053 V                              ; 0.524 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.292 V           ; 0.053 V                             ; 0.524 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; FPGA_CLK1_50            ; FPGA_CLK1_50            ; 484      ; 0        ; 0        ; 0        ;
; masterI2C:inst1|clk100k ; FPGA_CLK1_50            ; 22       ; 7        ; 0        ; 0        ;
; masterI2C:inst1|clk200k ; FPGA_CLK1_50            ; 58       ; 3        ; 0        ; 0        ;
; FPGA_CLK1_50            ; masterI2C:inst1|clk100k ; 2        ; 0        ; 0        ; 0        ;
; masterI2C:inst1|clk100k ; masterI2C:inst1|clk100k ; 7        ; 0        ; 0        ; 0        ;
; FPGA_CLK1_50            ; masterI2C:inst1|clk200k ; 6        ; 0        ; 0        ; 0        ;
; masterI2C:inst1|clk100k ; masterI2C:inst1|clk200k ; 1        ; 1        ; 0        ; 0        ;
; masterI2C:inst1|clk200k ; masterI2C:inst1|clk200k ; 12       ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; FPGA_CLK1_50            ; FPGA_CLK1_50            ; 484      ; 0        ; 0        ; 0        ;
; masterI2C:inst1|clk100k ; FPGA_CLK1_50            ; 22       ; 7        ; 0        ; 0        ;
; masterI2C:inst1|clk200k ; FPGA_CLK1_50            ; 58       ; 3        ; 0        ; 0        ;
; FPGA_CLK1_50            ; masterI2C:inst1|clk100k ; 2        ; 0        ; 0        ; 0        ;
; masterI2C:inst1|clk100k ; masterI2C:inst1|clk100k ; 7        ; 0        ; 0        ; 0        ;
; FPGA_CLK1_50            ; masterI2C:inst1|clk200k ; 6        ; 0        ; 0        ; 0        ;
; masterI2C:inst1|clk100k ; masterI2C:inst1|clk200k ; 1        ; 1        ; 0        ; 0        ;
; masterI2C:inst1|clk200k ; masterI2C:inst1|clk200k ; 12       ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 12    ; 12   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------+
; Clock Status Summary                                                   ;
+-------------------------+-------------------------+------+-------------+
; Target                  ; Clock                   ; Type ; Status      ;
+-------------------------+-------------------------+------+-------------+
; FPGA_CLK1_50            ; FPGA_CLK1_50            ; Base ; Constrained ;
; masterI2C:inst1|clk100k ; masterI2C:inst1|clk100k ; Base ; Constrained ;
; masterI2C:inst1|clk200k ; masterI2C:inst1|clk200k ; Base ; Constrained ;
+-------------------------+-------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Nov 13 09:53:03 2018
Info: Command: quartus_sta pruebaI2C -c pruebaI2C
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (335093): The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pruebaI2C.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50
    Info (332105): create_clock -period 1.000 -name masterI2C:inst1|clk100k masterI2C:inst1|clk100k
    Info (332105): create_clock -period 1.000 -name masterI2C:inst1|clk200k masterI2C:inst1|clk200k
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.102             -29.293 masterI2C:inst1|clk200k 
    Info (332119):    -3.743            -111.561 FPGA_CLK1_50 
    Info (332119):    -3.127             -11.762 masterI2C:inst1|clk100k 
Info (332146): Worst-case hold slack is -4.044
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.044              -8.792 FPGA_CLK1_50 
    Info (332119):     0.517               0.000 masterI2C:inst1|clk200k 
    Info (332119):     1.504               0.000 masterI2C:inst1|clk100k 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.569
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.569             -27.091 FPGA_CLK1_50 
    Info (332119):    -0.538              -8.010 masterI2C:inst1|clk200k 
    Info (332119):    -0.538              -5.007 masterI2C:inst1|clk100k 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1100mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.429
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.429             -30.901 masterI2C:inst1|clk200k 
    Info (332119):    -3.682             -98.107 FPGA_CLK1_50 
    Info (332119):    -3.419             -12.293 masterI2C:inst1|clk100k 
Info (332146): Worst-case hold slack is -4.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.159             -10.505 FPGA_CLK1_50 
    Info (332119):     0.566               0.000 masterI2C:inst1|clk200k 
    Info (332119):     1.407               0.000 masterI2C:inst1|clk100k 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.538
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.538             -28.894 FPGA_CLK1_50 
    Info (332119):    -0.538              -7.912 masterI2C:inst1|clk200k 
    Info (332119):    -0.538              -4.838 masterI2C:inst1|clk100k 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1100mV 100C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.453             -63.415 FPGA_CLK1_50 
    Info (332119):    -1.760             -12.517 masterI2C:inst1|clk200k 
    Info (332119):    -1.219              -4.724 masterI2C:inst1|clk100k 
Info (332146): Worst-case hold slack is -2.204
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.204              -5.725 FPGA_CLK1_50 
    Info (332119):     0.242               0.000 masterI2C:inst1|clk200k 
    Info (332119):     0.659               0.000 masterI2C:inst1|clk100k 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.488              -3.417 FPGA_CLK1_50 
    Info (332119):     0.058               0.000 masterI2C:inst1|clk100k 
    Info (332119):     0.075               0.000 masterI2C:inst1|clk200k 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1100mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.725
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.725             -42.657 FPGA_CLK1_50 
    Info (332119):    -1.689             -11.531 masterI2C:inst1|clk200k 
    Info (332119):    -1.217              -4.178 masterI2C:inst1|clk100k 
Info (332146): Worst-case hold slack is -2.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.132              -6.870 FPGA_CLK1_50 
    Info (332119):     0.164               0.000 masterI2C:inst1|clk200k 
    Info (332119):     0.556               0.000 masterI2C:inst1|clk100k 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.437
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.437              -3.323 FPGA_CLK1_50 
    Info (332119):     0.096               0.000 masterI2C:inst1|clk200k 
    Info (332119):     0.107               0.000 masterI2C:inst1|clk100k 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1054 megabytes
    Info: Processing ended: Tue Nov 13 09:53:09 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


