# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:05 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 10:15:05 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:05 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v 
# -- Compiling module vertex_memory_bins
# 
# Top level modules:
# 	vertex_memory_bins
# End time: 10:15:05 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:05 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 10:15:05 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:05 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 10:15:05 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:05 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 10:15:05 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:05 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 10:15:05 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:05 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 10:15:05 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:05 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 10:15:05 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:05 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 10:15:05 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:05 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:15:05 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:15:05 on Dec 10,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.rasterizer
# Loading work.vertex_memory_bins
# Loading altera_mf_ver.altsyncram
# Loading work.reciprocal
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(22): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/geometry_memory File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(22): [PCDPC] - Port size (11) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/geometry_memory File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(22): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/geometry_memory File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (24) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (24) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (24) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (24) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(187): [PCDPC] - Port size (24) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftikde9f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftikde9f
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.tiledRasterizer.geometry_memory.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/tiledRasterizer/z0 \
sim:/testbench/GPU/tiledRasterizer/z1 \
sim:/testbench/GPU/tiledRasterizer/z2
restart -f; run 20000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(22): [PCDPC] - Port size (144) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/geometry_memory File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(22): [PCDPC] - Port size (11) does not match connection size (32) for port 'wraddress'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/geometry_memory File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(22): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/geometry_memory File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (24) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (24) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (24) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(73): [PCDPC] - Port size (24) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(187): [PCDPC] - Port size (24) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3016) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(59): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider/LPM_DIVIDE_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.GPU.tiledRasterizer.geometry_memory.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
