// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (C) 2024 Microchip Technology Inc.
 */

/dts-v1/;

#include "microchip-pic64gx.dtsi"

/* Clock frequency (in Hz) of the rtcclk */
#define RTCCLK_FREQ		1000000

/ {
	model = "Microchip PIC64GX-SoC Curiosity Kit";
	compatible = "microchip,pic64gx-curiosity-kit", "microchip,pic64gx";

	aliases {
		serial1 = &uart1;
		ethernet0 = &mac0;
	};

	chosen {
		stdout-path = "serial1";
	};

	cpus {
		timebase-frequency = <RTCCLK_FREQ>;
	};

	ddr_cached_low: memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x0 0x40000000>;
		label = "kernel";
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		hss: hss-buffer {
			compatible = "shared-dma-pool";
			reg = <0x0 0xbfc00000 0x0 0x400000>;
			no-map;
		};
	};
};

&refclk {
	clock-frequency = <125000000>;
};

&uart4 {
	status = "okay";
};

&mmc {
	status = "okay";
	bus-width = <4>;
	disable-wp;
	cap-mmc-highspeed;
	cap-sd-highspeed;
	card-detect-delay = <200>;
	mmc-ddr-1_8v;
	mmc-hs200-1_8v;
	sd-uhs-sdr12;
	sd-uhs-sdr25;
	sd-uhs-sdr50;
	sd-uhs-sdr104;
};

&mac0 {
	status = "okay";
	phy-mode = "sgmii";
	phy-handle = <&phy0>;
	phy0: ethernet-phy@11 {
		reg = <11>;
	};
};
