{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521222897590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521222897597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 16 13:54:57 2018 " "Processing started: Fri Mar 16 13:54:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521222897597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1521222897597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Project -c Debug " "Command: quartus_drc Project -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1521222897598 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Design Assistant" 0 -1 1521222899645 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1521222899655 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1521222899668 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1521222899668 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1521222899668 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1521222899668 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521222899724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521222899724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521222899724 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1521222899724 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1521222899755 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 10 " "(High) Rule A108: Design should not contain latches. Found 10 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Switches:switches\|prevBounce\[8\] " "Node  \"Switches:switches\|prevBounce\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 579 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900689 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Switches:switches\|prevBounce\[9\] " "Node  \"Switches:switches\|prevBounce\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 579 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900689 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Switches:switches\|prevBounce\[7\] " "Node  \"Switches:switches\|prevBounce\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 579 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900689 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Switches:switches\|prevBounce\[4\] " "Node  \"Switches:switches\|prevBounce\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 579 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900689 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Switches:switches\|prevBounce\[5\] " "Node  \"Switches:switches\|prevBounce\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 579 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900689 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Switches:switches\|prevBounce\[6\] " "Node  \"Switches:switches\|prevBounce\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 579 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900689 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Switches:switches\|prevBounce\[1\] " "Node  \"Switches:switches\|prevBounce\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 579 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900689 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Switches:switches\|prevBounce\[2\] " "Node  \"Switches:switches\|prevBounce\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 579 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900689 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Switches:switches\|prevBounce\[3\] " "Node  \"Switches:switches\|prevBounce\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 579 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900689 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Switches:switches\|prevBounce\[0\] " "Node  \"Switches:switches\|prevBounce\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 579 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900689 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1521222900689 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 182 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 182 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 7657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " regs~3301 " "Node  \"regs~3301\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 4601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " wregno_M\[3\] " "Node  \"wregno_M\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 280 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\]~DUPLICATE " "Node  \"PC\[6\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 9147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " Equal1~9 " "Node  \"Equal1~9\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 3847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " imem~18 " "Node  \"imem~18\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\] " "Node  \"PC\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " Equal1~2 " "Node  \"Equal1~2\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 3647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " flush_D~5 " "Node  \"flush_D~5\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " wregno_M\[0\] " "Node  \"wregno_M\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 280 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " imem~30 " "Node  \"imem~30\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " PC\[15\]~DUPLICATE " "Node  \"PC\[15\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 9141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " Selector31~15 " "Node  \"Selector31~15\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 3095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " wregval_M\[1\]~76 " "Node  \"wregval_M\[1\]~76\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 286 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 4591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[7\]~DUPLICATE " "Node  \"aluout_M\[7\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 9130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " Selector24~1 " "Node  \"Selector24~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 3403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " isjump_D~0 " "Node  \"isjump_D~0\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 155 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 3461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " PC\[3\]~DUPLICATE " "Node  \"PC\[3\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 9145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\] " "Node  \"PC\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " dobranch_A~0 " "Node  \"dobranch_A~0\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 3459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " PC\[9\] " "Node  \"PC\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " imem~13 " "Node  \"imem~13\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " regs~2787 " "Node  \"regs~2787\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 3906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " wregno_M\[1\] " "Node  \"wregno_M\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 280 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " imem~26 " "Node  \"imem~26\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " PC\[13\]~DUPLICATE " "Node  \"PC\[13\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 9142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " PC\[14\]~DUPLICATE " "Node  \"PC\[14\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 9143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " wregval_M\[14\]~58 " "Node  \"wregval_M\[14\]~58\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 286 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 4428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " selmemout_M " "Node  \"selmemout_M\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 341 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_NODES_INFO" " selaluout_M " "Node  \"selaluout_M\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 341 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900695 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1521222900695 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1521222900695 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 7657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " imem~26 " "Node  \"imem~26\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " imem~23 " "Node  \"imem~23\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " PC\[15\]~DUPLICATE " "Node  \"PC\[15\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 9141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " WideOr2~1 " "Node  \"WideOr2~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 305 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " imem~30 " "Node  \"imem~30\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[2\] " "Node  \"aluout_M\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " imem~14 " "Node  \"imem~14\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " imem~22 " "Node  \"imem~22\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " imem~18 " "Node  \"imem~18\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " imem~13 " "Node  \"imem~13\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " Timer:timer\|lim\[0\]~1 " "Node  \"Timer:timer\|lim\[0\]~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 408 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 4816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[3\]~DUPLICATE " "Node  \"aluout_M\[3\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 9132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[4\]~DUPLICATE " "Node  \"aluout_M\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 9131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[7\]~DUPLICATE " "Node  \"aluout_M\[7\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 9130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " Selector35~0 " "Node  \"Selector35~0\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 305 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 3000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[6\] " "Node  \"aluout_M\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[10\] " "Node  \"aluout_M\[10\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " Selector28~1 " "Node  \"Selector28~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 3423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[9\] " "Node  \"aluout_M\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " Selector24~1 " "Node  \"Selector24~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 3403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[14\] " "Node  \"aluout_M\[14\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[13\] " "Node  \"aluout_M\[13\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " Selector27~1 " "Node  \"Selector27~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 3413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[12\] " "Node  \"aluout_M\[12\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " Selector23~1 " "Node  \"Selector23~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 3383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " Selector26~1 " "Node  \"Selector26~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 3433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[11\] " "Node  \"aluout_M\[11\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " Selector25~1 " "Node  \"Selector25~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 3117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_NODES_INFO" " Selector29~1 " "Node  \"Selector29~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 3393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521222900699 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1521222900699 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1521222900699 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "232 10 " "Design Assistant information: finished post-fitting analysis of current design -- generated 232 information messages and 10 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1521222900701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 12 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521222900843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 16 13:55:00 2018 " "Processing ended: Fri Mar 16 13:55:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521222900843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521222900843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521222900843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1521222900843 ""}
