

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Thu Mar 06 13:00:40 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og9 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,space=0,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     7                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
    10                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1,group=1
    11                           	psect	text2,global,reloc=2,class=CODE,space=0,delta=1
    12                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    13                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    14                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    15                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    16                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    17   000000                     
    18                           ; Generated 25/07/2024 GMT
    19                           ; 
    20                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    21                           ; All rights reserved.
    22                           ; 
    23                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    24                           ; 
    25                           ; Redistribution and use in source and binary forms, with or without modification, are
    26                           ; permitted provided that the following conditions are met:
    27                           ; 
    28                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    29                           ;        conditions and the following disclaimer.
    30                           ; 
    31                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    32                           ;        of conditions and the following disclaimer in the documentation and/or other
    33                           ;        materials provided with the distribution. Publication is not required when
    34                           ;        this file is used in an embedded application.
    35                           ; 
    36                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    37                           ;        software without specific prior written permission.
    38                           ; 
    39                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    40                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    41                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    42                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    43                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    44                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    45                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    46                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    47                           ; 
    48                           ; 
    49                           ; Code-generator required, PIC18F4550 Definitions
    50                           ; 
    51                           ; SFR Addresses
    52   000FE0                     bsr             equ	4064
    53   000FE9                     fsr0            equ	4073
    54   000FEA                     fsr0h           equ	4074
    55   000FE9                     fsr0l           equ	4073
    56   000FE1                     fsr1            equ	4065
    57   000FE2                     fsr1h           equ	4066
    58   000FE1                     fsr1l           equ	4065
    59   000FD9                     fsr2            equ	4057
    60   000FDA                     fsr2h           equ	4058
    61   000FD9                     fsr2l           equ	4057
    62   000FEF                     indf0           equ	4079
    63   000FE7                     indf1           equ	4071
    64   000FDF                     indf2           equ	4063
    65   000FF2                     intcon          equ	4082
    66   000000                     nvmcon          equ	0
    67   000FF9                     pcl             equ	4089
    68   000FFA                     pclath          equ	4090
    69   000FFB                     pclatu          equ	4091
    70   000FEB                     plusw0          equ	4075
    71   000FE3                     plusw1          equ	4067
    72   000FDB                     plusw2          equ	4059
    73   000FED                     postdec0        equ	4077
    74   000FE5                     postdec1        equ	4069
    75   000FDD                     postdec2        equ	4061
    76   000FEE                     postinc0        equ	4078
    77   000FE6                     postinc1        equ	4070
    78   000FDE                     postinc2        equ	4062
    79   000FEC                     preinc0         equ	4076
    80   000FE4                     preinc1         equ	4068
    81   000FDC                     preinc2         equ	4060
    82   000FF3                     prod            equ	4083
    83   000FF4                     prodh           equ	4084
    84   000FF3                     prodl           equ	4083
    85   000FD8                     status          equ	4056
    86   000FF5                     tablat          equ	4085
    87   000FF6                     tblptr          equ	4086
    88   000FF7                     tblptrh         equ	4087
    89   000FF6                     tblptrl         equ	4086
    90   000FF8                     tblptru         equ	4088
    91   000FFD                     tosl            equ	4093
    92   000FE8                     wreg            equ	4072
    93   000F62                     SPPDATA         equ	3938	;# 
    94   000F63                     SPPCFG          equ	3939	;# 
    95   000F64                     SPPEPS          equ	3940	;# 
    96   000F65                     SPPCON          equ	3941	;# 
    97   000F66                     UFRM            equ	3942	;# 
    98   000F66                     UFRML           equ	3942	;# 
    99   000F67                     UFRMH           equ	3943	;# 
   100   000F68                     UIR             equ	3944	;# 
   101   000F69                     UIE             equ	3945	;# 
   102   000F6A                     UEIR            equ	3946	;# 
   103   000F6B                     UEIE            equ	3947	;# 
   104   000F6C                     USTAT           equ	3948	;# 
   105   000F6D                     UCON            equ	3949	;# 
   106   000F6E                     UADDR           equ	3950	;# 
   107   000F6F                     UCFG            equ	3951	;# 
   108   000F70                     UEP0            equ	3952	;# 
   109   000F71                     UEP1            equ	3953	;# 
   110   000F72                     UEP2            equ	3954	;# 
   111   000F73                     UEP3            equ	3955	;# 
   112   000F74                     UEP4            equ	3956	;# 
   113   000F75                     UEP5            equ	3957	;# 
   114   000F76                     UEP6            equ	3958	;# 
   115   000F77                     UEP7            equ	3959	;# 
   116   000F78                     UEP8            equ	3960	;# 
   117   000F79                     UEP9            equ	3961	;# 
   118   000F7A                     UEP10           equ	3962	;# 
   119   000F7B                     UEP11           equ	3963	;# 
   120   000F7C                     UEP12           equ	3964	;# 
   121   000F7D                     UEP13           equ	3965	;# 
   122   000F7E                     UEP14           equ	3966	;# 
   123   000F7F                     UEP15           equ	3967	;# 
   124   000F80                     PORTA           equ	3968	;# 
   125   000F81                     PORTB           equ	3969	;# 
   126   000F82                     PORTC           equ	3970	;# 
   127   000F83                     PORTD           equ	3971	;# 
   128   000F84                     PORTE           equ	3972	;# 
   129   000F89                     LATA            equ	3977	;# 
   130   000F8A                     LATB            equ	3978	;# 
   131   000F8B                     LATC            equ	3979	;# 
   132   000F8C                     LATD            equ	3980	;# 
   133   000F8D                     LATE            equ	3981	;# 
   134   000F92                     TRISA           equ	3986	;# 
   135   000F92                     DDRA            equ	3986	;# 
   136   000F93                     TRISB           equ	3987	;# 
   137   000F93                     DDRB            equ	3987	;# 
   138   000F94                     TRISC           equ	3988	;# 
   139   000F94                     DDRC            equ	3988	;# 
   140   000F95                     TRISD           equ	3989	;# 
   141   000F95                     DDRD            equ	3989	;# 
   142   000F96                     TRISE           equ	3990	;# 
   143   000F96                     DDRE            equ	3990	;# 
   144   000F9B                     OSCTUNE         equ	3995	;# 
   145   000F9D                     PIE1            equ	3997	;# 
   146   000F9E                     PIR1            equ	3998	;# 
   147   000F9F                     IPR1            equ	3999	;# 
   148   000FA0                     PIE2            equ	4000	;# 
   149   000FA1                     PIR2            equ	4001	;# 
   150   000FA2                     IPR2            equ	4002	;# 
   151   000FA6                     EECON1          equ	4006	;# 
   152   000FA7                     EECON2          equ	4007	;# 
   153   000FA8                     EEDATA          equ	4008	;# 
   154   000FA9                     EEADR           equ	4009	;# 
   155   000FAB                     RCSTA           equ	4011	;# 
   156   000FAB                     RCSTA1          equ	4011	;# 
   157   000FAC                     TXSTA           equ	4012	;# 
   158   000FAC                     TXSTA1          equ	4012	;# 
   159   000FAD                     TXREG           equ	4013	;# 
   160   000FAD                     TXREG1          equ	4013	;# 
   161   000FAE                     RCREG           equ	4014	;# 
   162   000FAE                     RCREG1          equ	4014	;# 
   163   000FAF                     SPBRG           equ	4015	;# 
   164   000FAF                     SPBRG1          equ	4015	;# 
   165   000FB0                     SPBRGH          equ	4016	;# 
   166   000FB1                     T3CON           equ	4017	;# 
   167   000FB2                     TMR3            equ	4018	;# 
   168   000FB2                     TMR3L           equ	4018	;# 
   169   000FB3                     TMR3H           equ	4019	;# 
   170   000FB4                     CMCON           equ	4020	;# 
   171   000FB5                     CVRCON          equ	4021	;# 
   172   000FB6                     ECCP1AS         equ	4022	;# 
   173   000FB6                     CCP1AS          equ	4022	;# 
   174   000FB7                     ECCP1DEL        equ	4023	;# 
   175   000FB7                     CCP1DEL         equ	4023	;# 
   176   000FB8                     BAUDCON         equ	4024	;# 
   177   000FB8                     BAUDCTL         equ	4024	;# 
   178   000FBA                     CCP2CON         equ	4026	;# 
   179   000FBB                     CCPR2           equ	4027	;# 
   180   000FBB                     CCPR2L          equ	4027	;# 
   181   000FBC                     CCPR2H          equ	4028	;# 
   182   000FBD                     CCP1CON         equ	4029	;# 
   183   000FBD                     ECCP1CON        equ	4029	;# 
   184   000FBE                     CCPR1           equ	4030	;# 
   185   000FBE                     CCPR1L          equ	4030	;# 
   186   000FBF                     CCPR1H          equ	4031	;# 
   187   000FC0                     ADCON2          equ	4032	;# 
   188   000FC1                     ADCON1          equ	4033	;# 
   189   000FC2                     ADCON0          equ	4034	;# 
   190   000FC3                     ADRES           equ	4035	;# 
   191   000FC3                     ADRESL          equ	4035	;# 
   192   000FC4                     ADRESH          equ	4036	;# 
   193   000FC5                     SSPCON2         equ	4037	;# 
   194   000FC6                     SSPCON1         equ	4038	;# 
   195   000FC7                     SSPSTAT         equ	4039	;# 
   196   000FC8                     SSPADD          equ	4040	;# 
   197   000FC9                     SSPBUF          equ	4041	;# 
   198   000FCA                     T2CON           equ	4042	;# 
   199   000FCB                     PR2             equ	4043	;# 
   200   000FCB                     MEMCON          equ	4043	;# 
   201   000FCC                     TMR2            equ	4044	;# 
   202   000FCD                     T1CON           equ	4045	;# 
   203   000FCE                     TMR1            equ	4046	;# 
   204   000FCE                     TMR1L           equ	4046	;# 
   205   000FCF                     TMR1H           equ	4047	;# 
   206   000FD0                     RCON            equ	4048	;# 
   207   000FD1                     WDTCON          equ	4049	;# 
   208   000FD2                     HLVDCON         equ	4050	;# 
   209   000FD2                     LVDCON          equ	4050	;# 
   210   000FD3                     OSCCON          equ	4051	;# 
   211   000FD5                     T0CON           equ	4053	;# 
   212   000FD6                     TMR0            equ	4054	;# 
   213   000FD6                     TMR0L           equ	4054	;# 
   214   000FD7                     TMR0H           equ	4055	;# 
   215   000FD8                     STATUS          equ	4056	;# 
   216   000FD9                     FSR2            equ	4057	;# 
   217   000FD9                     FSR2L           equ	4057	;# 
   218   000FDA                     FSR2H           equ	4058	;# 
   219   000FDB                     PLUSW2          equ	4059	;# 
   220   000FDC                     PREINC2         equ	4060	;# 
   221   000FDD                     POSTDEC2        equ	4061	;# 
   222   000FDE                     POSTINC2        equ	4062	;# 
   223   000FDF                     INDF2           equ	4063	;# 
   224   000FE0                     BSR             equ	4064	;# 
   225   000FE1                     FSR1            equ	4065	;# 
   226   000FE1                     FSR1L           equ	4065	;# 
   227   000FE2                     FSR1H           equ	4066	;# 
   228   000FE3                     PLUSW1          equ	4067	;# 
   229   000FE4                     PREINC1         equ	4068	;# 
   230   000FE5                     POSTDEC1        equ	4069	;# 
   231   000FE6                     POSTINC1        equ	4070	;# 
   232   000FE7                     INDF1           equ	4071	;# 
   233   000FE8                     WREG            equ	4072	;# 
   234   000FE9                     FSR0            equ	4073	;# 
   235   000FE9                     FSR0L           equ	4073	;# 
   236   000FEA                     FSR0H           equ	4074	;# 
   237   000FEB                     PLUSW0          equ	4075	;# 
   238   000FEC                     PREINC0         equ	4076	;# 
   239   000FED                     POSTDEC0        equ	4077	;# 
   240   000FEE                     POSTINC0        equ	4078	;# 
   241   000FEF                     INDF0           equ	4079	;# 
   242   000FF0                     INTCON3         equ	4080	;# 
   243   000FF1                     INTCON2         equ	4081	;# 
   244   000FF2                     INTCON          equ	4082	;# 
   245   000FF3                     PROD            equ	4083	;# 
   246   000FF3                     PRODL           equ	4083	;# 
   247   000FF4                     PRODH           equ	4084	;# 
   248   000FF5                     TABLAT          equ	4085	;# 
   249   000FF6                     TBLPTR          equ	4086	;# 
   250   000FF6                     TBLPTRL         equ	4086	;# 
   251   000FF7                     TBLPTRH         equ	4087	;# 
   252   000FF8                     TBLPTRU         equ	4088	;# 
   253   000FF9                     PCLAT           equ	4089	;# 
   254   000FF9                     PC              equ	4089	;# 
   255   000FF9                     PCL             equ	4089	;# 
   256   000FFA                     PCLATH          equ	4090	;# 
   257   000FFB                     PCLATU          equ	4091	;# 
   258   000FFC                     STKPTR          equ	4092	;# 
   259   000FFD                     TOS             equ	4093	;# 
   260   000FFD                     TOSL            equ	4093	;# 
   261   000FFE                     TOSH            equ	4094	;# 
   262   000FFF                     TOSU            equ	4095	;# 
   263                           
   264                           	psect	idataCOMRAM
   265   00088E                     __pidataCOMRAM:
   266                           	callstack 0
   267                           
   268                           ;initializer for _interfaz
   269   00088E  08                 	db	8
   270   007E11                     _GO             set	32273
   271   000FC4                     _ADRESH         set	4036
   272   000FC0                     _ADCON2         set	4032
   273   000FC1                     _ADCON1         set	4033
   274   000FC2                     _ADCON0         set	4034
   275   000F8B                     _LATC           set	3979
   276   000F94                     _TRISC          set	3988
   277   000F95                     _TRISD          set	3989
   278   000F8C                     _LATD           set	3980
   279                           
   280                           ; #config settings
   281                           
   282                           	psect	cinit
   283   000876                     __pcinit:
   284                           	callstack 0
   285   000876                     start_initialization:
   286                           	callstack 0
   287   000876                     __initialization:
   288                           	callstack 0
   289                           
   290                           ; Initialize objects allocated to COMRAM (1 bytes)
   291                           ; load TBLPTR registers with __pidataCOMRAM
   292   000876  0E8E               	movlw	low __pidataCOMRAM
   293   000878  6EF6               	movwf	tblptrl,c
   294   00087A  0E08               	movlw	high __pidataCOMRAM
   295   00087C  6EF7               	movwf	tblptrh,c
   296   00087E  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   297   000880  6EF8               	movwf	tblptru,c
   298   000882  0009               	tblrd		*+	;fetch initializer
   299   000884  CFF5 F006          	movff	tablat,__pdataCOMRAM
   300   000888                     end_of_initialization:
   301                           	callstack 0
   302   000888                     __end_of__initialization:
   303                           	callstack 0
   304   000888  0100               	movlb	0
   305   00088A  EF01  F004         	goto	_main	;jump to C main() function
   306                           
   307                           	psect	dataCOMRAM
   308   000006                     __pdataCOMRAM:
   309                           	callstack 0
   310   000006                     _interfaz:
   311                           	callstack 0
   312   000006                     	ds	1
   313                           
   314                           	psect	cstackCOMRAM
   315   000001                     __pcstackCOMRAM:
   316                           	callstack 0
   317   000001                     ConversionADC@canal:
   318                           	callstack 0
   319   000001                     ___lbmod@divisor:
   320                           	callstack 0
   321   000001                     
   322                           ; 1 bytes @ 0x0
   323   000001                     	ds	1
   324   000002                     ___lbmod@dividend:
   325                           	callstack 0
   326   000002                     
   327                           ; 1 bytes @ 0x1
   328   000002                     	ds	1
   329   000003                     ___lbmod@counter:
   330                           	callstack 0
   331                           
   332                           ; 1 bytes @ 0x2
   333   000003                     	ds	1
   334   000004                     ___lbmod@rem:
   335                           	callstack 0
   336                           
   337                           ; 1 bytes @ 0x3
   338   000004                     	ds	1
   339   000005                     main@a:
   340                           	callstack 0
   341   000005                     
   342                           ; 1 bytes @ 0x4
   343   000005                     	ds	1
   344                           
   345 ;;
   346 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   347 ;;
   348 ;; *************** function _main *****************
   349 ;; Defined at:
   350 ;;		line 9 in file "PruebaADC.c"
   351 ;; Parameters:    Size  Location     Type
   352 ;;		None
   353 ;; Auto vars:     Size  Location     Type
   354 ;;  xd              1    0        unsigned char 
   355 ;;  resultado2      2    0        unsigned int 
   356 ;;  resultado1      2    0        unsigned int 
   357 ;;  a               1    4[COMRAM] unsigned char 
   358 ;; Return value:  Size  Location     Type
   359 ;;                  1    wreg      void 
   360 ;; Registers used:
   361 ;;		wreg, status,2, status,0, cstack
   362 ;; Tracked objects:
   363 ;;		On entry : 0/0
   364 ;;		On exit  : 0/0
   365 ;;		Unchanged: 0/0
   366 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   367 ;;      Params:         0       0       0       0       0       0       0       0       0
   368 ;;      Locals:         1       0       0       0       0       0       0       0       0
   369 ;;      Temps:          0       0       0       0       0       0       0       0       0
   370 ;;      Totals:         1       0       0       0       0       0       0       0       0
   371 ;;Total ram usage:        1 bytes
   372 ;; Hardware stack levels required when called: 1
   373 ;; This function calls:
   374 ;;		_ConversionADC
   375 ;;		___lbmod
   376 ;; This function is called by:
   377 ;;		Startup code after reset
   378 ;; This function uses a non-reentrant model
   379 ;;
   380                           
   381                           	psect	text0
   382   000802                     __ptext0:
   383                           	callstack 0
   384   000802                     _main:
   385                           	callstack 30
   386                           
   387                           ;PruebaADC.c: 10: unsigned int resultado1,resultado2;;PruebaADC.c: 11: unsigned char a;;
      +                          PruebaADC.c: 12: TRISD=0;
   388                           
   389                           ;incstack = 0
   390   000802  6A95               	clrf	149,c	;volatile
   391                           
   392                           ;PruebaADC.c: 13: LATD=0;
   393   000804  6A8C               	clrf	140,c	;volatile
   394                           
   395                           ;PruebaADC.c: 14: TRISC = 0;
   396   000806  6A94               	clrf	148,c	;volatile
   397                           
   398                           ;PruebaADC.c: 15: LATC = 0;
   399   000808  6A8B               	clrf	139,c	;volatile
   400                           
   401                           ;PruebaADC.c: 16: ADCON0=0b00000001;
   402   00080A  0E01               	movlw	1
   403   00080C  6EC2               	movwf	194,c	;volatile
   404                           
   405                           ;PruebaADC.c: 17: ADCON1=0b00001110;
   406   00080E  0E0E               	movlw	14
   407   000810  6EC1               	movwf	193,c	;volatile
   408                           
   409                           ;PruebaADC.c: 18: ADCON2=0b00001000;
   410   000812  0E08               	movlw	8
   411   000814  6EC0               	movwf	192,c	;volatile
   412   000816                     l974:
   413                           
   414                           ;PruebaADC.c: 39: a = ConversionADC(0);
   415   000816  0E00               	movlw	0
   416   000818  EC2B  F004         	call	_ConversionADC
   417   00081C  6E05               	movwf	main@a^0,c
   418   00081E  0E0A               	movlw	10
   419   000820  6E01               	movwf	___lbmod@divisor^0,c
   420   000822  5005               	movf	main@a^0,w,c
   421   000824  EC17  F004         	call	___lbmod
   422                           
   423                           ;PruebaADC.c: 41: LATD = a;
   424   000828  C005  FF8C         	movff	main@a,3980	;volatile
   425   00082C  D7F4               	goto	l974
   426   00082E                     __end_of_main:
   427                           	callstack 0
   428                           
   429 ;; *************** function ___lbmod *****************
   430 ;; Defined at:
   431 ;;		line 4 in file "D:\Program Files\Microchip\xc8\v2.50\pic\sources\c90\common\lbmod.c"
   432 ;; Parameters:    Size  Location     Type
   433 ;;  dividend        1    wreg     unsigned char 
   434 ;;  divisor         1    0[COMRAM] unsigned char 
   435 ;; Auto vars:     Size  Location     Type
   436 ;;  dividend        1    1[COMRAM] unsigned char 
   437 ;;  rem             1    3[COMRAM] unsigned char 
   438 ;;  counter         1    2[COMRAM] unsigned char 
   439 ;; Return value:  Size  Location     Type
   440 ;;                  1    wreg      unsigned char 
   441 ;; Registers used:
   442 ;;		wreg, status,2, status,0
   443 ;; Tracked objects:
   444 ;;		On entry : 0/0
   445 ;;		On exit  : 0/0
   446 ;;		Unchanged: 0/0
   447 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   448 ;;      Params:         1       0       0       0       0       0       0       0       0
   449 ;;      Locals:         3       0       0       0       0       0       0       0       0
   450 ;;      Temps:          0       0       0       0       0       0       0       0       0
   451 ;;      Totals:         4       0       0       0       0       0       0       0       0
   452 ;;Total ram usage:        4 bytes
   453 ;; Hardware stack levels used: 1
   454 ;; This function calls:
   455 ;;		Nothing
   456 ;; This function is called by:
   457 ;;		_main
   458 ;; This function uses a non-reentrant model
   459 ;;
   460                           
   461                           	psect	text1
   462   00082E                     __ptext1:
   463                           	callstack 0
   464   00082E                     ___lbmod:
   465                           	callstack 30
   466                           
   467                           ;incstack = 0
   468                           ;___lbmod@dividend stored from wreg
   469   00082E  6E02               	movwf	___lbmod@dividend^0,c
   470   000830  0E08               	movlw	8
   471   000832  6E03               	movwf	___lbmod@counter^0,c
   472   000834  6A04               	clrf	___lbmod@rem^0,c
   473   000836                     l956:
   474   000836  90D8               	bcf	status,0,c
   475   000838  3402               	rlcf	___lbmod@dividend^0,w,c
   476   00083A  3404               	rlcf	___lbmod@rem^0,w,c
   477   00083C  6E04               	movwf	___lbmod@rem^0,c
   478   00083E  90D8               	bcf	status,0,c
   479   000840  3602               	rlcf	___lbmod@dividend^0,f,c
   480   000842  5001               	movf	___lbmod@divisor^0,w,c
   481   000844  5C04               	subwf	___lbmod@rem^0,w,c
   482   000846  A0D8               	btfss	status,0,c
   483   000848  D002               	goto	l964
   484   00084A  5001               	movf	___lbmod@divisor^0,w,c
   485   00084C  5E04               	subwf	___lbmod@rem^0,f,c
   486   00084E                     l964:
   487   00084E  2E03               	decfsz	___lbmod@counter^0,f,c
   488   000850  D7F2               	goto	l956
   489   000852  5004               	movf	___lbmod@rem^0,w,c
   490   000854  0012               	return		;funcret
   491   000856                     __end_of___lbmod:
   492                           	callstack 0
   493                           
   494 ;; *************** function _ConversionADC *****************
   495 ;; Defined at:
   496 ;;		line 45 in file "PruebaADC.c"
   497 ;; Parameters:    Size  Location     Type
   498 ;;  canal           1    wreg     unsigned char 
   499 ;; Auto vars:     Size  Location     Type
   500 ;;  canal           1    0[COMRAM] unsigned char 
   501 ;; Return value:  Size  Location     Type
   502 ;;                  1    wreg      unsigned char 
   503 ;; Registers used:
   504 ;;		wreg, status,2, status,0
   505 ;; Tracked objects:
   506 ;;		On entry : 0/0
   507 ;;		On exit  : 0/0
   508 ;;		Unchanged: 0/0
   509 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   510 ;;      Params:         0       0       0       0       0       0       0       0       0
   511 ;;      Locals:         1       0       0       0       0       0       0       0       0
   512 ;;      Temps:          0       0       0       0       0       0       0       0       0
   513 ;;      Totals:         1       0       0       0       0       0       0       0       0
   514 ;;Total ram usage:        1 bytes
   515 ;; Hardware stack levels used: 1
   516 ;; This function calls:
   517 ;;		Nothing
   518 ;; This function is called by:
   519 ;;		_main
   520 ;; This function uses a non-reentrant model
   521 ;;
   522                           
   523                           	psect	text2
   524   000856                     __ptext2:
   525                           	callstack 0
   526   000856                     _ConversionADC:
   527                           	callstack 30
   528                           
   529                           ;incstack = 0
   530                           ;ConversionADC@canal stored from wreg
   531   000856  6E01               	movwf	ConversionADC@canal^0,c
   532                           
   533                           ;PruebaADC.c: 46: if(canal > 12)
   534   000858  0E0C               	movlw	12
   535   00085A  6401               	cpfsgt	ConversionADC@canal^0,c
   536   00085C  D002               	goto	l916
   537                           
   538                           ;PruebaADC.c: 47: return 0;
   539   00085E  0E00               	movlw	0
   540   000860  0012               	return	
   541   000862                     l916:
   542                           
   543                           ;PruebaADC.c: 49: ADCON0=(canal<<2)|0b00000001;
   544   000862  4401               	rlncf	ConversionADC@canal^0,w,c
   545   000864  46E8               	rlncf	wreg,f,c
   546   000866  0BFC               	andlw	252
   547   000868  0901               	iorlw	1
   548   00086A  6EC2               	movwf	194,c	;volatile
   549                           
   550                           ;PruebaADC.c: 50: GO=1;
   551   00086C  82C2               	bsf	4034,1,c	;volatile
   552   00086E                     l147:
   553   00086E  B2C2               	btfsc	4034,1,c	;volatile
   554   000870  D7FE               	goto	l147
   555                           
   556                           ;PruebaADC.c: 52: return ADRESH;
   557   000872  50C4               	movf	196,w,c	;volatile
   558   000874  0012               	return		;funcret
   559   000876                     __end_of_ConversionADC:
   560                           	callstack 0
   561                           
   562                           	psect	smallconst
   563   000800                     __psmallconst:
   564                           	callstack 0
   565   000800  00                 	db	0
   566   000801  00                 	db	0	; dummy byte at the end
   567   000000                     __activetblptr  equ	0
   568                           
   569                           	psect	rparam
   570   000001                     ___rparam_used  equ	1
   571   000000                     ___param_bank   equ	0
   572   000000                     __Lparam        equ	__Lrparam
   573   000000                     __Hparam        equ	__Hrparam
   574                           
   575                           	psect	idloc
   576                           
   577                           ;Config register IDLOC0 @ 0x200000
   578                           ;	unspecified, using default values
   579   200000                     	org	2097152
   580   200000  FF                 	db	255
   581                           
   582                           ;Config register IDLOC1 @ 0x200001
   583                           ;	unspecified, using default values
   584   200001                     	org	2097153
   585   200001  FF                 	db	255
   586                           
   587                           ;Config register IDLOC2 @ 0x200002
   588                           ;	unspecified, using default values
   589   200002                     	org	2097154
   590   200002  FF                 	db	255
   591                           
   592                           ;Config register IDLOC3 @ 0x200003
   593                           ;	unspecified, using default values
   594   200003                     	org	2097155
   595   200003  FF                 	db	255
   596                           
   597                           ;Config register IDLOC4 @ 0x200004
   598                           ;	unspecified, using default values
   599   200004                     	org	2097156
   600   200004  FF                 	db	255
   601                           
   602                           ;Config register IDLOC5 @ 0x200005
   603                           ;	unspecified, using default values
   604   200005                     	org	2097157
   605   200005  FF                 	db	255
   606                           
   607                           ;Config register IDLOC6 @ 0x200006
   608                           ;	unspecified, using default values
   609   200006                     	org	2097158
   610   200006  FF                 	db	255
   611                           
   612                           ;Config register IDLOC7 @ 0x200007
   613                           ;	unspecified, using default values
   614   200007                     	org	2097159
   615   200007  FF                 	db	255
   616                           
   617                           	psect	config
   618                           
   619                           ;Config register CONFIG1L @ 0x300000
   620                           ;	unspecified, using default values
   621                           ;	PLL Prescaler Selection bits
   622                           ;	PLLDIV = 0x0, unprogrammed default
   623                           ;	System Clock Postscaler Selection bits
   624                           ;	CPUDIV = 0x0, unprogrammed default
   625                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   626                           ;	USBDIV = 0x0, unprogrammed default
   627   300000                     	org	3145728
   628   300000  00                 	db	0
   629                           
   630                           ;Config register CONFIG1H @ 0x300001
   631                           ;	Oscillator Selection bits
   632                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   633                           ;	Fail-Safe Clock Monitor Enable bit
   634                           ;	FCMEN = 0x0, unprogrammed default
   635                           ;	Internal/External Oscillator Switchover bit
   636                           ;	IESO = 0x0, unprogrammed default
   637   300001                     	org	3145729
   638   300001  09                 	db	9
   639                           
   640                           ;Config register CONFIG2L @ 0x300002
   641                           ;	unspecified, using default values
   642                           ;	Power-up Timer Enable bit
   643                           ;	PWRT = 0x1, unprogrammed default
   644                           ;	Brown-out Reset Enable bits
   645                           ;	BOR = 0x3, unprogrammed default
   646                           ;	Brown-out Reset Voltage bits
   647                           ;	BORV = 0x3, unprogrammed default
   648                           ;	USB Voltage Regulator Enable bit
   649                           ;	VREGEN = 0x0, unprogrammed default
   650   300002                     	org	3145730
   651   300002  1F                 	db	31
   652                           
   653                           ;Config register CONFIG2H @ 0x300003
   654                           ;	Watchdog Timer Enable bit
   655                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   656                           ;	Watchdog Timer Postscale Select bits
   657                           ;	WDTPS = 0xF, unprogrammed default
   658   300003                     	org	3145731
   659   300003  1E                 	db	30
   660                           
   661                           ; Padding undefined space
   662   300004                     	org	3145732
   663   300004  FF                 	db	255
   664                           
   665                           ;Config register CONFIG3H @ 0x300005
   666                           ;	unspecified, using default values
   667                           ;	CCP2 MUX bit
   668                           ;	CCP2MX = 0x1, unprogrammed default
   669                           ;	PORTB A/D Enable bit
   670                           ;	PBADEN = 0x1, unprogrammed default
   671                           ;	Low-Power Timer 1 Oscillator Enable bit
   672                           ;	LPT1OSC = 0x0, unprogrammed default
   673                           ;	MCLR Pin Enable bit
   674                           ;	MCLRE = 0x1, unprogrammed default
   675   300005                     	org	3145733
   676   300005  83                 	db	131
   677                           
   678                           ;Config register CONFIG4L @ 0x300006
   679                           ;	unspecified, using default values
   680                           ;	Stack Full/Underflow Reset Enable bit
   681                           ;	STVREN = 0x1, unprogrammed default
   682                           ;	Single-Supply ICSP Enable bit
   683                           ;	LVP = 0x1, unprogrammed default
   684                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   685                           ;	ICPRT = 0x0, unprogrammed default
   686                           ;	Extended Instruction Set Enable bit
   687                           ;	XINST = 0x0, unprogrammed default
   688                           ;	Background Debugger Enable bit
   689                           ;	DEBUG = 0x1, unprogrammed default
   690   300006                     	org	3145734
   691   300006  85                 	db	133
   692                           
   693                           ; Padding undefined space
   694   300007                     	org	3145735
   695   300007  FF                 	db	255
   696                           
   697                           ;Config register CONFIG5L @ 0x300008
   698                           ;	unspecified, using default values
   699                           ;	Code Protection bit
   700                           ;	CP0 = 0x1, unprogrammed default
   701                           ;	Code Protection bit
   702                           ;	CP1 = 0x1, unprogrammed default
   703                           ;	Code Protection bit
   704                           ;	CP2 = 0x1, unprogrammed default
   705                           ;	Code Protection bit
   706                           ;	CP3 = 0x1, unprogrammed default
   707   300008                     	org	3145736
   708   300008  0F                 	db	15
   709                           
   710                           ;Config register CONFIG5H @ 0x300009
   711                           ;	unspecified, using default values
   712                           ;	Boot Block Code Protection bit
   713                           ;	CPB = 0x1, unprogrammed default
   714                           ;	Data EEPROM Code Protection bit
   715                           ;	CPD = 0x1, unprogrammed default
   716   300009                     	org	3145737
   717   300009  C0                 	db	192
   718                           
   719                           ;Config register CONFIG6L @ 0x30000A
   720                           ;	unspecified, using default values
   721                           ;	Write Protection bit
   722                           ;	WRT0 = 0x1, unprogrammed default
   723                           ;	Write Protection bit
   724                           ;	WRT1 = 0x1, unprogrammed default
   725                           ;	Write Protection bit
   726                           ;	WRT2 = 0x1, unprogrammed default
   727                           ;	Write Protection bit
   728                           ;	WRT3 = 0x1, unprogrammed default
   729   30000A                     	org	3145738
   730   30000A  0F                 	db	15
   731                           
   732                           ;Config register CONFIG6H @ 0x30000B
   733                           ;	unspecified, using default values
   734                           ;	Configuration Register Write Protection bit
   735                           ;	WRTC = 0x1, unprogrammed default
   736                           ;	Boot Block Write Protection bit
   737                           ;	WRTB = 0x1, unprogrammed default
   738                           ;	Data EEPROM Write Protection bit
   739                           ;	WRTD = 0x1, unprogrammed default
   740   30000B                     	org	3145739
   741   30000B  E0                 	db	224
   742                           
   743                           ;Config register CONFIG7L @ 0x30000C
   744                           ;	unspecified, using default values
   745                           ;	Table Read Protection bit
   746                           ;	EBTR0 = 0x1, unprogrammed default
   747                           ;	Table Read Protection bit
   748                           ;	EBTR1 = 0x1, unprogrammed default
   749                           ;	Table Read Protection bit
   750                           ;	EBTR2 = 0x1, unprogrammed default
   751                           ;	Table Read Protection bit
   752                           ;	EBTR3 = 0x1, unprogrammed default
   753   30000C                     	org	3145740
   754   30000C  0F                 	db	15
   755                           
   756                           ;Config register CONFIG7H @ 0x30000D
   757                           ;	unspecified, using default values
   758                           ;	Boot Block Table Read Protection bit
   759                           ;	EBTRB = 0x1, unprogrammed default
   760   30000D                     	org	3145741
   761   30000D  40                 	db	64
   762                           tosu	equ	0xFFF
   763                           tosh	equ	0xFFE
   764                           tosl	equ	0xFFD
   765                           stkptr	equ	0xFFC
   766                           pclatu	equ	0xFFB
   767                           pclath	equ	0xFFA
   768                           pcl	equ	0xFF9
   769                           tblptru	equ	0xFF8
   770                           tblptrh	equ	0xFF7
   771                           tblptrl	equ	0xFF6
   772                           tablat	equ	0xFF5
   773                           prodh	equ	0xFF4
   774                           prodl	equ	0xFF3
   775                           indf0	equ	0xFEF
   776                           postinc0	equ	0xFEE
   777                           postdec0	equ	0xFED
   778                           preinc0	equ	0xFEC
   779                           plusw0	equ	0xFEB
   780                           fsr0h	equ	0xFEA
   781                           fsr0l	equ	0xFE9
   782                           wreg	equ	0xFE8
   783                           indf1	equ	0xFE7
   784                           postinc1	equ	0xFE6
   785                           postdec1	equ	0xFE5
   786                           preinc1	equ	0xFE4
   787                           plusw1	equ	0xFE3
   788                           fsr1h	equ	0xFE2
   789                           fsr1l	equ	0xFE1
   790                           bsr	equ	0xFE0
   791                           indf2	equ	0xFDF
   792                           postinc2	equ	0xFDE
   793                           postdec2	equ	0xFDD
   794                           preinc2	equ	0xFDC
   795                           plusw2	equ	0xFDB
   796                           fsr2h	equ	0xFDA
   797                           fsr2l	equ	0xFD9
   798                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        1
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      5       6
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->___lbmod

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 6     6      0     244
                                              4 COMRAM     1     1      0
                      _ConversionADC
                            ___lbmod
 ---------------------------------------------------------------------------------
 (1) ___lbmod                                              4     3      1     168
                                              0 COMRAM     4     3      1
 ---------------------------------------------------------------------------------
 (1) _ConversionADC                                        1     1      0      30
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _ConversionADC
   ___lbmod

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM            2047      0       0      0.0%
BITBANK7           256      0       0      0.0%
BANK7              256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BANK6              256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BANK5              256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BANK3              256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BANK2              256      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BITBANK0           160      0       0      0.0%
BANK0              160      0       0      0.0%
BITCOMRAM           95      0       0      0.0%
COMRAM              95      5       6      6.3%
BITBIGSFRh          59      0       0      0.0%
BITBIGSFRlh         55      0       0      0.0%
BITBIGSFRll         43      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       6      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Thu Mar 06 13:00:40 2025

                     _GO 7E11                      l147 086E                      l916 0862  
                    l964 084E                      l956 0836                      l974 0816  
                    wreg 0FE8                     _LATC 0F8B                     _LATD 0F8C  
                   _main 0802                     start 0000             ___param_bank 0000  
                  ?_main 0001          __end_of___lbmod 0856                    _TRISC 0F94  
                  _TRISD 0F95          ??_ConversionADC 0001                    main@a 0005  
                  tablat 0FF5                    status 0FD8          __initialization 0876  
           __end_of_main 082E                   ??_main 0005            __activetblptr 0000  
                 _ADCON0 0FC2                   _ADCON1 0FC1                   _ADCON2 0FC0  
                 _ADRESH 0FC4                ??___lbmod 0002                   isa$std 0001  
           __pdataCOMRAM 0006             __mediumconst 0000                   tblptrh 0FF7  
                 tblptrl 0FF6                   tblptru 0FF8          ___lbmod@divisor 0001  
             __accesstop 0060  __end_of__initialization 0888          ___lbmod@counter 0003  
          ___rparam_used 0001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  ___lbmod 082E             __psmallconst 0800  
                __pcinit 0876                  __ramtop 0800                  __ptext0 0802  
                __ptext1 082E                  __ptext2 0856     end_of_initialization 0888  
  __end_of_ConversionADC 0876       ConversionADC@canal 0001         ___lbmod@dividend 0002  
            ___lbmod@rem 0004            __pidataCOMRAM 088E      start_initialization 0876  
               ?___lbmod 0001              __smallconst 0800                 __Hrparam 0000  
               __Lrparam 0000                 _interfaz 0006                 isa$xinst 0000  
          _ConversionADC 0856           ?_ConversionADC 0001  
