
*** Running vivado
    with args -log Instruction_Mem_IP_Conct_Out_RAM_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Instruction_Mem_IP_Conct_Out_RAM_0_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Instruction_Mem_IP_Conct_Out_RAM_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1304.379 ; gain = 33.836 ; free physical = 7928 ; free virtual = 13978
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Instruction_Mem_IP_Conct_Out_RAM_0_0
Command: synth_design -top Instruction_Mem_IP_Conct_Out_RAM_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17879
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2051.211 ; gain = 404.715 ; free physical = 6897 ; free virtual = 12949
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Instruction_Mem_IP_Conct_Out_RAM_0_0' [/home/marcelo/Desktop/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_Conct_Out_RAM_0_0/synth/Instruction_Mem_IP_Conct_Out_RAM_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Conct_Out_RAM' [/home/marcelo/Desktop/vsp/vsp.srcs/sources_1/new/Unify_Instruc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Conct_Out_RAM' (0#1) [/home/marcelo/Desktop/vsp/vsp.srcs/sources_1/new/Unify_Instruc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Mem_IP_Conct_Out_RAM_0_0' (0#1) [/home/marcelo/Desktop/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_Conct_Out_RAM_0_0/synth/Instruction_Mem_IP_Conct_Out_RAM_0_0.v:53]
WARNING: [Synth 8-7129] Port clk in module Conct_Out_RAM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.180 ; gain = 482.684 ; free physical = 6801 ; free virtual = 12853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2144.023 ; gain = 497.527 ; free physical = 6799 ; free virtual = 12851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2144.023 ; gain = 497.527 ; free physical = 6799 ; free virtual = 12851
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.023 ; gain = 0.000 ; free physical = 6799 ; free virtual = 12851
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2213.992 ; gain = 0.000 ; free physical = 6792 ; free virtual = 12844
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2214.027 ; gain = 0.000 ; free physical = 6792 ; free virtual = 12843
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2214.027 ; gain = 567.531 ; free physical = 6782 ; free virtual = 12833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2214.027 ; gain = 567.531 ; free physical = 6782 ; free virtual = 12833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2214.027 ; gain = 567.531 ; free physical = 6782 ; free virtual = 12833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2214.027 ; gain = 567.531 ; free physical = 6780 ; free virtual = 12833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design Instruction_Mem_IP_Conct_Out_RAM_0_0 has an empty top module
WARNING: [Synth 8-7129] Port clk in module Instruction_Mem_IP_Conct_Out_RAM_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2214.027 ; gain = 567.531 ; free physical = 6777 ; free virtual = 12829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2214.027 ; gain = 567.531 ; free physical = 6770 ; free virtual = 12822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2214.027 ; gain = 567.531 ; free physical = 6770 ; free virtual = 12822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2214.027 ; gain = 567.531 ; free physical = 6770 ; free virtual = 12822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2214.027 ; gain = 567.531 ; free physical = 6772 ; free virtual = 12841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2214.027 ; gain = 567.531 ; free physical = 6772 ; free virtual = 12841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2214.027 ; gain = 567.531 ; free physical = 6772 ; free virtual = 12841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2214.027 ; gain = 567.531 ; free physical = 6772 ; free virtual = 12841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2214.027 ; gain = 567.531 ; free physical = 6772 ; free virtual = 12841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2214.027 ; gain = 567.531 ; free physical = 6772 ; free virtual = 12841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2214.027 ; gain = 567.531 ; free physical = 6772 ; free virtual = 12841
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2214.027 ; gain = 497.527 ; free physical = 6772 ; free virtual = 12841
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2214.027 ; gain = 567.531 ; free physical = 6772 ; free virtual = 12841
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2214.027 ; gain = 0.000 ; free physical = 6772 ; free virtual = 12841
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2214.027 ; gain = 0.000 ; free physical = 7065 ; free virtual = 13134
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bdf6e5ff
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2214.027 ; gain = 890.836 ; free physical = 7065 ; free virtual = 13134
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1823.011; main = 1497.609; forked = 378.760
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3171.180; main = 2181.980; forked = 989.199
INFO: [Common 17-1381] The checkpoint '/home/marcelo/Desktop/vsp/vsp.runs/Instruction_Mem_IP_Conct_Out_RAM_0_0_synth_1/Instruction_Mem_IP_Conct_Out_RAM_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Instruction_Mem_IP_Conct_Out_RAM_0_0, cache-ID = 724fe1d6fa13d8cf
INFO: [Common 17-1381] The checkpoint '/home/marcelo/Desktop/vsp/vsp.runs/Instruction_Mem_IP_Conct_Out_RAM_0_0_synth_1/Instruction_Mem_IP_Conct_Out_RAM_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Instruction_Mem_IP_Conct_Out_RAM_0_0_utilization_synth.rpt -pb Instruction_Mem_IP_Conct_Out_RAM_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 18:25:20 2023...
