<!doctype html><html lang=en-us><head><meta http-equiv=X-Clacks-Overhead content="GNU Terry Pratchett"><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><title>Astri vRAN | Keep calm and Write something</title><meta name=title content="Astri vRAN"><meta name=description content="Toward 5G RAN virtualization by Intel and Astri
http://astri.oeg
Flexible architecture
Modular PHY processing architectures

PDCP Split
MAC/PHY Split - HARQ processing in RRU(How???)
Lower PHY Split - High FB overhead but smallest packet latency.

Good for JT and JR for COMP
Good for Massive MIMO and Ultra low-latency communication(Why?)


FAPI based MAC/PHY communication

L1 adaptation layer for MAC/PHY split (and Lower PHY Split?)




MAC/PHY split in one CPU

MAC/PHY split in one machine but netrwork based MAC/PHY communication over OVS


Virtual Cell

A group of physical cells form a Virtual Cell which does not require HO between the physical cells.

Technical Specification


Commercial L1 reference design
"><meta name=keywords content="DPDK,virtualization,vran,lte,5g,cran,fapi,"><meta property="og:url" content="https://cychong47.github.io/post/2018/astri-vran/"><meta property="og:site_name" content="Keep calm and Write something"><meta property="og:title" content="Astri vRAN"><meta property="og:description" content="Toward 5G RAN virtualization by Intel and Astri
http://astri.oeg
Flexible architecture Modular PHY processing architectures PDCP Split MAC/PHY Split - HARQ processing in RRU(How???) Lower PHY Split - High FB overhead but smallest packet latency. Good for JT and JR for COMP Good for Massive MIMO and Ultra low-latency communication(Why?) FAPI based MAC/PHY communication L1 adaptation layer for MAC/PHY split (and Lower PHY Split?) MAC/PHY split in one CPU MAC/PHY split in one machine but netrwork based MAC/PHY communication over OVS Virtual Cell A group of physical cells form a Virtual Cell which does not require HO between the physical cells. Technical Specification Commercial L1 reference design"><meta property="og:locale" content="en_us"><meta property="og:type" content="article"><meta property="article:section" content="post"><meta property="article:published_time" content="2018-07-15T12:03:00+09:00"><meta property="article:modified_time" content="2018-07-15T12:09:18+00:00"><meta property="article:tag" content="DPDK"><meta property="article:tag" content="Virtualization"><meta property="article:tag" content="Vran"><meta property="article:tag" content="Lte"><meta property="article:tag" content="5g"><meta property="article:tag" content="Cran"><meta name=twitter:card content="summary"><meta name=twitter:title content="Astri vRAN"><meta name=twitter:description content="Toward 5G RAN virtualization by Intel and Astri
http://astri.oeg
Flexible architecture Modular PHY processing architectures PDCP Split MAC/PHY Split - HARQ processing in RRU(How???) Lower PHY Split - High FB overhead but smallest packet latency. Good for JT and JR for COMP Good for Massive MIMO and Ultra low-latency communication(Why?) FAPI based MAC/PHY communication L1 adaptation layer for MAC/PHY split (and Lower PHY Split?) MAC/PHY split in one CPU MAC/PHY split in one machine but netrwork based MAC/PHY communication over OVS Virtual Cell A group of physical cells form a Virtual Cell which does not require HO between the physical cells. Technical Specification Commercial L1 reference design"><meta itemprop=name content="Astri vRAN"><meta itemprop=description content="Toward 5G RAN virtualization by Intel and Astri
http://astri.oeg
Flexible architecture Modular PHY processing architectures PDCP Split MAC/PHY Split - HARQ processing in RRU(How???) Lower PHY Split - High FB overhead but smallest packet latency. Good for JT and JR for COMP Good for Massive MIMO and Ultra low-latency communication(Why?) FAPI based MAC/PHY communication L1 adaptation layer for MAC/PHY split (and Lower PHY Split?) MAC/PHY split in one CPU MAC/PHY split in one machine but netrwork based MAC/PHY communication over OVS Virtual Cell A group of physical cells form a Virtual Cell which does not require HO between the physical cells. Technical Specification Commercial L1 reference design"><meta itemprop=datePublished content="2018-07-15T12:03:00+09:00"><meta itemprop=dateModified content="2018-07-15T12:09:18+00:00"><meta itemprop=wordCount content="123"><meta itemprop=keywords content="DPDK,Virtualization,Vran,Lte,5g,Cran,Fapi"><meta name=referrer content="no-referrer-when-downgrade"><style>:root{--width:720px;--font-main:Verdana, sans-serif;--font-secondary:Verdana, sans-serif;--font-scale:1em;--background-color:#fafafa;--heading-color:#222;--text-color:#444;--link-color:#3273dc;--visited-color:#8b6fcb;--blockquote-color:#222}@media(prefers-color-scheme:dark){:root{--background-color:#fafafa;--heading-color:#222;--text-color:#444;--link-color:#3273dc;--visited-color:#8b6fcb;--blockquote-color:#222}}body{font-family:var(--font-secondary);font-size:var(--font-scale);margin:auto;padding:20px;max-width:var(--width);text-align:left;background-color:var(--background-color);word-wrap:break-word;overflow-wrap:break-word;line-height:1.5;color:var(--text-color)}h1,h2,h3,h4,h5,h6{font-family:var(--font-main);color:var(--heading-color)}a{color:var(--link-color);cursor:pointer;text-decoration:none}a:hover{text-decoration:underline}nav a{margin-right:8px}strong,b{color:var(--heading-color)}button{margin:0;cursor:pointer}time{font-family:monospace;font-style:normal;font-size:15px}main{line-height:1.6}table{width:100%}hr{border:0;border-top:1px dashed}img{max-width:100%}code{font-family:monospace;padding:2px;border-radius:3px}blockquote{border-left:1px solid #999;color:var(--blockquote-color);padding-left:20px;font-style:italic}footer{padding:25px 0;text-align:center}.title:hover{text-decoration:none}.title h1{font-size:1.5em}.inline{width:auto!important}.highlight,.code{border-radius:3px;margin-block-start:1em;margin-block-end:1em;overflow-x:auto}ul.blog-posts{list-style-type:none;padding:unset}ul.blog-posts li{display:flex}ul.blog-posts li span{flex:0 0 130px}ul.blog-posts li a:visited{color:var(--visited-color)}</style></head><body><header><a href=/ class=title><h2>Keep calm and Write something</h2></a><nav><a href=/post/>Post</a>
<a href=/page/>Page</a>
<a href=/series/>Series</a>
<a href=/tags/>Tag</a>
<a href=/archive/>Archive</a>
<a href=/search/>Search</a></nav></header><main><content><p><a href=https://builders.intel.com/docs/networkbuilders/towards_5g_ran_virtualization_enabled_by_intel_and_astri.pdf>Toward 5G RAN virtualization by Intel and Astri</a></p><p><a href=http://astri.oeg>http://astri.oeg</a></p><h2 id=flexible-architecture>Flexible architecture</h2><h3 id=modular-phy-processing-architectures>Modular PHY processing architectures</h3><ul><li>PDCP Split</li><li>MAC/PHY Split - HARQ processing in RRU(How???)</li><li>Lower PHY Split - High FB overhead but smallest packet latency.<ul><li>Good for JT and JR for COMP</li><li>Good for Massive MIMO and Ultra low-latency communication(Why?)</li></ul></li><li>FAPI based MAC/PHY communication<ul><li>L1 adaptation layer for MAC/PHY split (and Lower PHY Split?)</li></ul></li></ul><p><img src=/images/2018/07/Screenshot-2018-07-15-20.51.59.png alt=Screenshot-2018-07-15-20.51.59></p><h3 id=macphy-split-in-one-cpu>MAC/PHY split in one CPU</h3><ul><li>MAC/PHY split in one machine but netrwork based MAC/PHY communication over OVS
<img src=/images/2018/07/Screenshot-2018-07-15-20.56.12.png alt=Screenshot-2018-07-15-20.56.12></li></ul><h3 id=virtual-cell>Virtual Cell</h3><ul><li>A group of physical cells form a <code>Virtual Cell</code> which does not require HO between the physical cells.</li></ul><h3 id=technical-specification>Technical Specification</h3><ul><li><p>Commercial L1 reference design
<img src=/images/2018/07/Screenshot-2018-07-15-21.02.00.png alt=Screenshot-2018-07-15-21.02.00></p></li><li><p>Artesyn MacCore</p><ul><li>Xeon-D - 8 or 12 core/CPU * 2 CPU/slot * 15 slots</li><li><a href=https://www.artesyn.com/computing/products/product/max-core>https://www.artesyn.com/computing/products/product/max-core</a></li><li><a href=https://www.artesyn.com/computing/assets/maxcore_platform_ds_1484017329.pdf>https://www.artesyn.com/computing/assets/maxcore_platform_ds_1484017329.pdf</a>�</li></ul></li></ul></content><p><a href=https://cychong47.github.io/tags/dpdk/>#DPDK</a>
<a href=https://cychong47.github.io/tags/virtualization/>#Virtualization</a>
<a href=https://cychong47.github.io/tags/vran/>#Vran</a>
<a href=https://cychong47.github.io/tags/lte/>#Lte</a>
<a href=https://cychong47.github.io/tags/5g/>#5g</a>
<a href=https://cychong47.github.io/tags/cran/>#Cran</a>
<a href=https://cychong47.github.io/tags/fapi/>#Fapi</a></p></main><footer>Made with <a href=https://github.com/janraasch/hugo-bearblog/>Hugo ʕ•ᴥ•ʔ Bear</a></footer></body></html>