<!doctype html>
<html>
<head>
<title>SMMU500 Module</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> > SMMU500 Module</p><h1>SMMU500 Module</h1>
<h2>SMMU500 Module Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Module Name</th><td width=80% class=noborder>SMMU500 Module</td></tr>
<tr valign=top><th width=20% class=sumparam>Modules of this Type</th><td width=80% class=noborder>SMMU_GPV</td></tr>
<tr valign=top><th class=sumparam>Base Address</th><td class=noborder>0x00FD800000 (SMMU_GPV)</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>SMMU-500 GPV</td></tr>
</table>
<h2>SMMU500 Module Register Summary</h2>
<table>
<tr valign=top><th width=20%>Register Name</th><th width=10%>Address</th><th width=10%>Width</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=40%>Description</th></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_scr0.html")>SMMU_SCR0</a></td><td class="hex">0x0000000000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00200001</td><td>Provides top-level control of the SMMU.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_scr1.html")>SMMU_SCR1</a></td><td class="hex">0x0000000004</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x02013010</td><td>Provides top-level Secure control of the SMMU.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_sacr.html")>SMMU_SACR</a></td><td class="hex">0x0000000010</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x04000004</td><td>Provides IMPLEMENTATION DEFINED functionality.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_sidr0.html")>SMMU_SIDR0</a></td><td class="hex">0x0000000020</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0xFC013E30</td><td>Provides SMMU capability information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_sidr1.html")>SMMU_SIDR1</a></td><td class="hex">0x0000000024</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x30000F10</td><td>Provides SMMU capability information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_sidr2.html")>SMMU_SIDR2</a></td><td class="hex">0x0000000028</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00005555</td><td>Provides SMMU capability information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_sidr7.html")>SMMU_SIDR7</a></td><td class="hex">0x000000003C</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000021</td><td>Provides SMMU capability information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_sgfar_low.html")>SMMU_SGFAR_low</a></td><td class="hex">0x0000000040</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Contains the input address of an erroneous request reported by SMMU_sGFSR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_sgfar_high.html")>SMMU_SGFAR_high</a></td><td class="hex">0x0000000044</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Contains the input address of an erroneous request reported by SMMU_sGFSR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_sgfsr.html")>SMMU_SGFSR</a></td><td class="hex">0x0000000048</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Gives the fault status for each of the following possible faults.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_sgfsrrestore.html")>SMMU_SGFSRRESTORE</a></td><td class="hex">0x000000004C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Restores the state of SMMU_sGFSR, after a reset, for example.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_sgfsynr0.html")>SMMU_SGFSYNR0</a></td><td class="hex">0x0000000050</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Contains fault syndrome information relating to SMMU_sGFSR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_sgfsynr1.html")>SMMU_SGFSYNR1</a></td><td class="hex">0x0000000054</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Contains fault syndrome information relating to SMMU_sGFSR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_stlbiall.html")>SMMU_STLBIALL</a></td><td class="hex">0x0000000060</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked Secure entries in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_tlbivmid.html")>SMMU_TLBIVMID</a></td><td class="hex">0x0000000064</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all Non-secure non-Hyp TLB entries having the specified VMID.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_tlbiallnsnh.html")>SMMU_TLBIALLNSNH</a></td><td class="hex">0x0000000068</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all Non-secure non-Hyp tagged entries in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_stlbgsync.html")>SMMU_STLBGSYNC</a></td><td class="hex">0x0000000070</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Starts a global synchronization operation that ensures the completion of any previously accepted TLB Invalidate operation. As a minimum, the operation applies to the specified security state, and includes all TLB Invalidate operations initiated in context banks associated with that security state.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_stlbgstatus.html")>SMMU_STLBGSTATUS</a></td><td class="hex">0x0000000074</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Gives the status of a TLB maintenance operation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_dbgrptrtbu.html")>SMMU_DBGRPTRTBU</a></td><td class="hex">0x0000000080</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Address of TLB entry in a specific TBU.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_dbgrdatatbu.html")>SMMU_DBGRDATATBU</a></td><td class="hex">0x0000000084</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>TLB entry data addressed by TBU debug read pointer.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_dbgrptrtcu.html")>SMMU_DBGRPTRTCU</a></td><td class="hex">0x0000000088</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Address of an entry from a specific cache in TCU.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_dbgrdatatcu.html")>SMMU_DBGRDATATCU</a></td><td class="hex">0x000000008C</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Cache entry data addressed by TCU debug read pointer.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_stlbivalm_low.html")>SMMU_STLBIVALM_low</a></td><td class="hex">0x00000000A0</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked entries associated with MONC banks, that match the specified virtual address.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_stlbivalm_high.html")>SMMU_STLBIVALM_high</a></td><td class="hex">0x00000000A4</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked entries associated with MONC banks, that match the specified virtual address.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_stlbivam_low.html")>SMMU_STLBIVAM_low</a></td><td class="hex">0x00000000A8</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked entries associated with MONC banks, that match the specified virtual address.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_stlbivam_high.html")>SMMU_STLBIVAM_high</a></td><td class="hex">0x00000000AC</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked entries associated with MONC banks, that match the specified virtual address.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_stlbiallm.html")>SMMU_STLBIALLM</a></td><td class="hex">0x00000000BC</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked entries associated with MONC banks in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_nscr0.html")>SMMU_NSCR0</a></td><td class="hex">0x0000000400</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00200001</td><td>Provides top-level control of the SMMU.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_nsacr.html")>SMMU_NSACR</a></td><td class="hex">0x0000000410</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0400001C</td><td>Provides IMPLEMENTATION DEFINED functionality.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_nsgfar_low.html")>SMMU_NSGFAR_low</a></td><td class="hex">0x0000000440</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Contains the input address of an erroneous request reported by SMMU_GFSR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_nsgfar_high.html")>SMMU_NSGFAR_high</a></td><td class="hex">0x0000000444</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Contains the input address of an erroneous request reported by SMMU_GFSR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_nsgfsr.html")>SMMU_NSGFSR</a></td><td class="hex">0x0000000448</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Gives the fault status for each of the following possible faults.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_nsgfsrrestore.html")>SMMU_NSGFSRRESTORE</a></td><td class="hex">0x000000044C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Restores the state of SMMU_GFSR, after a reset, for example.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_nsgfsynr0.html")>SMMU_NSGFSYNR0</a></td><td class="hex">0x0000000450</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Contains fault syndrome information relating to SMMU_GFSR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_nsgfsyndr1.html")>SMMU_NSGFSYNDR1</a></td><td class="hex">0x0000000454</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Contains fault syndrome information relating to SMMU_GFSR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_nstlbgsync.html")>SMMU_NSTLBGSYNC</a></td><td class="hex">0x0000000470</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Starts a global synchronization operation that ensures the completion of any previously accepted TLB Invalidate operation. As a minimum, the operation applies to the specified security state, and includes all TLB Invalidate operations initiated in context banks associated with that security state.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_nstlbgstatus.html")>SMMU_NSTLBGSTATUS</a></td><td class="hex">0x0000000474</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Gives the status of a TLB maintenance operation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr0.html")>SMMU_SMR0</a></td><td class="hex">0x0000000800</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr1.html")>SMMU_SMR1</a></td><td class="hex">0x0000000804</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr2.html")>SMMU_SMR2</a></td><td class="hex">0x0000000808</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr3.html")>SMMU_SMR3</a></td><td class="hex">0x000000080C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr4.html")>SMMU_SMR4</a></td><td class="hex">0x0000000810</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr5.html")>SMMU_SMR5</a></td><td class="hex">0x0000000814</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr6.html")>SMMU_SMR6</a></td><td class="hex">0x0000000818</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr7.html")>SMMU_SMR7</a></td><td class="hex">0x000000081C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr8.html")>SMMU_SMR8</a></td><td class="hex">0x0000000820</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr9.html")>SMMU_SMR9</a></td><td class="hex">0x0000000824</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr10.html")>SMMU_SMR10</a></td><td class="hex">0x0000000828</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr11.html")>SMMU_SMR11</a></td><td class="hex">0x000000082C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr12.html")>SMMU_SMR12</a></td><td class="hex">0x0000000830</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr13.html")>SMMU_SMR13</a></td><td class="hex">0x0000000834</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr14.html")>SMMU_SMR14</a></td><td class="hex">0x0000000838</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr15.html")>SMMU_SMR15</a></td><td class="hex">0x000000083C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr16.html")>SMMU_SMR16</a></td><td class="hex">0x0000000840</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr17.html")>SMMU_SMR17</a></td><td class="hex">0x0000000844</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr18.html")>SMMU_SMR18</a></td><td class="hex">0x0000000848</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr19.html")>SMMU_SMR19</a></td><td class="hex">0x000000084C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr20.html")>SMMU_SMR20</a></td><td class="hex">0x0000000850</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr21.html")>SMMU_SMR21</a></td><td class="hex">0x0000000854</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr22.html")>SMMU_SMR22</a></td><td class="hex">0x0000000858</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr23.html")>SMMU_SMR23</a></td><td class="hex">0x000000085C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr24.html")>SMMU_SMR24</a></td><td class="hex">0x0000000860</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr25.html")>SMMU_SMR25</a></td><td class="hex">0x0000000864</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr26.html")>SMMU_SMR26</a></td><td class="hex">0x0000000868</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr27.html")>SMMU_SMR27</a></td><td class="hex">0x000000086C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr28.html")>SMMU_SMR28</a></td><td class="hex">0x0000000870</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr29.html")>SMMU_SMR29</a></td><td class="hex">0x0000000874</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr30.html")>SMMU_SMR30</a></td><td class="hex">0x0000000878</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr31.html")>SMMU_SMR31</a></td><td class="hex">0x000000087C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr32.html")>SMMU_SMR32</a></td><td class="hex">0x0000000880</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr33.html")>SMMU_SMR33</a></td><td class="hex">0x0000000884</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr34.html")>SMMU_SMR34</a></td><td class="hex">0x0000000888</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr35.html")>SMMU_SMR35</a></td><td class="hex">0x000000088C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr36.html")>SMMU_SMR36</a></td><td class="hex">0x0000000890</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr37.html")>SMMU_SMR37</a></td><td class="hex">0x0000000894</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr38.html")>SMMU_SMR38</a></td><td class="hex">0x0000000898</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr39.html")>SMMU_SMR39</a></td><td class="hex">0x000000089C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr40.html")>SMMU_SMR40</a></td><td class="hex">0x00000008A0</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr41.html")>SMMU_SMR41</a></td><td class="hex">0x00000008A4</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr42.html")>SMMU_SMR42</a></td><td class="hex">0x00000008A8</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr43.html")>SMMU_SMR43</a></td><td class="hex">0x00000008AC</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr44.html")>SMMU_SMR44</a></td><td class="hex">0x00000008B0</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr45.html")>SMMU_SMR45</a></td><td class="hex">0x00000008B4</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr46.html")>SMMU_SMR46</a></td><td class="hex">0x00000008B8</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_smr47.html")>SMMU_SMR47</a></td><td class="hex">0x00000008BC</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Matches a transaction with a particular Stream mapping register group.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr0.html")>SMMU_S2CR0</a></td><td class="hex">0x0000000C00</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr1.html")>SMMU_S2CR1</a></td><td class="hex">0x0000000C04</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr2.html")>SMMU_S2CR2</a></td><td class="hex">0x0000000C08</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr3.html")>SMMU_S2CR3</a></td><td class="hex">0x0000000C0C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr4.html")>SMMU_S2CR4</a></td><td class="hex">0x0000000C10</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr5.html")>SMMU_S2CR5</a></td><td class="hex">0x0000000C14</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr6.html")>SMMU_S2CR6</a></td><td class="hex">0x0000000C18</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr7.html")>SMMU_S2CR7</a></td><td class="hex">0x0000000C1C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr8.html")>SMMU_S2CR8</a></td><td class="hex">0x0000000C20</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr9.html")>SMMU_S2CR9</a></td><td class="hex">0x0000000C24</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr10.html")>SMMU_S2CR10</a></td><td class="hex">0x0000000C28</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr11.html")>SMMU_S2CR11</a></td><td class="hex">0x0000000C2C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr12.html")>SMMU_S2CR12</a></td><td class="hex">0x0000000C30</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr13.html")>SMMU_S2CR13</a></td><td class="hex">0x0000000C34</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr14.html")>SMMU_S2CR14</a></td><td class="hex">0x0000000C38</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr15.html")>SMMU_S2CR15</a></td><td class="hex">0x0000000C3C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr16.html")>SMMU_S2CR16</a></td><td class="hex">0x0000000C40</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr17.html")>SMMU_S2CR17</a></td><td class="hex">0x0000000C44</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr18.html")>SMMU_S2CR18</a></td><td class="hex">0x0000000C48</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr19.html")>SMMU_S2CR19</a></td><td class="hex">0x0000000C4C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr20.html")>SMMU_S2CR20</a></td><td class="hex">0x0000000C50</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr21.html")>SMMU_S2CR21</a></td><td class="hex">0x0000000C54</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr22.html")>SMMU_S2CR22</a></td><td class="hex">0x0000000C58</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr23.html")>SMMU_S2CR23</a></td><td class="hex">0x0000000C5C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr24.html")>SMMU_S2CR24</a></td><td class="hex">0x0000000C60</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr25.html")>SMMU_S2CR25</a></td><td class="hex">0x0000000C64</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr26.html")>SMMU_S2CR26</a></td><td class="hex">0x0000000C68</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr27.html")>SMMU_S2CR27</a></td><td class="hex">0x0000000C6C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr28.html")>SMMU_S2CR28</a></td><td class="hex">0x0000000C70</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr29.html")>SMMU_S2CR29</a></td><td class="hex">0x0000000C74</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr30.html")>SMMU_S2CR30</a></td><td class="hex">0x0000000C78</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr31.html")>SMMU_S2CR31</a></td><td class="hex">0x0000000C7C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr32.html")>SMMU_S2CR32</a></td><td class="hex">0x0000000C80</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr33.html")>SMMU_S2CR33</a></td><td class="hex">0x0000000C84</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr34.html")>SMMU_S2CR34</a></td><td class="hex">0x0000000C88</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr35.html")>SMMU_S2CR35</a></td><td class="hex">0x0000000C8C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr36.html")>SMMU_S2CR36</a></td><td class="hex">0x0000000C90</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr37.html")>SMMU_S2CR37</a></td><td class="hex">0x0000000C94</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr38.html")>SMMU_S2CR38</a></td><td class="hex">0x0000000C98</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr39.html")>SMMU_S2CR39</a></td><td class="hex">0x0000000C9C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr40.html")>SMMU_S2CR40</a></td><td class="hex">0x0000000CA0</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr41.html")>SMMU_S2CR41</a></td><td class="hex">0x0000000CA4</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr42.html")>SMMU_S2CR42</a></td><td class="hex">0x0000000CA8</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr43.html")>SMMU_S2CR43</a></td><td class="hex">0x0000000CAC</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr44.html")>SMMU_S2CR44</a></td><td class="hex">0x0000000CB0</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr45.html")>SMMU_S2CR45</a></td><td class="hex">0x0000000CB4</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr46.html")>SMMU_S2CR46</a></td><td class="hex">0x0000000CB8</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_s2cr47.html")>SMMU_S2CR47</a></td><td class="hex">0x0000000CBC</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00020000</td><td>Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_pidr4.html")>SMMU_PIDR4</a></td><td class="hex">0x0000000FD0</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000004</td><td>Peripheral Identificaation register 4</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_pidr5.html")>SMMU_PIDR5</a></td><td class="hex">0x0000000FD4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Peripheral Identificaation register 5</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_pidr6.html")>SMMU_PIDR6</a></td><td class="hex">0x0000000FD8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Peripheral Identificaation register 6</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_pidr7.html")>SMMU_PIDR7</a></td><td class="hex">0x0000000FDC</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Peripheral Identificaation register 7</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_pidr0.html")>SMMU_PIDR0</a></td><td class="hex">0x0000000FE0</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000081</td><td>Peripheral Identificaation register 0</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_pidr1.html")>SMMU_PIDR1</a></td><td class="hex">0x0000000FE4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x000000B4</td><td>Peripheral Identificaation register 1</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_pidr2.html")>SMMU_PIDR2</a></td><td class="hex">0x0000000FE8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0000001B</td><td>Peripheral Identificaation register 2</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_pidr3.html")>SMMU_PIDR3</a></td><td class="hex">0x0000000FEC</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Peripheral Identificaation register 3</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cidr0.html")>SMMU_CIDR0</a></td><td class="hex">0x0000000FF0</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0000000D</td><td>Component Identification register 0</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cidr1.html")>SMMU_CIDR1</a></td><td class="hex">0x0000000FF4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x000000F0</td><td>Component Identification register 1</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cidr2.html")>SMMU_CIDR2</a></td><td class="hex">0x0000000FF8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000005</td><td>Component Identification register 2</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cidr3.html")>SMMU_CIDR3</a></td><td class="hex">0x0000000FFC</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x000000B1</td><td>Component Identification register 3</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbar0.html")>SMMU_CBAR0</a></td><td class="hex">0x0000001000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00020000</td><td>Specifies configuration attributes for translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbar1.html")>SMMU_CBAR1</a></td><td class="hex">0x0000001004</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00020000</td><td>Specifies configuration attributes for translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbar2.html")>SMMU_CBAR2</a></td><td class="hex">0x0000001008</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00020000</td><td>Specifies configuration attributes for translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbar3.html")>SMMU_CBAR3</a></td><td class="hex">0x000000100C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00020000</td><td>Specifies configuration attributes for translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbar4.html")>SMMU_CBAR4</a></td><td class="hex">0x0000001010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00020000</td><td>Specifies configuration attributes for translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbar5.html")>SMMU_CBAR5</a></td><td class="hex">0x0000001014</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00020000</td><td>Specifies configuration attributes for translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbar6.html")>SMMU_CBAR6</a></td><td class="hex">0x0000001018</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00020000</td><td>Specifies configuration attributes for translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbar7.html")>SMMU_CBAR7</a></td><td class="hex">0x000000101C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00020000</td><td>Specifies configuration attributes for translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbar8.html")>SMMU_CBAR8</a></td><td class="hex">0x0000001020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00020000</td><td>Specifies configuration attributes for translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbar9.html")>SMMU_CBAR9</a></td><td class="hex">0x0000001024</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00020000</td><td>Specifies configuration attributes for translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbar10.html")>SMMU_CBAR10</a></td><td class="hex">0x0000001028</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00020000</td><td>Specifies configuration attributes for translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbar11.html")>SMMU_CBAR11</a></td><td class="hex">0x000000102C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00020000</td><td>Specifies configuration attributes for translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbar12.html")>SMMU_CBAR12</a></td><td class="hex">0x0000001030</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00020000</td><td>Specifies configuration attributes for translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbar13.html")>SMMU_CBAR13</a></td><td class="hex">0x0000001034</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00020000</td><td>Specifies configuration attributes for translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbar14.html")>SMMU_CBAR14</a></td><td class="hex">0x0000001038</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00020000</td><td>Specifies configuration attributes for translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbar15.html")>SMMU_CBAR15</a></td><td class="hex">0x000000103C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00020000</td><td>Specifies configuration attributes for translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbfrsynra0.html")>SMMU_CBFRSYNRA0</a></td><td class="hex">0x0000001400</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Gives fault syndrome information about the access that caused an exception in the associated translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbfrsynra1.html")>SMMU_CBFRSYNRA1</a></td><td class="hex">0x0000001404</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Gives fault syndrome information about the access that caused an exception in the associated translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbfrsynra2.html")>SMMU_CBFRSYNRA2</a></td><td class="hex">0x0000001408</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Gives fault syndrome information about the access that caused an exception in the associated translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbfrsynra3.html")>SMMU_CBFRSYNRA3</a></td><td class="hex">0x000000140C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Gives fault syndrome information about the access that caused an exception in the associated translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbfrsynra4.html")>SMMU_CBFRSYNRA4</a></td><td class="hex">0x0000001410</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Gives fault syndrome information about the access that caused an exception in the associated translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbfrsynra5.html")>SMMU_CBFRSYNRA5</a></td><td class="hex">0x0000001414</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Gives fault syndrome information about the access that caused an exception in the associated translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbfrsynra6.html")>SMMU_CBFRSYNRA6</a></td><td class="hex">0x0000001418</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Gives fault syndrome information about the access that caused an exception in the associated translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbfrsynra7.html")>SMMU_CBFRSYNRA7</a></td><td class="hex">0x000000141C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Gives fault syndrome information about the access that caused an exception in the associated translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbfrsynra8.html")>SMMU_CBFRSYNRA8</a></td><td class="hex">0x0000001420</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Gives fault syndrome information about the access that caused an exception in the associated translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbfrsynra9.html")>SMMU_CBFRSYNRA9</a></td><td class="hex">0x0000001424</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Gives fault syndrome information about the access that caused an exception in the associated translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbfrsynra10.html")>SMMU_CBFRSYNRA10</a></td><td class="hex">0x0000001428</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Gives fault syndrome information about the access that caused an exception in the associated translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbfrsynra11.html")>SMMU_CBFRSYNRA11</a></td><td class="hex">0x000000142C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Gives fault syndrome information about the access that caused an exception in the associated translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbfrsynra12.html")>SMMU_CBFRSYNRA12</a></td><td class="hex">0x0000001430</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Gives fault syndrome information about the access that caused an exception in the associated translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbfrsynra13.html")>SMMU_CBFRSYNRA13</a></td><td class="hex">0x0000001434</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Gives fault syndrome information about the access that caused an exception in the associated translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbfrsynra14.html")>SMMU_CBFRSYNRA14</a></td><td class="hex">0x0000001438</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Gives fault syndrome information about the access that caused an exception in the associated translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cbfrsynra15.html")>SMMU_CBFRSYNRA15</a></td><td class="hex">0x000000143C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Gives fault syndrome information about the access that caused an exception in the associated translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cba2r0.html")>SMMU_CBA2R0</a></td><td class="hex">0x0000001800</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cba2r1.html")>SMMU_CBA2R1</a></td><td class="hex">0x0000001804</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cba2r2.html")>SMMU_CBA2R2</a></td><td class="hex">0x0000001808</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cba2r3.html")>SMMU_CBA2R3</a></td><td class="hex">0x000000180C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cba2r4.html")>SMMU_CBA2R4</a></td><td class="hex">0x0000001810</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cba2r5.html")>SMMU_CBA2R5</a></td><td class="hex">0x0000001814</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cba2r6.html")>SMMU_CBA2R6</a></td><td class="hex">0x0000001818</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cba2r7.html")>SMMU_CBA2R7</a></td><td class="hex">0x000000181C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cba2r8.html")>SMMU_CBA2R8</a></td><td class="hex">0x0000001820</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cba2r9.html")>SMMU_CBA2R9</a></td><td class="hex">0x0000001824</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cba2r10.html")>SMMU_CBA2R10</a></td><td class="hex">0x0000001828</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cba2r11.html")>SMMU_CBA2R11</a></td><td class="hex">0x000000182C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cba2r12.html")>SMMU_CBA2R12</a></td><td class="hex">0x0000001830</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cba2r13.html")>SMMU_CBA2R13</a></td><td class="hex">0x0000001834</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cba2r14.html")>SMMU_CBA2R14</a></td><td class="hex">0x0000001838</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cba2r15.html")>SMMU_CBA2R15</a></td><td class="hex">0x000000183C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_itctrl.html")>SMMU_ITCTRL</a></td><td class="hex">0x0000002000</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>This register enables the component to switch from functional mode to integration mode. You can directly control the inputs and outputs in integration mode.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_itip.html")>SMMU_ITIP</a></td><td class="hex">0x0000002004</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Enables the MMU-500 to read the status of the spniden signal.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_itop_glbl.html")>SMMU_ITOP_GLBL</a></td><td class="hex">0x0000002008</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>For integration test purposes, allows to enable or disable secure and nonsecure interrupts and write or read most significant bits of TCU MTLB and IPA RAMS.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_itop_perf_index.html")>SMMU_ITOP_PERF_INDEX</a></td><td class="hex">0x000000200C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Enables TBU performance interrupts.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_itop_cxt0to31_ram0.html")>SMMU_ITOP_CXT0TO31_RAM0</a></td><td class="hex">0x0000002010</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Enable the context performance interrupts.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_tbuqos0.html")>SMMU_TBUQOS0</a></td><td class="hex">0x0000002100</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Specify the QoS for TBUs,when the TBUn is in the range of 0-7.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_per.html")>SMMU_PER</a></td><td class="hex">0x0000002200</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Checks for parity errors in TCU and TBU RAMs.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_tbu_pwr_status.html")>SMMU_TBU_PWR_STATUS</a></td><td class="hex">0x0000002204</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Provides the power status of TBUs.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr0.html")>PMEVCNTR0</a></td><td class="hex">0x0000003000</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr1.html")>PMEVCNTR1</a></td><td class="hex">0x0000003004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr2.html")>PMEVCNTR2</a></td><td class="hex">0x0000003008</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr3.html")>PMEVCNTR3</a></td><td class="hex">0x000000300C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr4.html")>PMEVCNTR4</a></td><td class="hex">0x0000003010</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr5.html")>PMEVCNTR5</a></td><td class="hex">0x0000003014</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr6.html")>PMEVCNTR6</a></td><td class="hex">0x0000003018</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr7.html")>PMEVCNTR7</a></td><td class="hex">0x000000301C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr8.html")>PMEVCNTR8</a></td><td class="hex">0x0000003020</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr9.html")>PMEVCNTR9</a></td><td class="hex">0x0000003024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr10.html")>PMEVCNTR10</a></td><td class="hex">0x0000003028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr11.html")>PMEVCNTR11</a></td><td class="hex">0x000000302C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr12.html")>PMEVCNTR12</a></td><td class="hex">0x0000003030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr13.html")>PMEVCNTR13</a></td><td class="hex">0x0000003034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr14.html")>PMEVCNTR14</a></td><td class="hex">0x0000003038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr15.html")>PMEVCNTR15</a></td><td class="hex">0x000000303C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr16.html")>PMEVCNTR16</a></td><td class="hex">0x0000003040</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr17.html")>PMEVCNTR17</a></td><td class="hex">0x0000003044</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr18.html")>PMEVCNTR18</a></td><td class="hex">0x0000003048</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr19.html")>PMEVCNTR19</a></td><td class="hex">0x000000304C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr20.html")>PMEVCNTR20</a></td><td class="hex">0x0000003050</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr21.html")>PMEVCNTR21</a></td><td class="hex">0x0000003054</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr22.html")>PMEVCNTR22</a></td><td class="hex">0x0000003058</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevcntr23.html")>PMEVCNTR23</a></td><td class="hex">0x000000305C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper0.html")>PMEVTYPER0</a></td><td class="hex">0x0000003400</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper1.html")>PMEVTYPER1</a></td><td class="hex">0x0000003404</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper2.html")>PMEVTYPER2</a></td><td class="hex">0x0000003408</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper3.html")>PMEVTYPER3</a></td><td class="hex">0x000000340C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper4.html")>PMEVTYPER4</a></td><td class="hex">0x0000003410</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper5.html")>PMEVTYPER5</a></td><td class="hex">0x0000003414</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper6.html")>PMEVTYPER6</a></td><td class="hex">0x0000003418</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper7.html")>PMEVTYPER7</a></td><td class="hex">0x000000341C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper8.html")>PMEVTYPER8</a></td><td class="hex">0x0000003420</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper9.html")>PMEVTYPER9</a></td><td class="hex">0x0000003424</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper10.html")>PMEVTYPER10</a></td><td class="hex">0x0000003428</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper11.html")>PMEVTYPER11</a></td><td class="hex">0x000000342C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper12.html")>PMEVTYPER12</a></td><td class="hex">0x0000003430</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper13.html")>PMEVTYPER13</a></td><td class="hex">0x0000003434</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper14.html")>PMEVTYPER14</a></td><td class="hex">0x0000003438</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper15.html")>PMEVTYPER15</a></td><td class="hex">0x000000343C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper16.html")>PMEVTYPER16</a></td><td class="hex">0x0000003440</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper17.html")>PMEVTYPER17</a></td><td class="hex">0x0000003444</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper18.html")>PMEVTYPER18</a></td><td class="hex">0x0000003448</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper19.html")>PMEVTYPER19</a></td><td class="hex">0x000000344C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper20.html")>PMEVTYPER20</a></td><td class="hex">0x0000003450</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper21.html")>PMEVTYPER21</a></td><td class="hex">0x0000003454</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper22.html")>PMEVTYPER22</a></td><td class="hex">0x0000003458</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmevtyper23.html")>PMEVTYPER23</a></td><td class="hex">0x000000345C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmcgcr0.html")>PMCGCR0</a></td><td class="hex">0x0000003800</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x04000000</td><td>Controls Counter group behavior.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmcgcr1.html")>PMCGCR1</a></td><td class="hex">0x0000003804</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x04010000</td><td>Controls Counter group behavior.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmcgcr2.html")>PMCGCR2</a></td><td class="hex">0x0000003808</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x04020000</td><td>Controls Counter group behavior.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmcgcr3.html")>PMCGCR3</a></td><td class="hex">0x000000380C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x04030000</td><td>Controls Counter group behavior.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmcgcr4.html")>PMCGCR4</a></td><td class="hex">0x0000003810</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x04040000</td><td>Controls Counter group behavior.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmcgcr5.html")>PMCGCR5</a></td><td class="hex">0x0000003814</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x04050000</td><td>Controls Counter group behavior.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmcgsmr0.html")>PMCGSMR0</a></td><td class="hex">0x0000003A00</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Specifies StreamID filtering of the events counted in a Counter group</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmcgsmr1.html")>PMCGSMR1</a></td><td class="hex">0x0000003A04</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Specifies StreamID filtering of the events counted in a Counter group</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmcgsmr2.html")>PMCGSMR2</a></td><td class="hex">0x0000003A08</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Specifies StreamID filtering of the events counted in a Counter group</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmcgsmr3.html")>PMCGSMR3</a></td><td class="hex">0x0000003A0C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Specifies StreamID filtering of the events counted in a Counter group</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmcgsmr4.html")>PMCGSMR4</a></td><td class="hex">0x0000003A10</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Specifies StreamID filtering of the events counted in a Counter group</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmcgsmr5.html")>PMCGSMR5</a></td><td class="hex">0x0000003A14</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Specifies StreamID filtering of the events counted in a Counter group</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmcntenset.html")>PMCNTENSET</a></td><td class="hex">0x0000003C00</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Performance Monitor Counter Enable Set registers are used to enable the event counters PMEVCNTRxx.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmcntenclr.html")>PMCNTENCLR</a></td><td class="hex">0x0000003C20</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Performance Monitor Counter Enable Clear registers are used to disable the event counters PMEVCNTRxx.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmintenset.html")>PMINTENSET</a></td><td class="hex">0x0000003C40</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Performance Monitor Interrupt Enable Set registers are used enable the generation of interrupts on overflows of the event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmintenclr.html")>PMINTENCLR</a></td><td class="hex">0x0000003C60</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Performance Monitor Interrupt Enable Clear registers are used disable the generation of interrupts on overflows of the event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmovsclr.html")>PMOVSCLR</a></td><td class="hex">0x0000003C80</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Performance Monitor Overflow Status Clear registers are used to clear the overflow status of the event registers.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmovsset.html")>PMOVSSET</a></td><td class="hex">0x0000003CC0</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Performance Monitor Overflow Status Set registers contain overflow status for the event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmcfgr.html")>PMCFGR</a></td><td class="hex">0x0000003E00</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x05011F17</td><td>Performance Monitor Configuration register containss PMU specific configuration data.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmcr.html")>PMCR</a></td><td class="hex">0x0000003E04</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Performance Monitor Configuration register controls the behaviour of the event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmceid0.html")>PMCEID0</a></td><td class="hex">0x0000003E20</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00030303</td><td>Performance Monitor Common Event Identification register 0 describes the event classes supported by the SMMU implementation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmauthstatus.html")>PMAUTHSTATUS</a></td><td class="hex">0x0000003FB8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000080</td><td>Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___pmdevtype.html")>PMDEVTYPE</a></td><td class="hex">0x0000003FCC</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000056</td><td>Performance Monitor Device Type register provides the Coresight device type information for the PerformanceMonitors.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_sctlr.html")>SMMU_CB0_SCTLR</a></td><td class="hex">0x0000010000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000100</td><td>The System Control register provides the top level control of the translation system for the related Context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_actlr.html")>SMMU_CB0_ACTLR</a></td><td class="hex">0x0000010004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000003</td><td>The Auxillary Control register provides implementation specific configuration and control options.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_resume.html")>SMMU_CB0_RESUME</a></td><td class="hex">0x0000010008</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_tcr2.html")>SMMU_CB0_TCR2</a></td><td class="hex">0x0000010010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000060</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_ttbr0_low.html")>SMMU_CB0_TTBR0_low</a></td><td class="hex">0x0000010020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_ttbr0_high.html")>SMMU_CB0_TTBR0_high</a></td><td class="hex">0x0000010024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_ttbr1_low.html")>SMMU_CB0_TTBR1_low</a></td><td class="hex">0x0000010028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_ttbr1_high.html")>SMMU_CB0_TTBR1_high</a></td><td class="hex">0x000001002C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_tcr_lpae.html")>SMMU_CB0_TCR_lpae</a></td><td class="hex">0x0000010030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_contextidr.html")>SMMU_CB0_CONTEXTIDR</a></td><td class="hex">0x0000010034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Identifies the current process identifier and the current address space identifier</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_prrr_mair0.html")>SMMU_CB0_PRRR_MAIR0</a></td><td class="hex">0x0000010038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_nmrr_mair1.html")>SMMU_CB0_NMRR_MAIR1</a></td><td class="hex">0x000001003C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_fsr.html")>SMMU_CB0_FSR</a></td><td class="hex">0x0000010058</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides memory system fault status information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_fsrrestore.html")>SMMU_CB0_FSRRESTORE</a></td><td class="hex">0x000001005C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Restores the state of SMMU_CBn_FSR, after a reset, for example.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_far_low.html")>SMMU_CB0_FAR_low</a></td><td class="hex">0x0000010060</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_far_high.html")>SMMU_CB0_FAR_high</a></td><td class="hex">0x0000010064</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_fsynr0.html")>SMMU_CB0_FSYNR0</a></td><td class="hex">0x0000010068</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Holds fault syndrome information about the memory access that caused a synchronous abort exception</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_ipafar_low.html")>SMMU_CB0_IPAFAR_low</a></td><td class="hex">0x0000010070</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Lower bits [31:0] Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_ipafar_high.html")>SMMU_CB0_IPAFAR_high</a></td><td class="hex">0x0000010074</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Upper bits [63:32] Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_tlbiva_low.html")>SMMU_CB0_TLBIVA_low</a></td><td class="hex">0x0000010600</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_tlbiva_high.html")>SMMU_CB0_TLBIVA_high</a></td><td class="hex">0x0000010604</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_tlbivaa_low.html")>SMMU_CB0_TLBIVAA_low</a></td><td class="hex">0x0000010608</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_tlbivaa_high.html")>SMMU_CB0_TLBIVAA_high</a></td><td class="hex">0x000001060C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_tlbiasid.html")>SMMU_CB0_TLBIASID</a></td><td class="hex">0x0000010610</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the ASID provided as an argument</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_tlbiall.html")>SMMU_CB0_TLBIALL</a></td><td class="hex">0x0000010618</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_tlbival_low.html")>SMMU_CB0_TLBIVAL_low</a></td><td class="hex">0x0000010620</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_tlbival_high.html")>SMMU_CB0_TLBIVAL_high</a></td><td class="hex">0x0000010624</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_tlbivaal_low.html")>SMMU_CB0_TLBIVAAL_low</a></td><td class="hex">0x0000010628</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_tlbivaal_high.html")>SMMU_CB0_TLBIVAAL_high</a></td><td class="hex">0x000001062C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_tlbiipas2_low.html")>SMMU_CB0_TLBIIPAS2_low</a></td><td class="hex">0x0000010630</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_tlbiipas2_high.html")>SMMU_CB0_TLBIIPAS2_high</a></td><td class="hex">0x0000010634</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_tlbiipas2l_low.html")>SMMU_CB0_TLBIIPAS2L_low</a></td><td class="hex">0x0000010638</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_tlbiipas2l_high.html")>SMMU_CB0_TLBIIPAS2L_high</a></td><td class="hex">0x000001063C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_tlbsync.html")>SMMU_CB0_TLBSYNC</a></td><td class="hex">0x00000107F0</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_tlbstatus.html")>SMMU_CB0_TLBSTATUS</a></td><td class="hex">0x00000107F4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_pmevcntr0.html")>SMMU_CB0_PMEVCNTR0</a></td><td class="hex">0x0000010E00</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_pmevcntr1.html")>SMMU_CB0_PMEVCNTR1</a></td><td class="hex">0x0000010E04</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_pmevcntr2.html")>SMMU_CB0_PMEVCNTR2</a></td><td class="hex">0x0000010E08</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_pmevcntr3.html")>SMMU_CB0_PMEVCNTR3</a></td><td class="hex">0x0000010E0C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_pmevtyper0.html")>SMMU_CB0_PMEVTYPER0</a></td><td class="hex">0x0000010E80</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_pmevtyper1.html")>SMMU_CB0_PMEVTYPER1</a></td><td class="hex">0x0000010E84</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_pmevtyper2.html")>SMMU_CB0_PMEVTYPER2</a></td><td class="hex">0x0000010E88</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_pmevtyper3.html")>SMMU_CB0_PMEVTYPER3</a></td><td class="hex">0x0000010E8C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_pmcfgr.html")>SMMU_CB0_PMCFGR</a></td><td class="hex">0x0000010F00</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00011F03</td><td>Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_pmcr.html")>SMMU_CB0_PMCR</a></td><td class="hex">0x0000010F04</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_pmceid.html")>SMMU_CB0_PMCEID</a></td><td class="hex">0x0000010F20</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00030303</td><td>Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_pmcntense.html")>SMMU_CB0_PMCNTENSE</a></td><td class="hex">0x0000010F40</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_pmcntenclr.html")>SMMU_CB0_PMCNTENCLR</a></td><td class="hex">0x0000010F44</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_pmcntenset.html")>SMMU_CB0_PMCNTENSET</a></td><td class="hex">0x0000010F48</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_pmintenclr.html")>SMMU_CB0_PMINTENCLR</a></td><td class="hex">0x0000010F4C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_pmovsclr.html")>SMMU_CB0_PMOVSCLR</a></td><td class="hex">0x0000010F50</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_pmovsset.html")>SMMU_CB0_PMOVSSET</a></td><td class="hex">0x0000010F58</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb0_pmauthstatus.html")>smmu_cb0_pmauthstatus</a></td><td class="hex">0x0000010FB8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000080</td><td>Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_sctlr.html")>SMMU_CB1_SCTLR</a></td><td class="hex">0x0000011000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000100</td><td>The System Control register provides the top level control of the translation system for the related Context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_actlr.html")>SMMU_CB1_ACTLR</a></td><td class="hex">0x0000011004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000003</td><td>The Auxillary Control register provides implementation specific configuration and control options.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_resume.html")>SMMU_CB1_RESUME</a></td><td class="hex">0x0000011008</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_tcr2.html")>SMMU_CB1_TCR2</a></td><td class="hex">0x0000011010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000060</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_ttbr0_low.html")>SMMU_CB1_TTBR0_low</a></td><td class="hex">0x0000011020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_ttbr0_high.html")>SMMU_CB1_TTBR0_high</a></td><td class="hex">0x0000011024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_ttbr1_low.html")>SMMU_CB1_TTBR1_low</a></td><td class="hex">0x0000011028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_ttbr1_high.html")>SMMU_CB1_TTBR1_high</a></td><td class="hex">0x000001102C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_tcr_lpae.html")>SMMU_CB1_TCR_lpae</a></td><td class="hex">0x0000011030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_contextidr.html")>SMMU_CB1_CONTEXTIDR</a></td><td class="hex">0x0000011034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Identifies the current process identifier and the current address space identifier</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_prrr_mair0.html")>SMMU_CB1_PRRR_MAIR0</a></td><td class="hex">0x0000011038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_nmrr_mair1.html")>SMMU_CB1_NMRR_MAIR1</a></td><td class="hex">0x000001103C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_fsr.html")>SMMU_CB1_FSR</a></td><td class="hex">0x0000011058</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides memory system fault status information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_fsrrestore.html")>SMMU_CB1_FSRRESTORE</a></td><td class="hex">0x000001105C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Restores the state of SMMU_CBn_FSR, after a reset, for example.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_far_low.html")>SMMU_CB1_FAR_low</a></td><td class="hex">0x0000011060</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_far_high.html")>SMMU_CB1_FAR_high</a></td><td class="hex">0x0000011064</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_fsynr0.html")>SMMU_CB1_FSYNR0</a></td><td class="hex">0x0000011068</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Holds fault syndrome information about the memory access that caused a synchronous abort exception</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_ipafar_low.html")>SMMU_CB1_IPAFAR_low</a></td><td class="hex">0x0000011070</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Lower bits [31:0] Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_ipafar_high.html")>SMMU_CB1_IPAFAR_high</a></td><td class="hex">0x0000011074</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Upper bits [63:32] Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_tlbiva_low.html")>SMMU_CB1_TLBIVA_low</a></td><td class="hex">0x0000011600</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_tlbiva_high.html")>SMMU_CB1_TLBIVA_high</a></td><td class="hex">0x0000011604</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_tlbivaa_low.html")>SMMU_CB1_TLBIVAA_low</a></td><td class="hex">0x0000011608</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_tlbivaa_high.html")>SMMU_CB1_TLBIVAA_high</a></td><td class="hex">0x000001160C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_tlbiasid.html")>SMMU_CB1_TLBIASID</a></td><td class="hex">0x0000011610</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the ASID provided as an argument</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_tlbiall.html")>SMMU_CB1_TLBIALL</a></td><td class="hex">0x0000011618</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_tlbival_low.html")>SMMU_CB1_TLBIVAL_low</a></td><td class="hex">0x0000011620</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_tlbival_high.html")>SMMU_CB1_TLBIVAL_high</a></td><td class="hex">0x0000011624</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_tlbivaal_low.html")>SMMU_CB1_TLBIVAAL_low</a></td><td class="hex">0x0000011628</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_tlbivaal_high.html")>SMMU_CB1_TLBIVAAL_high</a></td><td class="hex">0x000001162C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_tlbiipas2_low.html")>SMMU_CB1_TLBIIPAS2_low</a></td><td class="hex">0x0000011630</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_tlbiipas2_high.html")>SMMU_CB1_TLBIIPAS2_high</a></td><td class="hex">0x0000011634</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_tlbiipas2l_low.html")>SMMU_CB1_TLBIIPAS2L_low</a></td><td class="hex">0x0000011638</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_tlbiipas2l_high.html")>SMMU_CB1_TLBIIPAS2L_high</a></td><td class="hex">0x000001163C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_tlbsync.html")>SMMU_CB1_TLBSYNC</a></td><td class="hex">0x00000117F0</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_tlbstatus.html")>SMMU_CB1_TLBSTATUS</a></td><td class="hex">0x00000117F4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_pmevcntr0.html")>SMMU_CB1_PMEVCNTR0</a></td><td class="hex">0x0000011E00</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_pmevcntr1.html")>SMMU_CB1_PMEVCNTR1</a></td><td class="hex">0x0000011E04</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_pmevcntr2.html")>SMMU_CB1_PMEVCNTR2</a></td><td class="hex">0x0000011E08</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_pmevcntr3.html")>SMMU_CB1_PMEVCNTR3</a></td><td class="hex">0x0000011E0C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_pmevtyper0.html")>SMMU_CB1_PMEVTYPER0</a></td><td class="hex">0x0000011E80</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_pmevtyper1.html")>SMMU_CB1_PMEVTYPER1</a></td><td class="hex">0x0000011E84</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_pmevtyper2.html")>SMMU_CB1_PMEVTYPER2</a></td><td class="hex">0x0000011E88</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_pmevtyper3.html")>SMMU_CB1_PMEVTYPER3</a></td><td class="hex">0x0000011E8C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_pmcfgr.html")>SMMU_CB1_PMCFGR</a></td><td class="hex">0x0000011F00</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00011F03</td><td>Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_pmcr.html")>SMMU_CB1_PMCR</a></td><td class="hex">0x0000011F04</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_pmceid.html")>SMMU_CB1_PMCEID</a></td><td class="hex">0x0000011F20</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00030303</td><td>Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_pmcntense.html")>SMMU_CB1_PMCNTENSE</a></td><td class="hex">0x0000011F40</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_pmcntenclr.html")>SMMU_CB1_PMCNTENCLR</a></td><td class="hex">0x0000011F44</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_pmcntenset.html")>SMMU_CB1_PMCNTENSET</a></td><td class="hex">0x0000011F48</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_pmintenclr.html")>SMMU_CB1_PMINTENCLR</a></td><td class="hex">0x0000011F4C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_pmovsclr.html")>SMMU_CB1_PMOVSCLR</a></td><td class="hex">0x0000011F50</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_pmovsset.html")>SMMU_CB1_PMOVSSET</a></td><td class="hex">0x0000011F58</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb1_pmauthstatus.html")>smmu_cb1_pmauthstatus</a></td><td class="hex">0x0000011FB8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000080</td><td>Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_sctlr.html")>SMMU_CB2_SCTLR</a></td><td class="hex">0x0000012000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000100</td><td>The System Control register provides the top level control of the translation system for the related Context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_actlr.html")>SMMU_CB2_ACTLR</a></td><td class="hex">0x0000012004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000003</td><td>The Auxillary Control register provides implementation specific configuration and control options.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_resume.html")>SMMU_CB2_RESUME</a></td><td class="hex">0x0000012008</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_tcr2.html")>SMMU_CB2_TCR2</a></td><td class="hex">0x0000012010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000060</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_ttbr0_low.html")>SMMU_CB2_TTBR0_low</a></td><td class="hex">0x0000012020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_ttbr0_high.html")>SMMU_CB2_TTBR0_high</a></td><td class="hex">0x0000012024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_ttbr1_low.html")>SMMU_CB2_TTBR1_low</a></td><td class="hex">0x0000012028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_ttbr1_high.html")>SMMU_CB2_TTBR1_high</a></td><td class="hex">0x000001202C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_tcr_lpae.html")>SMMU_CB2_TCR_lpae</a></td><td class="hex">0x0000012030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_contextidr.html")>SMMU_CB2_CONTEXTIDR</a></td><td class="hex">0x0000012034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Identifies the current process identifier and the current address space identifier</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_prrr_mair0.html")>SMMU_CB2_PRRR_MAIR0</a></td><td class="hex">0x0000012038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_nmrr_mair1.html")>SMMU_CB2_NMRR_MAIR1</a></td><td class="hex">0x000001203C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_fsr.html")>SMMU_CB2_FSR</a></td><td class="hex">0x0000012058</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides memory system fault status information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_fsrrestore.html")>SMMU_CB2_FSRRESTORE</a></td><td class="hex">0x000001205C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Restores the state of SMMU_CBn_FSR, after a reset, for example.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_far_low.html")>SMMU_CB2_FAR_low</a></td><td class="hex">0x0000012060</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_far_high.html")>SMMU_CB2_FAR_high</a></td><td class="hex">0x0000012064</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_fsynr0.html")>SMMU_CB2_FSYNR0</a></td><td class="hex">0x0000012068</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Holds fault syndrome information about the memory access that caused a synchronous abort exception</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_ipafar_low.html")>SMMU_CB2_IPAFAR_low</a></td><td class="hex">0x0000012070</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Lower bits [31:0] Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_ipafar_high.html")>SMMU_CB2_IPAFAR_high</a></td><td class="hex">0x0000012074</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Upper bits [63:32] Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_tlbiva_low.html")>SMMU_CB2_TLBIVA_low</a></td><td class="hex">0x0000012600</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_tlbiva_high.html")>SMMU_CB2_TLBIVA_high</a></td><td class="hex">0x0000012604</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_tlbivaa_low.html")>SMMU_CB2_TLBIVAA_low</a></td><td class="hex">0x0000012608</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_tlbivaa_high.html")>SMMU_CB2_TLBIVAA_high</a></td><td class="hex">0x000001260C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_tlbiasid.html")>SMMU_CB2_TLBIASID</a></td><td class="hex">0x0000012610</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the ASID provided as an argument</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_tlbiall.html")>SMMU_CB2_TLBIALL</a></td><td class="hex">0x0000012618</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_tlbival_low.html")>SMMU_CB2_TLBIVAL_low</a></td><td class="hex">0x0000012620</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_tlbival_high.html")>SMMU_CB2_TLBIVAL_high</a></td><td class="hex">0x0000012624</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_tlbivaal_low.html")>SMMU_CB2_TLBIVAAL_low</a></td><td class="hex">0x0000012628</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_tlbivaal_high.html")>SMMU_CB2_TLBIVAAL_high</a></td><td class="hex">0x000001262C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_tlbiipas2_low.html")>SMMU_CB2_TLBIIPAS2_low</a></td><td class="hex">0x0000012630</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_tlbiipas2_high.html")>SMMU_CB2_TLBIIPAS2_high</a></td><td class="hex">0x0000012634</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_tlbiipas2l_low.html")>SMMU_CB2_TLBIIPAS2L_low</a></td><td class="hex">0x0000012638</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_tlbiipas2l_high.html")>SMMU_CB2_TLBIIPAS2L_high</a></td><td class="hex">0x000001263C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_tlbsync.html")>SMMU_CB2_TLBSYNC</a></td><td class="hex">0x00000127F0</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_tlbstatus.html")>SMMU_CB2_TLBSTATUS</a></td><td class="hex">0x00000127F4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_pmevcntr0.html")>SMMU_CB2_PMEVCNTR0</a></td><td class="hex">0x0000012E00</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_pmevcntr1.html")>SMMU_CB2_PMEVCNTR1</a></td><td class="hex">0x0000012E04</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_pmevcntr2.html")>SMMU_CB2_PMEVCNTR2</a></td><td class="hex">0x0000012E08</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_pmevcntr3.html")>SMMU_CB2_PMEVCNTR3</a></td><td class="hex">0x0000012E0C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_pmevtyper0.html")>SMMU_CB2_PMEVTYPER0</a></td><td class="hex">0x0000012E80</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_pmevtyper1.html")>SMMU_CB2_PMEVTYPER1</a></td><td class="hex">0x0000012E84</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_pmevtyper2.html")>SMMU_CB2_PMEVTYPER2</a></td><td class="hex">0x0000012E88</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_pmevtyper3.html")>SMMU_CB2_PMEVTYPER3</a></td><td class="hex">0x0000012E8C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_pmcfgr.html")>SMMU_CB2_PMCFGR</a></td><td class="hex">0x0000012F00</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00011F03</td><td>Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_pmcr.html")>SMMU_CB2_PMCR</a></td><td class="hex">0x0000012F04</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_pmceid.html")>SMMU_CB2_PMCEID</a></td><td class="hex">0x0000012F20</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00030303</td><td>Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_pmcntense.html")>SMMU_CB2_PMCNTENSE</a></td><td class="hex">0x0000012F40</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_pmcntenclr.html")>SMMU_CB2_PMCNTENCLR</a></td><td class="hex">0x0000012F44</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_pmcntenset.html")>SMMU_CB2_PMCNTENSET</a></td><td class="hex">0x0000012F48</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_pmintenclr.html")>SMMU_CB2_PMINTENCLR</a></td><td class="hex">0x0000012F4C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_pmovsclr.html")>SMMU_CB2_PMOVSCLR</a></td><td class="hex">0x0000012F50</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_pmovsset.html")>SMMU_CB2_PMOVSSET</a></td><td class="hex">0x0000012F58</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb2_pmauthstatus.html")>smmu_cb2_pmauthstatus</a></td><td class="hex">0x0000012FB8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000080</td><td>Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_sctlr.html")>SMMU_CB3_SCTLR</a></td><td class="hex">0x0000013000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000100</td><td>The System Control register provides the top level control of the translation system for the related Context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_actlr.html")>SMMU_CB3_ACTLR</a></td><td class="hex">0x0000013004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000003</td><td>The Auxillary Control register provides implementation specific configuration and control options.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_resume.html")>SMMU_CB3_RESUME</a></td><td class="hex">0x0000013008</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_tcr2.html")>SMMU_CB3_TCR2</a></td><td class="hex">0x0000013010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000060</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_ttbr0_low.html")>SMMU_CB3_TTBR0_low</a></td><td class="hex">0x0000013020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_ttbr0_high.html")>SMMU_CB3_TTBR0_high</a></td><td class="hex">0x0000013024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_ttbr1_low.html")>SMMU_CB3_TTBR1_low</a></td><td class="hex">0x0000013028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_ttbr1_high.html")>SMMU_CB3_TTBR1_high</a></td><td class="hex">0x000001302C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_tcr_lpae.html")>SMMU_CB3_TCR_lpae</a></td><td class="hex">0x0000013030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_contextidr.html")>SMMU_CB3_CONTEXTIDR</a></td><td class="hex">0x0000013034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Identifies the current process identifier and the current address space identifier</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_prrr_mair0.html")>SMMU_CB3_PRRR_MAIR0</a></td><td class="hex">0x0000013038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_nmrr_mair1.html")>SMMU_CB3_NMRR_MAIR1</a></td><td class="hex">0x000001303C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_fsr.html")>SMMU_CB3_FSR</a></td><td class="hex">0x0000013058</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides memory system fault status information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_fsrrestore.html")>SMMU_CB3_FSRRESTORE</a></td><td class="hex">0x000001305C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Restores the state of SMMU_CBn_FSR, after a reset, for example.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_far_low.html")>SMMU_CB3_FAR_low</a></td><td class="hex">0x0000013060</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_far_high.html")>SMMU_CB3_FAR_high</a></td><td class="hex">0x0000013064</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_fsynr0.html")>SMMU_CB3_FSYNR0</a></td><td class="hex">0x0000013068</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Holds fault syndrome information about the memory access that caused a synchronous abort exception</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_ipafar_low.html")>SMMU_CB3_IPAFAR_low</a></td><td class="hex">0x0000013070</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Lower bits [31:0] Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_ipafar_high.html")>SMMU_CB3_IPAFAR_high</a></td><td class="hex">0x0000013074</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Upper bits [63:32] Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_tlbiva_low.html")>SMMU_CB3_TLBIVA_low</a></td><td class="hex">0x0000013600</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_tlbiva_high.html")>SMMU_CB3_TLBIVA_high</a></td><td class="hex">0x0000013604</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_tlbivaa_low.html")>SMMU_CB3_TLBIVAA_low</a></td><td class="hex">0x0000013608</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_tlbivaa_high.html")>SMMU_CB3_TLBIVAA_high</a></td><td class="hex">0x000001360C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_tlbiasid.html")>SMMU_CB3_TLBIASID</a></td><td class="hex">0x0000013610</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the ASID provided as an argument</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_tlbiall.html")>SMMU_CB3_TLBIALL</a></td><td class="hex">0x0000013618</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_tlbival_low.html")>SMMU_CB3_TLBIVAL_low</a></td><td class="hex">0x0000013620</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_tlbival_high.html")>SMMU_CB3_TLBIVAL_high</a></td><td class="hex">0x0000013624</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_tlbivaal_low.html")>SMMU_CB3_TLBIVAAL_low</a></td><td class="hex">0x0000013628</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_tlbivaal_high.html")>SMMU_CB3_TLBIVAAL_high</a></td><td class="hex">0x000001362C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_tlbiipas2_low.html")>SMMU_CB3_TLBIIPAS2_low</a></td><td class="hex">0x0000013630</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_tlbiipas2_high.html")>SMMU_CB3_TLBIIPAS2_high</a></td><td class="hex">0x0000013634</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_tlbiipas2l_low.html")>SMMU_CB3_TLBIIPAS2L_low</a></td><td class="hex">0x0000013638</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_tlbiipas2l_high.html")>SMMU_CB3_TLBIIPAS2L_high</a></td><td class="hex">0x000001363C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_tlbsync.html")>SMMU_CB3_TLBSYNC</a></td><td class="hex">0x00000137F0</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_tlbstatus.html")>SMMU_CB3_TLBSTATUS</a></td><td class="hex">0x00000137F4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_pmevcntr0.html")>SMMU_CB3_PMEVCNTR0</a></td><td class="hex">0x0000013E00</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_pmevcntr1.html")>SMMU_CB3_PMEVCNTR1</a></td><td class="hex">0x0000013E04</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_pmevcntr2.html")>SMMU_CB3_PMEVCNTR2</a></td><td class="hex">0x0000013E08</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_pmevcntr3.html")>SMMU_CB3_PMEVCNTR3</a></td><td class="hex">0x0000013E0C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_pmevtyper0.html")>SMMU_CB3_PMEVTYPER0</a></td><td class="hex">0x0000013E80</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_pmevtyper1.html")>SMMU_CB3_PMEVTYPER1</a></td><td class="hex">0x0000013E84</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_pmevtyper2.html")>SMMU_CB3_PMEVTYPER2</a></td><td class="hex">0x0000013E88</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_pmevtyper3.html")>SMMU_CB3_PMEVTYPER3</a></td><td class="hex">0x0000013E8C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_pmcfgr.html")>SMMU_CB3_PMCFGR</a></td><td class="hex">0x0000013F00</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00011F03</td><td>Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_pmcr.html")>SMMU_CB3_PMCR</a></td><td class="hex">0x0000013F04</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_pmceid.html")>SMMU_CB3_PMCEID</a></td><td class="hex">0x0000013F20</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00030303</td><td>Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_pmcntense.html")>SMMU_CB3_PMCNTENSE</a></td><td class="hex">0x0000013F40</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_pmcntenclr.html")>SMMU_CB3_PMCNTENCLR</a></td><td class="hex">0x0000013F44</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_pmcntenset.html")>SMMU_CB3_PMCNTENSET</a></td><td class="hex">0x0000013F48</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_pmintenclr.html")>SMMU_CB3_PMINTENCLR</a></td><td class="hex">0x0000013F4C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_pmovsclr.html")>SMMU_CB3_PMOVSCLR</a></td><td class="hex">0x0000013F50</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_pmovsset.html")>SMMU_CB3_PMOVSSET</a></td><td class="hex">0x0000013F58</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb3_pmauthstatus.html")>smmu_cb3_pmauthstatus</a></td><td class="hex">0x0000013FB8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000080</td><td>Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_sctlr.html")>SMMU_CB4_SCTLR</a></td><td class="hex">0x0000014000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000100</td><td>The System Control register provides the top level control of the translation system for the related Context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_actlr.html")>SMMU_CB4_ACTLR</a></td><td class="hex">0x0000014004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000003</td><td>The Auxillary Control register provides implementation specific configuration and control options.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_resume.html")>SMMU_CB4_RESUME</a></td><td class="hex">0x0000014008</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_tcr2.html")>SMMU_CB4_TCR2</a></td><td class="hex">0x0000014010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000060</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_ttbr0_low.html")>SMMU_CB4_TTBR0_low</a></td><td class="hex">0x0000014020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_ttbr0_high.html")>SMMU_CB4_TTBR0_high</a></td><td class="hex">0x0000014024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_ttbr1_low.html")>SMMU_CB4_TTBR1_low</a></td><td class="hex">0x0000014028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_ttbr1_high.html")>SMMU_CB4_TTBR1_high</a></td><td class="hex">0x000001402C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_tcr_lpae.html")>SMMU_CB4_TCR_lpae</a></td><td class="hex">0x0000014030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_contextidr.html")>SMMU_CB4_CONTEXTIDR</a></td><td class="hex">0x0000014034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Identifies the current process identifier and the current address space identifier</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_prrr_mair0.html")>SMMU_CB4_PRRR_MAIR0</a></td><td class="hex">0x0000014038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_nmrr_mair1.html")>SMMU_CB4_NMRR_MAIR1</a></td><td class="hex">0x000001403C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_fsr.html")>SMMU_CB4_FSR</a></td><td class="hex">0x0000014058</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides memory system fault status information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_fsrrestore.html")>SMMU_CB4_FSRRESTORE</a></td><td class="hex">0x000001405C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Restores the state of SMMU_CBn_FSR, after a reset, for example.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_far_low.html")>SMMU_CB4_FAR_low</a></td><td class="hex">0x0000014060</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_far_high.html")>SMMU_CB4_FAR_high</a></td><td class="hex">0x0000014064</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_fsynr0.html")>SMMU_CB4_FSYNR0</a></td><td class="hex">0x0000014068</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Holds fault syndrome information about the memory access that caused a synchronous abort exception</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_ipafar_low.html")>SMMU_CB4_IPAFAR_low</a></td><td class="hex">0x0000014070</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Lower bits [31:0] Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_ipafar_high.html")>SMMU_CB4_IPAFAR_high</a></td><td class="hex">0x0000014074</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Upper bits [63:32] Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_tlbiva_low.html")>SMMU_CB4_TLBIVA_low</a></td><td class="hex">0x0000014600</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_tlbiva_high.html")>SMMU_CB4_TLBIVA_high</a></td><td class="hex">0x0000014604</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_tlbivaa_low.html")>SMMU_CB4_TLBIVAA_low</a></td><td class="hex">0x0000014608</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_tlbivaa_high.html")>SMMU_CB4_TLBIVAA_high</a></td><td class="hex">0x000001460C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_tlbiasid.html")>SMMU_CB4_TLBIASID</a></td><td class="hex">0x0000014610</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the ASID provided as an argument</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_tlbiall.html")>SMMU_CB4_TLBIALL</a></td><td class="hex">0x0000014618</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_tlbival_low.html")>SMMU_CB4_TLBIVAL_low</a></td><td class="hex">0x0000014620</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_tlbival_high.html")>SMMU_CB4_TLBIVAL_high</a></td><td class="hex">0x0000014624</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_tlbivaal_low.html")>SMMU_CB4_TLBIVAAL_low</a></td><td class="hex">0x0000014628</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_tlbivaal_high.html")>SMMU_CB4_TLBIVAAL_high</a></td><td class="hex">0x000001462C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_tlbiipas2_low.html")>SMMU_CB4_TLBIIPAS2_low</a></td><td class="hex">0x0000014630</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_tlbiipas2_high.html")>SMMU_CB4_TLBIIPAS2_high</a></td><td class="hex">0x0000014634</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_tlbiipas2l_low.html")>SMMU_CB4_TLBIIPAS2L_low</a></td><td class="hex">0x0000014638</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_tlbiipas2l_high.html")>SMMU_CB4_TLBIIPAS2L_high</a></td><td class="hex">0x000001463C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_tlbsync.html")>SMMU_CB4_TLBSYNC</a></td><td class="hex">0x00000147F0</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_tlbstatus.html")>SMMU_CB4_TLBSTATUS</a></td><td class="hex">0x00000147F4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_pmevcntr0.html")>SMMU_CB4_PMEVCNTR0</a></td><td class="hex">0x0000014E00</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_pmevcntr1.html")>SMMU_CB4_PMEVCNTR1</a></td><td class="hex">0x0000014E04</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_pmevcntr2.html")>SMMU_CB4_PMEVCNTR2</a></td><td class="hex">0x0000014E08</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_pmevcntr3.html")>SMMU_CB4_PMEVCNTR3</a></td><td class="hex">0x0000014E0C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_pmevtyper0.html")>SMMU_CB4_PMEVTYPER0</a></td><td class="hex">0x0000014E80</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_pmevtyper1.html")>SMMU_CB4_PMEVTYPER1</a></td><td class="hex">0x0000014E84</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_pmevtyper2.html")>SMMU_CB4_PMEVTYPER2</a></td><td class="hex">0x0000014E88</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_pmevtyper3.html")>SMMU_CB4_PMEVTYPER3</a></td><td class="hex">0x0000014E8C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_pmcfgr.html")>SMMU_CB4_PMCFGR</a></td><td class="hex">0x0000014F00</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00011F03</td><td>Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_pmcr.html")>SMMU_CB4_PMCR</a></td><td class="hex">0x0000014F04</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_pmceid.html")>SMMU_CB4_PMCEID</a></td><td class="hex">0x0000014F20</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00030303</td><td>Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_pmcntense.html")>SMMU_CB4_PMCNTENSE</a></td><td class="hex">0x0000014F40</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_pmcntenclr.html")>SMMU_CB4_PMCNTENCLR</a></td><td class="hex">0x0000014F44</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_pmcntenset.html")>SMMU_CB4_PMCNTENSET</a></td><td class="hex">0x0000014F48</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_pmintenclr.html")>SMMU_CB4_PMINTENCLR</a></td><td class="hex">0x0000014F4C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_pmovsclr.html")>SMMU_CB4_PMOVSCLR</a></td><td class="hex">0x0000014F50</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_pmovsset.html")>SMMU_CB4_PMOVSSET</a></td><td class="hex">0x0000014F58</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb4_pmauthstatus.html")>smmu_cb4_pmauthstatus</a></td><td class="hex">0x0000014FB8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000080</td><td>Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_sctlr.html")>SMMU_CB5_SCTLR</a></td><td class="hex">0x0000015000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000100</td><td>The System Control register provides the top level control of the translation system for the related Context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_actlr.html")>SMMU_CB5_ACTLR</a></td><td class="hex">0x0000015004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000003</td><td>The Auxillary Control register provides implementation specific configuration and control options.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_resume.html")>SMMU_CB5_RESUME</a></td><td class="hex">0x0000015008</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_tcr2.html")>SMMU_CB5_TCR2</a></td><td class="hex">0x0000015010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000060</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_ttbr0_low.html")>SMMU_CB5_TTBR0_low</a></td><td class="hex">0x0000015020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_ttbr0_high.html")>SMMU_CB5_TTBR0_high</a></td><td class="hex">0x0000015024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_ttbr1_low.html")>SMMU_CB5_TTBR1_low</a></td><td class="hex">0x0000015028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_ttbr1_high.html")>SMMU_CB5_TTBR1_high</a></td><td class="hex">0x000001502C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_tcr_lpae.html")>SMMU_CB5_TCR_lpae</a></td><td class="hex">0x0000015030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_contextidr.html")>SMMU_CB5_CONTEXTIDR</a></td><td class="hex">0x0000015034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Identifies the current process identifier and the current address space identifier</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_prrr_mair0.html")>SMMU_CB5_PRRR_MAIR0</a></td><td class="hex">0x0000015038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_nmrr_mair1.html")>SMMU_CB5_NMRR_MAIR1</a></td><td class="hex">0x000001503C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_fsr.html")>SMMU_CB5_FSR</a></td><td class="hex">0x0000015058</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides memory system fault status information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_fsrrestore.html")>SMMU_CB5_FSRRESTORE</a></td><td class="hex">0x000001505C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Restores the state of SMMU_CBn_FSR, after a reset, for example.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_far_low.html")>SMMU_CB5_FAR_low</a></td><td class="hex">0x0000015060</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_far_high.html")>SMMU_CB5_FAR_high</a></td><td class="hex">0x0000015064</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_fsynr0.html")>SMMU_CB5_FSYNR0</a></td><td class="hex">0x0000015068</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Holds fault syndrome information about the memory access that caused a synchronous abort exception</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_ipafar_low.html")>SMMU_CB5_IPAFAR_low</a></td><td class="hex">0x0000015070</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Lower bits [31:0] Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_ipafar_high.html")>SMMU_CB5_IPAFAR_high</a></td><td class="hex">0x0000015074</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Upper bits [63:32] Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_tlbiva_low.html")>SMMU_CB5_TLBIVA_low</a></td><td class="hex">0x0000015600</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_tlbiva_high.html")>SMMU_CB5_TLBIVA_high</a></td><td class="hex">0x0000015604</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_tlbivaa_low.html")>SMMU_CB5_TLBIVAA_low</a></td><td class="hex">0x0000015608</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_tlbivaa_high.html")>SMMU_CB5_TLBIVAA_high</a></td><td class="hex">0x000001560C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_tlbiasid.html")>SMMU_CB5_TLBIASID</a></td><td class="hex">0x0000015610</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the ASID provided as an argument</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_tlbiall.html")>SMMU_CB5_TLBIALL</a></td><td class="hex">0x0000015618</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_tlbival_low.html")>SMMU_CB5_TLBIVAL_low</a></td><td class="hex">0x0000015620</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_tlbival_high.html")>SMMU_CB5_TLBIVAL_high</a></td><td class="hex">0x0000015624</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_tlbivaal_low.html")>SMMU_CB5_TLBIVAAL_low</a></td><td class="hex">0x0000015628</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_tlbivaal_high.html")>SMMU_CB5_TLBIVAAL_high</a></td><td class="hex">0x000001562C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_tlbiipas2_low.html")>SMMU_CB5_TLBIIPAS2_low</a></td><td class="hex">0x0000015630</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_tlbiipas2_high.html")>SMMU_CB5_TLBIIPAS2_high</a></td><td class="hex">0x0000015634</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_tlbiipas2l_low.html")>SMMU_CB5_TLBIIPAS2L_low</a></td><td class="hex">0x0000015638</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_tlbiipas2l_high.html")>SMMU_CB5_TLBIIPAS2L_high</a></td><td class="hex">0x000001563C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_tlbsync.html")>SMMU_CB5_TLBSYNC</a></td><td class="hex">0x00000157F0</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_tlbstatus.html")>SMMU_CB5_TLBSTATUS</a></td><td class="hex">0x00000157F4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_pmevcntr0.html")>SMMU_CB5_PMEVCNTR0</a></td><td class="hex">0x0000015E00</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_pmevcntr1.html")>SMMU_CB5_PMEVCNTR1</a></td><td class="hex">0x0000015E04</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_pmevcntr2.html")>SMMU_CB5_PMEVCNTR2</a></td><td class="hex">0x0000015E08</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_pmevcntr3.html")>SMMU_CB5_PMEVCNTR3</a></td><td class="hex">0x0000015E0C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_pmevtyper0.html")>SMMU_CB5_PMEVTYPER0</a></td><td class="hex">0x0000015E80</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_pmevtyper1.html")>SMMU_CB5_PMEVTYPER1</a></td><td class="hex">0x0000015E84</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_pmevtyper2.html")>SMMU_CB5_PMEVTYPER2</a></td><td class="hex">0x0000015E88</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_pmevtyper3.html")>SMMU_CB5_PMEVTYPER3</a></td><td class="hex">0x0000015E8C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_pmcfgr.html")>SMMU_CB5_PMCFGR</a></td><td class="hex">0x0000015F00</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00011F03</td><td>Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_pmcr.html")>SMMU_CB5_PMCR</a></td><td class="hex">0x0000015F04</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_pmceid.html")>SMMU_CB5_PMCEID</a></td><td class="hex">0x0000015F20</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00030303</td><td>Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_pmcntense.html")>SMMU_CB5_PMCNTENSE</a></td><td class="hex">0x0000015F40</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_pmcntenclr.html")>SMMU_CB5_PMCNTENCLR</a></td><td class="hex">0x0000015F44</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_pmcntenset.html")>SMMU_CB5_PMCNTENSET</a></td><td class="hex">0x0000015F48</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_pmintenclr.html")>SMMU_CB5_PMINTENCLR</a></td><td class="hex">0x0000015F4C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_pmovsclr.html")>SMMU_CB5_PMOVSCLR</a></td><td class="hex">0x0000015F50</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_pmovsset.html")>SMMU_CB5_PMOVSSET</a></td><td class="hex">0x0000015F58</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb5_pmauthstatus.html")>smmu_cb5_pmauthstatus</a></td><td class="hex">0x0000015FB8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000080</td><td>Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_sctlr.html")>SMMU_CB6_SCTLR</a></td><td class="hex">0x0000016000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000100</td><td>The System Control register provides the top level control of the translation system for the related Context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_actlr.html")>SMMU_CB6_ACTLR</a></td><td class="hex">0x0000016004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000003</td><td>The Auxillary Control register provides implementation specific configuration and control options.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_resume.html")>SMMU_CB6_RESUME</a></td><td class="hex">0x0000016008</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_tcr2.html")>SMMU_CB6_TCR2</a></td><td class="hex">0x0000016010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000060</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_ttbr0_low.html")>SMMU_CB6_TTBR0_low</a></td><td class="hex">0x0000016020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_ttbr0_high.html")>SMMU_CB6_TTBR0_high</a></td><td class="hex">0x0000016024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_ttbr1_low.html")>SMMU_CB6_TTBR1_low</a></td><td class="hex">0x0000016028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_ttbr1_high.html")>SMMU_CB6_TTBR1_high</a></td><td class="hex">0x000001602C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_tcr_lpae.html")>SMMU_CB6_TCR_lpae</a></td><td class="hex">0x0000016030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_contextidr.html")>SMMU_CB6_CONTEXTIDR</a></td><td class="hex">0x0000016034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Identifies the current process identifier and the current address space identifier</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_prrr_mair0.html")>SMMU_CB6_PRRR_MAIR0</a></td><td class="hex">0x0000016038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_nmrr_mair1.html")>SMMU_CB6_NMRR_MAIR1</a></td><td class="hex">0x000001603C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_fsr.html")>SMMU_CB6_FSR</a></td><td class="hex">0x0000016058</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides memory system fault status information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_fsrrestore.html")>SMMU_CB6_FSRRESTORE</a></td><td class="hex">0x000001605C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Restores the state of SMMU_CBn_FSR, after a reset, for example.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_far_low.html")>SMMU_CB6_FAR_low</a></td><td class="hex">0x0000016060</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_far_high.html")>SMMU_CB6_FAR_high</a></td><td class="hex">0x0000016064</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_fsynr0.html")>SMMU_CB6_FSYNR0</a></td><td class="hex">0x0000016068</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Holds fault syndrome information about the memory access that caused a synchronous abort exception</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_ipafar_low.html")>SMMU_CB6_IPAFAR_low</a></td><td class="hex">0x0000016070</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Lower bits [31:0] Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_ipafar_high.html")>SMMU_CB6_IPAFAR_high</a></td><td class="hex">0x0000016074</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Upper bits [63:32] Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_tlbiva_low.html")>SMMU_CB6_TLBIVA_low</a></td><td class="hex">0x0000016600</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_tlbiva_high.html")>SMMU_CB6_TLBIVA_high</a></td><td class="hex">0x0000016604</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_tlbivaa_low.html")>SMMU_CB6_TLBIVAA_low</a></td><td class="hex">0x0000016608</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_tlbivaa_high.html")>SMMU_CB6_TLBIVAA_high</a></td><td class="hex">0x000001660C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_tlbiasid.html")>SMMU_CB6_TLBIASID</a></td><td class="hex">0x0000016610</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the ASID provided as an argument</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_tlbiall.html")>SMMU_CB6_TLBIALL</a></td><td class="hex">0x0000016618</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_tlbival_low.html")>SMMU_CB6_TLBIVAL_low</a></td><td class="hex">0x0000016620</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_tlbival_high.html")>SMMU_CB6_TLBIVAL_high</a></td><td class="hex">0x0000016624</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_tlbivaal_low.html")>SMMU_CB6_TLBIVAAL_low</a></td><td class="hex">0x0000016628</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_tlbivaal_high.html")>SMMU_CB6_TLBIVAAL_high</a></td><td class="hex">0x000001662C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_tlbiipas2_low.html")>SMMU_CB6_TLBIIPAS2_low</a></td><td class="hex">0x0000016630</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_tlbiipas2_high.html")>SMMU_CB6_TLBIIPAS2_high</a></td><td class="hex">0x0000016634</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_tlbiipas2l_low.html")>SMMU_CB6_TLBIIPAS2L_low</a></td><td class="hex">0x0000016638</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_tlbiipas2l_high.html")>SMMU_CB6_TLBIIPAS2L_high</a></td><td class="hex">0x000001663C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_tlbsync.html")>SMMU_CB6_TLBSYNC</a></td><td class="hex">0x00000167F0</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_tlbstatus.html")>SMMU_CB6_TLBSTATUS</a></td><td class="hex">0x00000167F4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_pmevcntr0.html")>SMMU_CB6_PMEVCNTR0</a></td><td class="hex">0x0000016E00</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_pmevcntr1.html")>SMMU_CB6_PMEVCNTR1</a></td><td class="hex">0x0000016E04</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_pmevcntr2.html")>SMMU_CB6_PMEVCNTR2</a></td><td class="hex">0x0000016E08</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_pmevcntr3.html")>SMMU_CB6_PMEVCNTR3</a></td><td class="hex">0x0000016E0C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_pmevtyper0.html")>SMMU_CB6_PMEVTYPER0</a></td><td class="hex">0x0000016E80</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_pmevtyper1.html")>SMMU_CB6_PMEVTYPER1</a></td><td class="hex">0x0000016E84</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_pmevtyper2.html")>SMMU_CB6_PMEVTYPER2</a></td><td class="hex">0x0000016E88</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_pmevtyper3.html")>SMMU_CB6_PMEVTYPER3</a></td><td class="hex">0x0000016E8C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_pmcfgr.html")>SMMU_CB6_PMCFGR</a></td><td class="hex">0x0000016F00</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00011F03</td><td>Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_pmcr.html")>SMMU_CB6_PMCR</a></td><td class="hex">0x0000016F04</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_pmceid.html")>SMMU_CB6_PMCEID</a></td><td class="hex">0x0000016F20</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00030303</td><td>Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_pmcntense.html")>SMMU_CB6_PMCNTENSE</a></td><td class="hex">0x0000016F40</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_pmcntenclr.html")>SMMU_CB6_PMCNTENCLR</a></td><td class="hex">0x0000016F44</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_pmcntenset.html")>SMMU_CB6_PMCNTENSET</a></td><td class="hex">0x0000016F48</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_pmintenclr.html")>SMMU_CB6_PMINTENCLR</a></td><td class="hex">0x0000016F4C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_pmovsclr.html")>SMMU_CB6_PMOVSCLR</a></td><td class="hex">0x0000016F50</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_pmovsset.html")>SMMU_CB6_PMOVSSET</a></td><td class="hex">0x0000016F58</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb6_pmauthstatus.html")>smmu_cb6_pmauthstatus</a></td><td class="hex">0x0000016FB8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000080</td><td>Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_sctlr.html")>SMMU_CB7_SCTLR</a></td><td class="hex">0x0000017000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000100</td><td>The System Control register provides the top level control of the translation system for the related Context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_actlr.html")>SMMU_CB7_ACTLR</a></td><td class="hex">0x0000017004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000003</td><td>The Auxillary Control register provides implementation specific configuration and control options.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_resume.html")>SMMU_CB7_RESUME</a></td><td class="hex">0x0000017008</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_tcr2.html")>SMMU_CB7_TCR2</a></td><td class="hex">0x0000017010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000060</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_ttbr0_low.html")>SMMU_CB7_TTBR0_low</a></td><td class="hex">0x0000017020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_ttbr0_high.html")>SMMU_CB7_TTBR0_high</a></td><td class="hex">0x0000017024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_ttbr1_low.html")>SMMU_CB7_TTBR1_low</a></td><td class="hex">0x0000017028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_ttbr1_high.html")>SMMU_CB7_TTBR1_high</a></td><td class="hex">0x000001702C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_tcr_lpae.html")>SMMU_CB7_TCR_lpae</a></td><td class="hex">0x0000017030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_contextidr.html")>SMMU_CB7_CONTEXTIDR</a></td><td class="hex">0x0000017034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Identifies the current process identifier and the current address space identifier</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_prrr_mair0.html")>SMMU_CB7_PRRR_MAIR0</a></td><td class="hex">0x0000017038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_nmrr_mair1.html")>SMMU_CB7_NMRR_MAIR1</a></td><td class="hex">0x000001703C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_fsr.html")>SMMU_CB7_FSR</a></td><td class="hex">0x0000017058</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides memory system fault status information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_fsrrestore.html")>SMMU_CB7_FSRRESTORE</a></td><td class="hex">0x000001705C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Restores the state of SMMU_CBn_FSR, after a reset, for example.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_far_low.html")>SMMU_CB7_FAR_low</a></td><td class="hex">0x0000017060</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_far_high.html")>SMMU_CB7_FAR_high</a></td><td class="hex">0x0000017064</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_fsynr0.html")>SMMU_CB7_FSYNR0</a></td><td class="hex">0x0000017068</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Holds fault syndrome information about the memory access that caused a synchronous abort exception</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_ipafar_low.html")>SMMU_CB7_IPAFAR_low</a></td><td class="hex">0x0000017070</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Lower bits [31:0] Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_ipafar_high.html")>SMMU_CB7_IPAFAR_high</a></td><td class="hex">0x0000017074</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Upper bits [63:32] Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_tlbiva_low.html")>SMMU_CB7_TLBIVA_low</a></td><td class="hex">0x0000017600</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_tlbiva_high.html")>SMMU_CB7_TLBIVA_high</a></td><td class="hex">0x0000017604</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_tlbivaa_low.html")>SMMU_CB7_TLBIVAA_low</a></td><td class="hex">0x0000017608</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_tlbivaa_high.html")>SMMU_CB7_TLBIVAA_high</a></td><td class="hex">0x000001760C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_tlbiasid.html")>SMMU_CB7_TLBIASID</a></td><td class="hex">0x0000017610</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the ASID provided as an argument</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_tlbiall.html")>SMMU_CB7_TLBIALL</a></td><td class="hex">0x0000017618</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_tlbival_low.html")>SMMU_CB7_TLBIVAL_low</a></td><td class="hex">0x0000017620</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_tlbival_high.html")>SMMU_CB7_TLBIVAL_high</a></td><td class="hex">0x0000017624</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_tlbivaal_low.html")>SMMU_CB7_TLBIVAAL_low</a></td><td class="hex">0x0000017628</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_tlbivaal_high.html")>SMMU_CB7_TLBIVAAL_high</a></td><td class="hex">0x000001762C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_tlbiipas2_low.html")>SMMU_CB7_TLBIIPAS2_low</a></td><td class="hex">0x0000017630</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_tlbiipas2_high.html")>SMMU_CB7_TLBIIPAS2_high</a></td><td class="hex">0x0000017634</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_tlbiipas2l_low.html")>SMMU_CB7_TLBIIPAS2L_low</a></td><td class="hex">0x0000017638</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_tlbiipas2l_high.html")>SMMU_CB7_TLBIIPAS2L_high</a></td><td class="hex">0x000001763C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_tlbsync.html")>SMMU_CB7_TLBSYNC</a></td><td class="hex">0x00000177F0</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_tlbstatus.html")>SMMU_CB7_TLBSTATUS</a></td><td class="hex">0x00000177F4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_pmevcntr0.html")>SMMU_CB7_PMEVCNTR0</a></td><td class="hex">0x0000017E00</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_pmevcntr1.html")>SMMU_CB7_PMEVCNTR1</a></td><td class="hex">0x0000017E04</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_pmevcntr2.html")>SMMU_CB7_PMEVCNTR2</a></td><td class="hex">0x0000017E08</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_pmevcntr3.html")>SMMU_CB7_PMEVCNTR3</a></td><td class="hex">0x0000017E0C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_pmevtyper0.html")>SMMU_CB7_PMEVTYPER0</a></td><td class="hex">0x0000017E80</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_pmevtyper1.html")>SMMU_CB7_PMEVTYPER1</a></td><td class="hex">0x0000017E84</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_pmevtyper2.html")>SMMU_CB7_PMEVTYPER2</a></td><td class="hex">0x0000017E88</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_pmevtyper3.html")>SMMU_CB7_PMEVTYPER3</a></td><td class="hex">0x0000017E8C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_pmcfgr.html")>SMMU_CB7_PMCFGR</a></td><td class="hex">0x0000017F00</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00011F03</td><td>Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_pmcr.html")>SMMU_CB7_PMCR</a></td><td class="hex">0x0000017F04</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_pmceid.html")>SMMU_CB7_PMCEID</a></td><td class="hex">0x0000017F20</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00030303</td><td>Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_pmcntense.html")>SMMU_CB7_PMCNTENSE</a></td><td class="hex">0x0000017F40</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_pmcntenclr.html")>SMMU_CB7_PMCNTENCLR</a></td><td class="hex">0x0000017F44</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_pmcntenset.html")>SMMU_CB7_PMCNTENSET</a></td><td class="hex">0x0000017F48</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_pmintenclr.html")>SMMU_CB7_PMINTENCLR</a></td><td class="hex">0x0000017F4C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_pmovsclr.html")>SMMU_CB7_PMOVSCLR</a></td><td class="hex">0x0000017F50</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_pmovsset.html")>SMMU_CB7_PMOVSSET</a></td><td class="hex">0x0000017F58</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb7_pmauthstatus.html")>smmu_cb7_pmauthstatus</a></td><td class="hex">0x0000017FB8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000080</td><td>Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_sctlr.html")>SMMU_CB8_SCTLR</a></td><td class="hex">0x0000018000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000100</td><td>The System Control register provides the top level control of the translation system for the related Context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_actlr.html")>SMMU_CB8_ACTLR</a></td><td class="hex">0x0000018004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000003</td><td>The Auxillary Control register provides implementation specific configuration and control options.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_resume.html")>SMMU_CB8_RESUME</a></td><td class="hex">0x0000018008</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_tcr2.html")>SMMU_CB8_TCR2</a></td><td class="hex">0x0000018010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000060</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_ttbr0_low.html")>SMMU_CB8_TTBR0_low</a></td><td class="hex">0x0000018020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_ttbr0_high.html")>SMMU_CB8_TTBR0_high</a></td><td class="hex">0x0000018024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_ttbr1_low.html")>SMMU_CB8_TTBR1_low</a></td><td class="hex">0x0000018028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_ttbr1_high.html")>SMMU_CB8_TTBR1_high</a></td><td class="hex">0x000001802C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_tcr_lpae.html")>SMMU_CB8_TCR_lpae</a></td><td class="hex">0x0000018030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_contextidr.html")>SMMU_CB8_CONTEXTIDR</a></td><td class="hex">0x0000018034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Identifies the current process identifier and the current address space identifier</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_prrr_mair0.html")>SMMU_CB8_PRRR_MAIR0</a></td><td class="hex">0x0000018038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_nmrr_mair1.html")>SMMU_CB8_NMRR_MAIR1</a></td><td class="hex">0x000001803C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_fsr.html")>SMMU_CB8_FSR</a></td><td class="hex">0x0000018058</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides memory system fault status information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_fsrrestore.html")>SMMU_CB8_FSRRESTORE</a></td><td class="hex">0x000001805C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Restores the state of SMMU_CBn_FSR, after a reset, for example.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_far_low.html")>SMMU_CB8_FAR_low</a></td><td class="hex">0x0000018060</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_far_high.html")>SMMU_CB8_FAR_high</a></td><td class="hex">0x0000018064</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_fsynr0.html")>SMMU_CB8_FSYNR0</a></td><td class="hex">0x0000018068</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Holds fault syndrome information about the memory access that caused a synchronous abort exception</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_ipafar_low.html")>SMMU_CB8_IPAFAR_low</a></td><td class="hex">0x0000018070</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Lower bits [31:0] Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_ipafar_high.html")>SMMU_CB8_IPAFAR_high</a></td><td class="hex">0x0000018074</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Upper bits [63:32] Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_tlbiva_low.html")>SMMU_CB8_TLBIVA_low</a></td><td class="hex">0x0000018600</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_tlbiva_high.html")>SMMU_CB8_TLBIVA_high</a></td><td class="hex">0x0000018604</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_tlbivaa_low.html")>SMMU_CB8_TLBIVAA_low</a></td><td class="hex">0x0000018608</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_tlbivaa_high.html")>SMMU_CB8_TLBIVAA_high</a></td><td class="hex">0x000001860C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_tlbiasid.html")>SMMU_CB8_TLBIASID</a></td><td class="hex">0x0000018610</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the ASID provided as an argument</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_tlbiall.html")>SMMU_CB8_TLBIALL</a></td><td class="hex">0x0000018618</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_tlbival_low.html")>SMMU_CB8_TLBIVAL_low</a></td><td class="hex">0x0000018620</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_tlbival_high.html")>SMMU_CB8_TLBIVAL_high</a></td><td class="hex">0x0000018624</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_tlbivaal_low.html")>SMMU_CB8_TLBIVAAL_low</a></td><td class="hex">0x0000018628</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_tlbivaal_high.html")>SMMU_CB8_TLBIVAAL_high</a></td><td class="hex">0x000001862C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_tlbiipas2_low.html")>SMMU_CB8_TLBIIPAS2_low</a></td><td class="hex">0x0000018630</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_tlbiipas2_high.html")>SMMU_CB8_TLBIIPAS2_high</a></td><td class="hex">0x0000018634</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_tlbiipas2l_low.html")>SMMU_CB8_TLBIIPAS2L_low</a></td><td class="hex">0x0000018638</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_tlbiipas2l_high.html")>SMMU_CB8_TLBIIPAS2L_high</a></td><td class="hex">0x000001863C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_tlbsync.html")>SMMU_CB8_TLBSYNC</a></td><td class="hex">0x00000187F0</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_tlbstatus.html")>SMMU_CB8_TLBSTATUS</a></td><td class="hex">0x00000187F4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_pmevcntr0.html")>SMMU_CB8_PMEVCNTR0</a></td><td class="hex">0x0000018E00</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_pmevcntr1.html")>SMMU_CB8_PMEVCNTR1</a></td><td class="hex">0x0000018E04</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_pmevcntr2.html")>SMMU_CB8_PMEVCNTR2</a></td><td class="hex">0x0000018E08</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_pmevcntr3.html")>SMMU_CB8_PMEVCNTR3</a></td><td class="hex">0x0000018E0C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_pmevtyper0.html")>SMMU_CB8_PMEVTYPER0</a></td><td class="hex">0x0000018E80</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_pmevtyper1.html")>SMMU_CB8_PMEVTYPER1</a></td><td class="hex">0x0000018E84</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_pmevtyper2.html")>SMMU_CB8_PMEVTYPER2</a></td><td class="hex">0x0000018E88</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_pmevtyper3.html")>SMMU_CB8_PMEVTYPER3</a></td><td class="hex">0x0000018E8C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_pmcfgr.html")>SMMU_CB8_PMCFGR</a></td><td class="hex">0x0000018F00</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00011F03</td><td>Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_pmcr.html")>SMMU_CB8_PMCR</a></td><td class="hex">0x0000018F04</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_pmceid.html")>SMMU_CB8_PMCEID</a></td><td class="hex">0x0000018F20</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00030303</td><td>Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_pmcntense.html")>SMMU_CB8_PMCNTENSE</a></td><td class="hex">0x0000018F40</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_pmcntenclr.html")>SMMU_CB8_PMCNTENCLR</a></td><td class="hex">0x0000018F44</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_pmcntenset.html")>SMMU_CB8_PMCNTENSET</a></td><td class="hex">0x0000018F48</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_pmintenclr.html")>SMMU_CB8_PMINTENCLR</a></td><td class="hex">0x0000018F4C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_pmovsclr.html")>SMMU_CB8_PMOVSCLR</a></td><td class="hex">0x0000018F50</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_pmovsset.html")>SMMU_CB8_PMOVSSET</a></td><td class="hex">0x0000018F58</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb8_pmauthstatus.html")>smmu_cb8_pmauthstatus</a></td><td class="hex">0x0000018FB8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000080</td><td>Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_sctlr.html")>SMMU_CB9_SCTLR</a></td><td class="hex">0x0000019000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000100</td><td>The System Control register provides the top level control of the translation system for the related Context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_actlr.html")>SMMU_CB9_ACTLR</a></td><td class="hex">0x0000019004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000003</td><td>The Auxillary Control register provides implementation specific configuration and control options.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_resume.html")>SMMU_CB9_RESUME</a></td><td class="hex">0x0000019008</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_tcr2.html")>SMMU_CB9_TCR2</a></td><td class="hex">0x0000019010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000060</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_ttbr0_low.html")>SMMU_CB9_TTBR0_low</a></td><td class="hex">0x0000019020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_ttbr0_high.html")>SMMU_CB9_TTBR0_high</a></td><td class="hex">0x0000019024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_ttbr1_low.html")>SMMU_CB9_TTBR1_low</a></td><td class="hex">0x0000019028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_ttbr1_high.html")>SMMU_CB9_TTBR1_high</a></td><td class="hex">0x000001902C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_tcr_lpae.html")>SMMU_CB9_TCR_lpae</a></td><td class="hex">0x0000019030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_contextidr.html")>SMMU_CB9_CONTEXTIDR</a></td><td class="hex">0x0000019034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Identifies the current process identifier and the current address space identifier</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_prrr_mair0.html")>SMMU_CB9_PRRR_MAIR0</a></td><td class="hex">0x0000019038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_nmrr_mair1.html")>SMMU_CB9_NMRR_MAIR1</a></td><td class="hex">0x000001903C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_fsr.html")>SMMU_CB9_FSR</a></td><td class="hex">0x0000019058</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides memory system fault status information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_fsrrestore.html")>SMMU_CB9_FSRRESTORE</a></td><td class="hex">0x000001905C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Restores the state of SMMU_CBn_FSR, after a reset, for example.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_far_low.html")>SMMU_CB9_FAR_low</a></td><td class="hex">0x0000019060</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_far_high.html")>SMMU_CB9_FAR_high</a></td><td class="hex">0x0000019064</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_fsynr0.html")>SMMU_CB9_FSYNR0</a></td><td class="hex">0x0000019068</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Holds fault syndrome information about the memory access that caused a synchronous abort exception</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_ipafar_low.html")>SMMU_CB9_IPAFAR_low</a></td><td class="hex">0x0000019070</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Lower bits [31:0] Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_ipafar_high.html")>SMMU_CB9_IPAFAR_high</a></td><td class="hex">0x0000019074</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Upper bits [63:32] Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_tlbiva_low.html")>SMMU_CB9_TLBIVA_low</a></td><td class="hex">0x0000019600</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_tlbiva_high.html")>SMMU_CB9_TLBIVA_high</a></td><td class="hex">0x0000019604</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_tlbivaa_low.html")>SMMU_CB9_TLBIVAA_low</a></td><td class="hex">0x0000019608</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_tlbivaa_high.html")>SMMU_CB9_TLBIVAA_high</a></td><td class="hex">0x000001960C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_tlbiasid.html")>SMMU_CB9_TLBIASID</a></td><td class="hex">0x0000019610</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the ASID provided as an argument</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_tlbiall.html")>SMMU_CB9_TLBIALL</a></td><td class="hex">0x0000019618</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_tlbival_low.html")>SMMU_CB9_TLBIVAL_low</a></td><td class="hex">0x0000019620</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_tlbival_high.html")>SMMU_CB9_TLBIVAL_high</a></td><td class="hex">0x0000019624</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_tlbivaal_low.html")>SMMU_CB9_TLBIVAAL_low</a></td><td class="hex">0x0000019628</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_tlbivaal_high.html")>SMMU_CB9_TLBIVAAL_high</a></td><td class="hex">0x000001962C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_tlbiipas2_low.html")>SMMU_CB9_TLBIIPAS2_low</a></td><td class="hex">0x0000019630</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_tlbiipas2_high.html")>SMMU_CB9_TLBIIPAS2_high</a></td><td class="hex">0x0000019634</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_tlbiipas2l_low.html")>SMMU_CB9_TLBIIPAS2L_low</a></td><td class="hex">0x0000019638</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_tlbiipas2l_high.html")>SMMU_CB9_TLBIIPAS2L_high</a></td><td class="hex">0x000001963C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_tlbsync.html")>SMMU_CB9_TLBSYNC</a></td><td class="hex">0x00000197F0</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_tlbstatus.html")>SMMU_CB9_TLBSTATUS</a></td><td class="hex">0x00000197F4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_pmevcntr0.html")>SMMU_CB9_PMEVCNTR0</a></td><td class="hex">0x0000019E00</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_pmevcntr1.html")>SMMU_CB9_PMEVCNTR1</a></td><td class="hex">0x0000019E04</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_pmevcntr2.html")>SMMU_CB9_PMEVCNTR2</a></td><td class="hex">0x0000019E08</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_pmevcntr3.html")>SMMU_CB9_PMEVCNTR3</a></td><td class="hex">0x0000019E0C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_pmevtyper0.html")>SMMU_CB9_PMEVTYPER0</a></td><td class="hex">0x0000019E80</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_pmevtyper1.html")>SMMU_CB9_PMEVTYPER1</a></td><td class="hex">0x0000019E84</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_pmevtyper2.html")>SMMU_CB9_PMEVTYPER2</a></td><td class="hex">0x0000019E88</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_pmevtyper3.html")>SMMU_CB9_PMEVTYPER3</a></td><td class="hex">0x0000019E8C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_pmcfgr.html")>SMMU_CB9_PMCFGR</a></td><td class="hex">0x0000019F00</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00011F03</td><td>Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_pmcr.html")>SMMU_CB9_PMCR</a></td><td class="hex">0x0000019F04</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_pmceid.html")>SMMU_CB9_PMCEID</a></td><td class="hex">0x0000019F20</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00030303</td><td>Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_pmcntense.html")>SMMU_CB9_PMCNTENSE</a></td><td class="hex">0x0000019F40</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_pmcntenclr.html")>SMMU_CB9_PMCNTENCLR</a></td><td class="hex">0x0000019F44</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_pmcntenset.html")>SMMU_CB9_PMCNTENSET</a></td><td class="hex">0x0000019F48</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_pmintenclr.html")>SMMU_CB9_PMINTENCLR</a></td><td class="hex">0x0000019F4C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_pmovsclr.html")>SMMU_CB9_PMOVSCLR</a></td><td class="hex">0x0000019F50</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_pmovsset.html")>SMMU_CB9_PMOVSSET</a></td><td class="hex">0x0000019F58</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb9_pmauthstatus.html")>smmu_cb9_pmauthstatus</a></td><td class="hex">0x0000019FB8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000080</td><td>Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_sctlr.html")>SMMU_CB10_SCTLR</a></td><td class="hex">0x000001A000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000100</td><td>The System Control register provides the top level control of the translation system for the related Context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_actlr.html")>SMMU_CB10_ACTLR</a></td><td class="hex">0x000001A004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000003</td><td>The Auxillary Control register provides implementation specific configuration and control options.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_resume.html")>SMMU_CB10_RESUME</a></td><td class="hex">0x000001A008</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_tcr2.html")>SMMU_CB10_TCR2</a></td><td class="hex">0x000001A010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000060</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_ttbr0_low.html")>SMMU_CB10_TTBR0_low</a></td><td class="hex">0x000001A020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_ttbr0_high.html")>SMMU_CB10_TTBR0_high</a></td><td class="hex">0x000001A024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_ttbr1_low.html")>SMMU_CB10_TTBR1_low</a></td><td class="hex">0x000001A028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_ttbr1_high.html")>SMMU_CB10_TTBR1_high</a></td><td class="hex">0x000001A02C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_tcr_lpae.html")>SMMU_CB10_TCR_lpae</a></td><td class="hex">0x000001A030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_contextidr.html")>SMMU_CB10_CONTEXTIDR</a></td><td class="hex">0x000001A034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Identifies the current process identifier and the current address space identifier</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_prrr_mair0.html")>SMMU_CB10_PRRR_MAIR0</a></td><td class="hex">0x000001A038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_nmrr_mair1.html")>SMMU_CB10_NMRR_MAIR1</a></td><td class="hex">0x000001A03C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_fsr.html")>SMMU_CB10_FSR</a></td><td class="hex">0x000001A058</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides memory system fault status information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_fsrrestore.html")>SMMU_CB10_FSRRESTORE</a></td><td class="hex">0x000001A05C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Restores the state of SMMU_CBn_FSR, after a reset, for example.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_far_low.html")>SMMU_CB10_FAR_low</a></td><td class="hex">0x000001A060</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_far_high.html")>SMMU_CB10_FAR_high</a></td><td class="hex">0x000001A064</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_fsynr0.html")>SMMU_CB10_FSYNR0</a></td><td class="hex">0x000001A068</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Holds fault syndrome information about the memory access that caused a synchronous abort exception</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_ipafar_low.html")>SMMU_CB10_IPAFAR_low</a></td><td class="hex">0x000001A070</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Lower bits [31:0] Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_ipafar_high.html")>SMMU_CB10_IPAFAR_high</a></td><td class="hex">0x000001A074</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Upper bits [63:32] Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_tlbiva_low.html")>SMMU_CB10_TLBIVA_low</a></td><td class="hex">0x000001A600</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_tlbiva_high.html")>SMMU_CB10_TLBIVA_high</a></td><td class="hex">0x000001A604</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_tlbivaa_low.html")>SMMU_CB10_TLBIVAA_low</a></td><td class="hex">0x000001A608</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_tlbivaa_high.html")>SMMU_CB10_TLBIVAA_high</a></td><td class="hex">0x000001A60C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_tlbiasid.html")>SMMU_CB10_TLBIASID</a></td><td class="hex">0x000001A610</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the ASID provided as an argument</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_tlbiall.html")>SMMU_CB10_TLBIALL</a></td><td class="hex">0x000001A618</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_tlbival_low.html")>SMMU_CB10_TLBIVAL_low</a></td><td class="hex">0x000001A620</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_tlbival_high.html")>SMMU_CB10_TLBIVAL_high</a></td><td class="hex">0x000001A624</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_tlbivaal_low.html")>SMMU_CB10_TLBIVAAL_low</a></td><td class="hex">0x000001A628</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_tlbivaal_high.html")>SMMU_CB10_TLBIVAAL_high</a></td><td class="hex">0x000001A62C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_tlbiipas2_low.html")>SMMU_CB10_TLBIIPAS2_low</a></td><td class="hex">0x000001A630</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_tlbiipas2_high.html")>SMMU_CB10_TLBIIPAS2_high</a></td><td class="hex">0x000001A634</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_tlbiipas2l_low.html")>SMMU_CB10_TLBIIPAS2L_low</a></td><td class="hex">0x000001A638</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_tlbiipas2l_high.html")>SMMU_CB10_TLBIIPAS2L_high</a></td><td class="hex">0x000001A63C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_tlbsync.html")>SMMU_CB10_TLBSYNC</a></td><td class="hex">0x000001A7F0</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_tlbstatus.html")>SMMU_CB10_TLBSTATUS</a></td><td class="hex">0x000001A7F4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_pmevcntr0.html")>SMMU_CB10_PMEVCNTR0</a></td><td class="hex">0x000001AE00</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_pmevcntr1.html")>SMMU_CB10_PMEVCNTR1</a></td><td class="hex">0x000001AE04</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_pmevcntr2.html")>SMMU_CB10_PMEVCNTR2</a></td><td class="hex">0x000001AE08</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_pmevcntr3.html")>SMMU_CB10_PMEVCNTR3</a></td><td class="hex">0x000001AE0C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_pmevtyper0.html")>SMMU_CB10_PMEVTYPER0</a></td><td class="hex">0x000001AE80</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_pmevtyper1.html")>SMMU_CB10_PMEVTYPER1</a></td><td class="hex">0x000001AE84</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_pmevtyper2.html")>SMMU_CB10_PMEVTYPER2</a></td><td class="hex">0x000001AE88</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_pmevtyper3.html")>SMMU_CB10_PMEVTYPER3</a></td><td class="hex">0x000001AE8C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_pmcfgr.html")>SMMU_CB10_PMCFGR</a></td><td class="hex">0x000001AF00</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00011F03</td><td>Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_pmcr.html")>SMMU_CB10_PMCR</a></td><td class="hex">0x000001AF04</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_pmceid.html")>SMMU_CB10_PMCEID</a></td><td class="hex">0x000001AF20</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00030303</td><td>Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_pmcntense.html")>SMMU_CB10_PMCNTENSE</a></td><td class="hex">0x000001AF40</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_pmcntenclr.html")>SMMU_CB10_PMCNTENCLR</a></td><td class="hex">0x000001AF44</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_pmcntenset.html")>SMMU_CB10_PMCNTENSET</a></td><td class="hex">0x000001AF48</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_pmintenclr.html")>SMMU_CB10_PMINTENCLR</a></td><td class="hex">0x000001AF4C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_pmovsclr.html")>SMMU_CB10_PMOVSCLR</a></td><td class="hex">0x000001AF50</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_pmovsset.html")>SMMU_CB10_PMOVSSET</a></td><td class="hex">0x000001AF58</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb10_pmauthstatus.html")>smmu_cb10_pmauthstatus</a></td><td class="hex">0x000001AFB8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000080</td><td>Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_sctlr.html")>SMMU_CB11_SCTLR</a></td><td class="hex">0x000001B000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000100</td><td>The System Control register provides the top level control of the translation system for the related Context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_actlr.html")>SMMU_CB11_ACTLR</a></td><td class="hex">0x000001B004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000003</td><td>The Auxillary Control register provides implementation specific configuration and control options.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_resume.html")>SMMU_CB11_RESUME</a></td><td class="hex">0x000001B008</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_tcr2.html")>SMMU_CB11_TCR2</a></td><td class="hex">0x000001B010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000060</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_ttbr0_low.html")>SMMU_CB11_TTBR0_low</a></td><td class="hex">0x000001B020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_ttbr0_high.html")>SMMU_CB11_TTBR0_high</a></td><td class="hex">0x000001B024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_ttbr1_low.html")>SMMU_CB11_TTBR1_low</a></td><td class="hex">0x000001B028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_ttbr1_high.html")>SMMU_CB11_TTBR1_high</a></td><td class="hex">0x000001B02C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_tcr_lpae.html")>SMMU_CB11_TCR_lpae</a></td><td class="hex">0x000001B030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_contextidr.html")>SMMU_CB11_CONTEXTIDR</a></td><td class="hex">0x000001B034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Identifies the current process identifier and the current address space identifier</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_prrr_mair0.html")>SMMU_CB11_PRRR_MAIR0</a></td><td class="hex">0x000001B038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_nmrr_mair1.html")>SMMU_CB11_NMRR_MAIR1</a></td><td class="hex">0x000001B03C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_fsr.html")>SMMU_CB11_FSR</a></td><td class="hex">0x000001B058</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides memory system fault status information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_fsrrestore.html")>SMMU_CB11_FSRRESTORE</a></td><td class="hex">0x000001B05C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Restores the state of SMMU_CBn_FSR, after a reset, for example.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_far_low.html")>SMMU_CB11_FAR_low</a></td><td class="hex">0x000001B060</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_far_high.html")>SMMU_CB11_FAR_high</a></td><td class="hex">0x000001B064</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_fsynr0.html")>SMMU_CB11_FSYNR0</a></td><td class="hex">0x000001B068</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Holds fault syndrome information about the memory access that caused a synchronous abort exception</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_ipafar_low.html")>SMMU_CB11_IPAFAR_low</a></td><td class="hex">0x000001B070</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Lower bits [31:0] Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_ipafar_high.html")>SMMU_CB11_IPAFAR_high</a></td><td class="hex">0x000001B074</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Upper bits [63:32] Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_tlbiva_low.html")>SMMU_CB11_TLBIVA_low</a></td><td class="hex">0x000001B600</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_tlbiva_high.html")>SMMU_CB11_TLBIVA_high</a></td><td class="hex">0x000001B604</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_tlbivaa_low.html")>SMMU_CB11_TLBIVAA_low</a></td><td class="hex">0x000001B608</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_tlbivaa_high.html")>SMMU_CB11_TLBIVAA_high</a></td><td class="hex">0x000001B60C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_tlbiasid.html")>SMMU_CB11_TLBIASID</a></td><td class="hex">0x000001B610</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the ASID provided as an argument</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_tlbiall.html")>SMMU_CB11_TLBIALL</a></td><td class="hex">0x000001B618</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_tlbival_low.html")>SMMU_CB11_TLBIVAL_low</a></td><td class="hex">0x000001B620</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_tlbival_high.html")>SMMU_CB11_TLBIVAL_high</a></td><td class="hex">0x000001B624</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_tlbivaal_low.html")>SMMU_CB11_TLBIVAAL_low</a></td><td class="hex">0x000001B628</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_tlbivaal_high.html")>SMMU_CB11_TLBIVAAL_high</a></td><td class="hex">0x000001B62C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_tlbiipas2_low.html")>SMMU_CB11_TLBIIPAS2_low</a></td><td class="hex">0x000001B630</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_tlbiipas2_high.html")>SMMU_CB11_TLBIIPAS2_high</a></td><td class="hex">0x000001B634</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_tlbiipas2l_low.html")>SMMU_CB11_TLBIIPAS2L_low</a></td><td class="hex">0x000001B638</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_tlbiipas2l_high.html")>SMMU_CB11_TLBIIPAS2L_high</a></td><td class="hex">0x000001B63C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_tlbsync.html")>SMMU_CB11_TLBSYNC</a></td><td class="hex">0x000001B7F0</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_tlbstatus.html")>SMMU_CB11_TLBSTATUS</a></td><td class="hex">0x000001B7F4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_pmevcntr0.html")>SMMU_CB11_PMEVCNTR0</a></td><td class="hex">0x000001BE00</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_pmevcntr1.html")>SMMU_CB11_PMEVCNTR1</a></td><td class="hex">0x000001BE04</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_pmevcntr2.html")>SMMU_CB11_PMEVCNTR2</a></td><td class="hex">0x000001BE08</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_pmevcntr3.html")>SMMU_CB11_PMEVCNTR3</a></td><td class="hex">0x000001BE0C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_pmevtyper0.html")>SMMU_CB11_PMEVTYPER0</a></td><td class="hex">0x000001BE80</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_pmevtyper1.html")>SMMU_CB11_PMEVTYPER1</a></td><td class="hex">0x000001BE84</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_pmevtyper2.html")>SMMU_CB11_PMEVTYPER2</a></td><td class="hex">0x000001BE88</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_pmevtyper3.html")>SMMU_CB11_PMEVTYPER3</a></td><td class="hex">0x000001BE8C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_pmcfgr.html")>SMMU_CB11_PMCFGR</a></td><td class="hex">0x000001BF00</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00011F03</td><td>Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_pmcr.html")>SMMU_CB11_PMCR</a></td><td class="hex">0x000001BF04</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_pmceid.html")>SMMU_CB11_PMCEID</a></td><td class="hex">0x000001BF20</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00030303</td><td>Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_pmcntense.html")>SMMU_CB11_PMCNTENSE</a></td><td class="hex">0x000001BF40</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_pmcntenclr.html")>SMMU_CB11_PMCNTENCLR</a></td><td class="hex">0x000001BF44</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_pmcntenset.html")>SMMU_CB11_PMCNTENSET</a></td><td class="hex">0x000001BF48</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_pmintenclr.html")>SMMU_CB11_PMINTENCLR</a></td><td class="hex">0x000001BF4C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_pmovsclr.html")>SMMU_CB11_PMOVSCLR</a></td><td class="hex">0x000001BF50</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_pmovsset.html")>SMMU_CB11_PMOVSSET</a></td><td class="hex">0x000001BF58</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb11_pmauthstatus.html")>smmu_cb11_pmauthstatus</a></td><td class="hex">0x000001BFB8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000080</td><td>Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_sctlr.html")>SMMU_CB12_SCTLR</a></td><td class="hex">0x000001C000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000100</td><td>The System Control register provides the top level control of the translation system for the related Context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_actlr.html")>SMMU_CB12_ACTLR</a></td><td class="hex">0x000001C004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000003</td><td>The Auxillary Control register provides implementation specific configuration and control options.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_resume.html")>SMMU_CB12_RESUME</a></td><td class="hex">0x000001C008</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_tcr2.html")>SMMU_CB12_TCR2</a></td><td class="hex">0x000001C010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000060</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_ttbr0_low.html")>SMMU_CB12_TTBR0_low</a></td><td class="hex">0x000001C020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_ttbr0_high.html")>SMMU_CB12_TTBR0_high</a></td><td class="hex">0x000001C024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_ttbr1_low.html")>SMMU_CB12_TTBR1_low</a></td><td class="hex">0x000001C028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_ttbr1_high.html")>SMMU_CB12_TTBR1_high</a></td><td class="hex">0x000001C02C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_tcr_lpae.html")>SMMU_CB12_TCR_lpae</a></td><td class="hex">0x000001C030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_contextidr.html")>SMMU_CB12_CONTEXTIDR</a></td><td class="hex">0x000001C034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Identifies the current process identifier and the current address space identifier</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_prrr_mair0.html")>SMMU_CB12_PRRR_MAIR0</a></td><td class="hex">0x000001C038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_nmrr_mair1.html")>SMMU_CB12_NMRR_MAIR1</a></td><td class="hex">0x000001C03C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_fsr.html")>SMMU_CB12_FSR</a></td><td class="hex">0x000001C058</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides memory system fault status information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_fsrrestore.html")>SMMU_CB12_FSRRESTORE</a></td><td class="hex">0x000001C05C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Restores the state of SMMU_CBn_FSR, after a reset, for example.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_far_low.html")>SMMU_CB12_FAR_low</a></td><td class="hex">0x000001C060</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_far_high.html")>SMMU_CB12_FAR_high</a></td><td class="hex">0x000001C064</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_fsynr0.html")>SMMU_CB12_FSYNR0</a></td><td class="hex">0x000001C068</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Holds fault syndrome information about the memory access that caused a synchronous abort exception</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_ipafar_low.html")>SMMU_CB12_IPAFAR_low</a></td><td class="hex">0x000001C070</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Lower bits [31:0] Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_ipafar_high.html")>SMMU_CB12_IPAFAR_high</a></td><td class="hex">0x000001C074</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Upper bits [63:32] Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_tlbiva_low.html")>SMMU_CB12_TLBIVA_low</a></td><td class="hex">0x000001C600</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_tlbiva_high.html")>SMMU_CB12_TLBIVA_high</a></td><td class="hex">0x000001C604</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_tlbivaa_low.html")>SMMU_CB12_TLBIVAA_low</a></td><td class="hex">0x000001C608</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_tlbivaa_high.html")>SMMU_CB12_TLBIVAA_high</a></td><td class="hex">0x000001C60C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_tlbiasid.html")>SMMU_CB12_TLBIASID</a></td><td class="hex">0x000001C610</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the ASID provided as an argument</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_tlbiall.html")>SMMU_CB12_TLBIALL</a></td><td class="hex">0x000001C618</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_tlbival_low.html")>SMMU_CB12_TLBIVAL_low</a></td><td class="hex">0x000001C620</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_tlbival_high.html")>SMMU_CB12_TLBIVAL_high</a></td><td class="hex">0x000001C624</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_tlbivaal_low.html")>SMMU_CB12_TLBIVAAL_low</a></td><td class="hex">0x000001C628</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_tlbivaal_high.html")>SMMU_CB12_TLBIVAAL_high</a></td><td class="hex">0x000001C62C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_tlbiipas2_low.html")>SMMU_CB12_TLBIIPAS2_low</a></td><td class="hex">0x000001C630</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_tlbiipas2_high.html")>SMMU_CB12_TLBIIPAS2_high</a></td><td class="hex">0x000001C634</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_tlbiipas2l_low.html")>SMMU_CB12_TLBIIPAS2L_low</a></td><td class="hex">0x000001C638</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_tlbiipas2l_high.html")>SMMU_CB12_TLBIIPAS2L_high</a></td><td class="hex">0x000001C63C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_tlbsync.html")>SMMU_CB12_TLBSYNC</a></td><td class="hex">0x000001C7F0</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_tlbstatus.html")>SMMU_CB12_TLBSTATUS</a></td><td class="hex">0x000001C7F4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_pmevcntr0.html")>SMMU_CB12_PMEVCNTR0</a></td><td class="hex">0x000001CE00</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_pmevcntr1.html")>SMMU_CB12_PMEVCNTR1</a></td><td class="hex">0x000001CE04</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_pmevcntr2.html")>SMMU_CB12_PMEVCNTR2</a></td><td class="hex">0x000001CE08</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_pmevcntr3.html")>SMMU_CB12_PMEVCNTR3</a></td><td class="hex">0x000001CE0C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_pmevtyper0.html")>SMMU_CB12_PMEVTYPER0</a></td><td class="hex">0x000001CE80</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_pmevtyper1.html")>SMMU_CB12_PMEVTYPER1</a></td><td class="hex">0x000001CE84</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_pmevtyper2.html")>SMMU_CB12_PMEVTYPER2</a></td><td class="hex">0x000001CE88</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_pmevtyper3.html")>SMMU_CB12_PMEVTYPER3</a></td><td class="hex">0x000001CE8C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_pmcfgr.html")>SMMU_CB12_PMCFGR</a></td><td class="hex">0x000001CF00</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00011F03</td><td>Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_pmcr.html")>SMMU_CB12_PMCR</a></td><td class="hex">0x000001CF04</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_pmceid.html")>SMMU_CB12_PMCEID</a></td><td class="hex">0x000001CF20</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00030303</td><td>Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_pmcntense.html")>SMMU_CB12_PMCNTENSE</a></td><td class="hex">0x000001CF40</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_pmcntenclr.html")>SMMU_CB12_PMCNTENCLR</a></td><td class="hex">0x000001CF44</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_pmcntenset.html")>SMMU_CB12_PMCNTENSET</a></td><td class="hex">0x000001CF48</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_pmintenclr.html")>SMMU_CB12_PMINTENCLR</a></td><td class="hex">0x000001CF4C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_pmovsclr.html")>SMMU_CB12_PMOVSCLR</a></td><td class="hex">0x000001CF50</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_pmovsset.html")>SMMU_CB12_PMOVSSET</a></td><td class="hex">0x000001CF58</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb12_pmauthstatus.html")>smmu_cb12_pmauthstatus</a></td><td class="hex">0x000001CFB8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000080</td><td>Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_sctlr.html")>SMMU_CB13_SCTLR</a></td><td class="hex">0x000001D000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000100</td><td>The System Control register provides the top level control of the translation system for the related Context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_actlr.html")>SMMU_CB13_ACTLR</a></td><td class="hex">0x000001D004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000003</td><td>The Auxillary Control register provides implementation specific configuration and control options.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_resume.html")>SMMU_CB13_RESUME</a></td><td class="hex">0x000001D008</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_tcr2.html")>SMMU_CB13_TCR2</a></td><td class="hex">0x000001D010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000060</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_ttbr0_low.html")>SMMU_CB13_TTBR0_low</a></td><td class="hex">0x000001D020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_ttbr0_high.html")>SMMU_CB13_TTBR0_high</a></td><td class="hex">0x000001D024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_ttbr1_low.html")>SMMU_CB13_TTBR1_low</a></td><td class="hex">0x000001D028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_ttbr1_high.html")>SMMU_CB13_TTBR1_high</a></td><td class="hex">0x000001D02C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_tcr_lpae.html")>SMMU_CB13_TCR_lpae</a></td><td class="hex">0x000001D030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_contextidr.html")>SMMU_CB13_CONTEXTIDR</a></td><td class="hex">0x000001D034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Identifies the current process identifier and the current address space identifier</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_prrr_mair0.html")>SMMU_CB13_PRRR_MAIR0</a></td><td class="hex">0x000001D038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_nmrr_mair1.html")>SMMU_CB13_NMRR_MAIR1</a></td><td class="hex">0x000001D03C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_fsr.html")>SMMU_CB13_FSR</a></td><td class="hex">0x000001D058</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides memory system fault status information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_fsrrestore.html")>SMMU_CB13_FSRRESTORE</a></td><td class="hex">0x000001D05C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Restores the state of SMMU_CBn_FSR, after a reset, for example.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_far_low.html")>SMMU_CB13_FAR_low</a></td><td class="hex">0x000001D060</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_far_high.html")>SMMU_CB13_FAR_high</a></td><td class="hex">0x000001D064</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_fsynr0.html")>SMMU_CB13_FSYNR0</a></td><td class="hex">0x000001D068</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Holds fault syndrome information about the memory access that caused a synchronous abort exception</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_ipafar_low.html")>SMMU_CB13_IPAFAR_low</a></td><td class="hex">0x000001D070</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Lower bits [31:0] Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_ipafar_high.html")>SMMU_CB13_IPAFAR_high</a></td><td class="hex">0x000001D074</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Upper bits [63:32] Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_tlbiva_low.html")>SMMU_CB13_TLBIVA_low</a></td><td class="hex">0x000001D600</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_tlbiva_high.html")>SMMU_CB13_TLBIVA_high</a></td><td class="hex">0x000001D604</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_tlbivaa_low.html")>SMMU_CB13_TLBIVAA_low</a></td><td class="hex">0x000001D608</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_tlbivaa_high.html")>SMMU_CB13_TLBIVAA_high</a></td><td class="hex">0x000001D60C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_tlbiasid.html")>SMMU_CB13_TLBIASID</a></td><td class="hex">0x000001D610</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the ASID provided as an argument</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_tlbiall.html")>SMMU_CB13_TLBIALL</a></td><td class="hex">0x000001D618</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_tlbival_low.html")>SMMU_CB13_TLBIVAL_low</a></td><td class="hex">0x000001D620</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_tlbival_high.html")>SMMU_CB13_TLBIVAL_high</a></td><td class="hex">0x000001D624</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_tlbivaal_low.html")>SMMU_CB13_TLBIVAAL_low</a></td><td class="hex">0x000001D628</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_tlbivaal_high.html")>SMMU_CB13_TLBIVAAL_high</a></td><td class="hex">0x000001D62C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_tlbiipas2_low.html")>SMMU_CB13_TLBIIPAS2_low</a></td><td class="hex">0x000001D630</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_tlbiipas2_high.html")>SMMU_CB13_TLBIIPAS2_high</a></td><td class="hex">0x000001D634</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_tlbiipas2l_low.html")>SMMU_CB13_TLBIIPAS2L_low</a></td><td class="hex">0x000001D638</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_tlbiipas2l_high.html")>SMMU_CB13_TLBIIPAS2L_high</a></td><td class="hex">0x000001D63C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_tlbsync.html")>SMMU_CB13_TLBSYNC</a></td><td class="hex">0x000001D7F0</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_tlbstatus.html")>SMMU_CB13_TLBSTATUS</a></td><td class="hex">0x000001D7F4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_pmevcntr0.html")>SMMU_CB13_PMEVCNTR0</a></td><td class="hex">0x000001DE00</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_pmevcntr1.html")>SMMU_CB13_PMEVCNTR1</a></td><td class="hex">0x000001DE04</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_pmevcntr2.html")>SMMU_CB13_PMEVCNTR2</a></td><td class="hex">0x000001DE08</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_pmevcntr3.html")>SMMU_CB13_PMEVCNTR3</a></td><td class="hex">0x000001DE0C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_pmevtyper0.html")>SMMU_CB13_PMEVTYPER0</a></td><td class="hex">0x000001DE80</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_pmevtyper1.html")>SMMU_CB13_PMEVTYPER1</a></td><td class="hex">0x000001DE84</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_pmevtyper2.html")>SMMU_CB13_PMEVTYPER2</a></td><td class="hex">0x000001DE88</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_pmevtyper3.html")>SMMU_CB13_PMEVTYPER3</a></td><td class="hex">0x000001DE8C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_pmcfgr.html")>SMMU_CB13_PMCFGR</a></td><td class="hex">0x000001DF00</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00011F03</td><td>Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_pmcr.html")>SMMU_CB13_PMCR</a></td><td class="hex">0x000001DF04</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_pmceid.html")>SMMU_CB13_PMCEID</a></td><td class="hex">0x000001DF20</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00030303</td><td>Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_pmcntense.html")>SMMU_CB13_PMCNTENSE</a></td><td class="hex">0x000001DF40</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_pmcntenclr.html")>SMMU_CB13_PMCNTENCLR</a></td><td class="hex">0x000001DF44</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_pmcntenset.html")>SMMU_CB13_PMCNTENSET</a></td><td class="hex">0x000001DF48</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_pmintenclr.html")>SMMU_CB13_PMINTENCLR</a></td><td class="hex">0x000001DF4C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_pmovsclr.html")>SMMU_CB13_PMOVSCLR</a></td><td class="hex">0x000001DF50</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_pmovsset.html")>SMMU_CB13_PMOVSSET</a></td><td class="hex">0x000001DF58</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb13_pmauthstatus.html")>smmu_cb13_pmauthstatus</a></td><td class="hex">0x000001DFB8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000080</td><td>Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_sctlr.html")>SMMU_CB14_SCTLR</a></td><td class="hex">0x000001E000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000100</td><td>The System Control register provides the top level control of the translation system for the related Context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_actlr.html")>SMMU_CB14_ACTLR</a></td><td class="hex">0x000001E004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000003</td><td>The Auxillary Control register provides implementation specific configuration and control options.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_resume.html")>SMMU_CB14_RESUME</a></td><td class="hex">0x000001E008</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_tcr2.html")>SMMU_CB14_TCR2</a></td><td class="hex">0x000001E010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000060</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_ttbr0_low.html")>SMMU_CB14_TTBR0_low</a></td><td class="hex">0x000001E020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_ttbr0_high.html")>SMMU_CB14_TTBR0_high</a></td><td class="hex">0x000001E024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_ttbr1_low.html")>SMMU_CB14_TTBR1_low</a></td><td class="hex">0x000001E028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_ttbr1_high.html")>SMMU_CB14_TTBR1_high</a></td><td class="hex">0x000001E02C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_tcr_lpae.html")>SMMU_CB14_TCR_lpae</a></td><td class="hex">0x000001E030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_contextidr.html")>SMMU_CB14_CONTEXTIDR</a></td><td class="hex">0x000001E034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Identifies the current process identifier and the current address space identifier</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_prrr_mair0.html")>SMMU_CB14_PRRR_MAIR0</a></td><td class="hex">0x000001E038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_nmrr_mair1.html")>SMMU_CB14_NMRR_MAIR1</a></td><td class="hex">0x000001E03C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_fsr.html")>SMMU_CB14_FSR</a></td><td class="hex">0x000001E058</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides memory system fault status information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_fsrrestore.html")>SMMU_CB14_FSRRESTORE</a></td><td class="hex">0x000001E05C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Restores the state of SMMU_CBn_FSR, after a reset, for example.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_far_low.html")>SMMU_CB14_FAR_low</a></td><td class="hex">0x000001E060</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_far_high.html")>SMMU_CB14_FAR_high</a></td><td class="hex">0x000001E064</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_fsynr0.html")>SMMU_CB14_FSYNR0</a></td><td class="hex">0x000001E068</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Holds fault syndrome information about the memory access that caused a synchronous abort exception</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_ipafar_low.html")>SMMU_CB14_IPAFAR_low</a></td><td class="hex">0x000001E070</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Lower bits [31:0] Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_ipafar_high.html")>SMMU_CB14_IPAFAR_high</a></td><td class="hex">0x000001E074</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Upper bits [63:32] Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_tlbiva_low.html")>SMMU_CB14_TLBIVA_low</a></td><td class="hex">0x000001E600</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_tlbiva_high.html")>SMMU_CB14_TLBIVA_high</a></td><td class="hex">0x000001E604</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_tlbivaa_low.html")>SMMU_CB14_TLBIVAA_low</a></td><td class="hex">0x000001E608</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_tlbivaa_high.html")>SMMU_CB14_TLBIVAA_high</a></td><td class="hex">0x000001E60C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_tlbiasid.html")>SMMU_CB14_TLBIASID</a></td><td class="hex">0x000001E610</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the ASID provided as an argument</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_tlbiall.html")>SMMU_CB14_TLBIALL</a></td><td class="hex">0x000001E618</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_tlbival_low.html")>SMMU_CB14_TLBIVAL_low</a></td><td class="hex">0x000001E620</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_tlbival_high.html")>SMMU_CB14_TLBIVAL_high</a></td><td class="hex">0x000001E624</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_tlbivaal_low.html")>SMMU_CB14_TLBIVAAL_low</a></td><td class="hex">0x000001E628</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_tlbivaal_high.html")>SMMU_CB14_TLBIVAAL_high</a></td><td class="hex">0x000001E62C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_tlbiipas2_low.html")>SMMU_CB14_TLBIIPAS2_low</a></td><td class="hex">0x000001E630</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_tlbiipas2_high.html")>SMMU_CB14_TLBIIPAS2_high</a></td><td class="hex">0x000001E634</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_tlbiipas2l_low.html")>SMMU_CB14_TLBIIPAS2L_low</a></td><td class="hex">0x000001E638</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_tlbiipas2l_high.html")>SMMU_CB14_TLBIIPAS2L_high</a></td><td class="hex">0x000001E63C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_tlbsync.html")>SMMU_CB14_TLBSYNC</a></td><td class="hex">0x000001E7F0</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_tlbstatus.html")>SMMU_CB14_TLBSTATUS</a></td><td class="hex">0x000001E7F4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_pmevcntr0.html")>SMMU_CB14_PMEVCNTR0</a></td><td class="hex">0x000001EE00</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_pmevcntr1.html")>SMMU_CB14_PMEVCNTR1</a></td><td class="hex">0x000001EE04</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_pmevcntr2.html")>SMMU_CB14_PMEVCNTR2</a></td><td class="hex">0x000001EE08</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_pmevcntr3.html")>SMMU_CB14_PMEVCNTR3</a></td><td class="hex">0x000001EE0C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_pmevtyper0.html")>SMMU_CB14_PMEVTYPER0</a></td><td class="hex">0x000001EE80</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_pmevtyper1.html")>SMMU_CB14_PMEVTYPER1</a></td><td class="hex">0x000001EE84</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_pmevtyper2.html")>SMMU_CB14_PMEVTYPER2</a></td><td class="hex">0x000001EE88</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_pmevtyper3.html")>SMMU_CB14_PMEVTYPER3</a></td><td class="hex">0x000001EE8C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_pmcfgr.html")>SMMU_CB14_PMCFGR</a></td><td class="hex">0x000001EF00</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00011F03</td><td>Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_pmcr.html")>SMMU_CB14_PMCR</a></td><td class="hex">0x000001EF04</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_pmceid.html")>SMMU_CB14_PMCEID</a></td><td class="hex">0x000001EF20</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00030303</td><td>Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_pmcntense.html")>SMMU_CB14_PMCNTENSE</a></td><td class="hex">0x000001EF40</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_pmcntenclr.html")>SMMU_CB14_PMCNTENCLR</a></td><td class="hex">0x000001EF44</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_pmcntenset.html")>SMMU_CB14_PMCNTENSET</a></td><td class="hex">0x000001EF48</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_pmintenclr.html")>SMMU_CB14_PMINTENCLR</a></td><td class="hex">0x000001EF4C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_pmovsclr.html")>SMMU_CB14_PMOVSCLR</a></td><td class="hex">0x000001EF50</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_pmovsset.html")>SMMU_CB14_PMOVSSET</a></td><td class="hex">0x000001EF58</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb14_pmauthstatus.html")>smmu_cb14_pmauthstatus</a></td><td class="hex">0x000001EFB8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000080</td><td>Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_sctlr.html")>SMMU_CB15_SCTLR</a></td><td class="hex">0x000001F000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000100</td><td>The System Control register provides the top level control of the translation system for the related Context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_actlr.html")>SMMU_CB15_ACTLR</a></td><td class="hex">0x000001F004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000003</td><td>The Auxillary Control register provides implementation specific configuration and control options.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_resume.html")>SMMU_CB15_RESUME</a></td><td class="hex">0x000001F008</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_tcr2.html")>SMMU_CB15_TCR2</a></td><td class="hex">0x000001F010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000060</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_ttbr0_low.html")>SMMU_CB15_TTBR0_low</a></td><td class="hex">0x000001F020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_ttbr0_high.html")>SMMU_CB15_TTBR0_high</a></td><td class="hex">0x000001F024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_ttbr1_low.html")>SMMU_CB15_TTBR1_low</a></td><td class="hex">0x000001F028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_ttbr1_high.html")>SMMU_CB15_TTBR1_high</a></td><td class="hex">0x000001F02C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table Base register 0 holds the base address of the translation table 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_tcr_lpae.html")>SMMU_CB15_TCR_lpae</a></td><td class="hex">0x000001F030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_contextidr.html")>SMMU_CB15_CONTEXTIDR</a></td><td class="hex">0x000001F034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Identifies the current process identifier and the current address space identifier</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_prrr_mair0.html")>SMMU_CB15_PRRR_MAIR0</a></td><td class="hex">0x000001F038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_nmrr_mair1.html")>SMMU_CB15_NMRR_MAIR1</a></td><td class="hex">0x000001F03C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_fsr.html")>SMMU_CB15_FSR</a></td><td class="hex">0x000001F058</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides memory system fault status information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_fsrrestore.html")>SMMU_CB15_FSRRESTORE</a></td><td class="hex">0x000001F05C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Restores the state of SMMU_CBn_FSR, after a reset, for example.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_far_low.html")>SMMU_CB15_FAR_low</a></td><td class="hex">0x000001F060</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_far_high.html")>SMMU_CB15_FAR_high</a></td><td class="hex">0x000001F064</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_fsynr0.html")>SMMU_CB15_FSYNR0</a></td><td class="hex">0x000001F068</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Holds fault syndrome information about the memory access that caused a synchronous abort exception</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_ipafar_low.html")>SMMU_CB15_IPAFAR_low</a></td><td class="hex">0x000001F070</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Lower bits [31:0] Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_ipafar_high.html")>SMMU_CB15_IPAFAR_high</a></td><td class="hex">0x000001F074</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The stage 1 IPA Fault Address Upper bits [63:32] Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_tlbiva_low.html")>SMMU_CB15_TLBIVA_low</a></td><td class="hex">0x000001F600</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_tlbiva_high.html")>SMMU_CB15_TLBIVA_high</a></td><td class="hex">0x000001F604</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_tlbivaa_low.html")>SMMU_CB15_TLBIVAA_low</a></td><td class="hex">0x000001F608</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_tlbivaa_high.html")>SMMU_CB15_TLBIVAA_high</a></td><td class="hex">0x000001F60C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_tlbiasid.html")>SMMU_CB15_TLBIASID</a></td><td class="hex">0x000001F610</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the ASID provided as an argument</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_tlbiall.html")>SMMU_CB15_TLBIALL</a></td><td class="hex">0x000001F618</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_tlbival_low.html")>SMMU_CB15_TLBIVAL_low</a></td><td class="hex">0x000001F620</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_tlbival_high.html")>SMMU_CB15_TLBIVAL_high</a></td><td class="hex">0x000001F624</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_tlbivaal_low.html")>SMMU_CB15_TLBIVAAL_low</a></td><td class="hex">0x000001F628</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_tlbivaal_high.html")>SMMU_CB15_TLBIVAAL_high</a></td><td class="hex">0x000001F62C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_tlbiipas2_low.html")>SMMU_CB15_TLBIIPAS2_low</a></td><td class="hex">0x000001F630</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_tlbiipas2_high.html")>SMMU_CB15_TLBIIPAS2_high</a></td><td class="hex">0x000001F634</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates all unlocked TLB entries that match the IPA provided</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_tlbiipas2l_low.html")>SMMU_CB15_TLBIIPAS2L_low</a></td><td class="hex">0x000001F638</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_tlbiipas2l_high.html")>SMMU_CB15_TLBIIPAS2L_high</a></td><td class="hex">0x000001F63C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_tlbsync.html")>SMMU_CB15_TLBSYNC</a></td><td class="hex">0x000001F7F0</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_tlbstatus.html")>SMMU_CB15_TLBSTATUS</a></td><td class="hex">0x000001F7F4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_pmevcntr0.html")>SMMU_CB15_PMEVCNTR0</a></td><td class="hex">0x000001FE00</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_pmevcntr1.html")>SMMU_CB15_PMEVCNTR1</a></td><td class="hex">0x000001FE04</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_pmevcntr2.html")>SMMU_CB15_PMEVCNTR2</a></td><td class="hex">0x000001FE08</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_pmevcntr3.html")>SMMU_CB15_PMEVCNTR3</a></td><td class="hex">0x000001FE0C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_pmevtyper0.html")>SMMU_CB15_PMEVTYPER0</a></td><td class="hex">0x000001FE80</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_pmevtyper1.html")>SMMU_CB15_PMEVTYPER1</a></td><td class="hex">0x000001FE84</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_pmevtyper2.html")>SMMU_CB15_PMEVTYPER2</a></td><td class="hex">0x000001FE88</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_pmevtyper3.html")>SMMU_CB15_PMEVTYPER3</a></td><td class="hex">0x000001FE8C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_pmcfgr.html")>SMMU_CB15_PMCFGR</a></td><td class="hex">0x000001FF00</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00011F03</td><td>Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_pmcr.html")>SMMU_CB15_PMCR</a></td><td class="hex">0x000001FF04</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_pmceid.html")>SMMU_CB15_PMCEID</a></td><td class="hex">0x000001FF20</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00030303</td><td>Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_pmcntense.html")>SMMU_CB15_PMCNTENSE</a></td><td class="hex">0x000001FF40</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_pmcntenclr.html")>SMMU_CB15_PMCNTENCLR</a></td><td class="hex">0x000001FF44</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_pmcntenset.html")>SMMU_CB15_PMCNTENSET</a></td><td class="hex">0x000001FF48</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_pmintenclr.html")>SMMU_CB15_PMINTENCLR</a></td><td class="hex">0x000001FF4C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_pmovsclr.html")>SMMU_CB15_PMOVSCLR</a></td><td class="hex">0x000001FF50</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_pmovsset.html")>SMMU_CB15_PMOVSSET</a></td><td class="hex">0x000001FF58</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("smmu500___smmu_cb15_pmauthstatus.html")>smmu_cb15_pmauthstatus</a></td><td class="hex">0x000001FFB8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000080</td><td>Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions</td></tr>
</table>
<p id=foot class=footer></p>
</body>
</html>