{:input (genetic.crossover/dumb-crossover 468650233 (genetic.mutation/change-names-remove-clause 1659706162 (genetic.mutation/change-constant-value 979250263 (genetic.mutation/change-names-remove-clause 1290753624 (genetic.crossover/dumb-crossover 970656263 (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif") (genetic.representation/genetic-representation "examples/57281.AE846E31.blif"))))) (genetic.mutation/change-constant-value 1634577162 (genetic.mutation/change-constant-value 1673778805 (genetic.mutation/change-constant-value 1880459976 (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire6_:missing , wire7_37, \\wire8_:missing , wire10, wire11_39, wire12_39, wire14_39, wire15_39, wire16_41, wire17_39, wire18_39, wire19_47, wire20_50, wire21_54);\n  wire \\:missing_edge ;\n  wire wire0;\n  input wire10;\n  wire wire10;\n  wire wire10_41;\n  wire wire10_42;\n  wire wire10_45;\n  wire wire10_47;\n  wire wire10_49;\n  wire wire10_59;\n  wire wire10_60;\n  output wire11_39;\n  wire wire11_39;\n  output wire12_39;\n  wire wire12_39;\n  output wire14_39;\n  wire wire14_39;\n  output wire15_39;\n  wire wire15_39;\n  output wire16_41;\n  wire wire16_41;\n  output wire17_39;\n  wire wire17_39;\n  output wire18_39;\n  wire wire18_39;\n  output wire19_47;\n  wire wire19_47;\n  output wire20_50;\n  wire wire20_50;\n  output wire21_54;\n  wire wire21_54;\n  wire wire23;\n  wire wire24_34;\n  wire wire25_53;\n  wire wire25_55;\n  wire wire25_56;\n  wire wire26_39;\n  wire \\wire26_:missing ;\n  wire wire27_39;\n  wire wire27_59;\n  wire wire28_39;\n  wire wire29_39;\n  wire wire29_40;\n  wire wire30_39;\n  wire wire30_42;\n  wire \\wire30_:missing ;\n  wire wire31_43;\n  wire \\wire31_:missing ;\n  wire \\wire33_:missing ;\n  wire wire35_36;\n  wire \\wire45_:missing ;\n  wire \\wire46_48_32_40_56_61_44_34_:missing_38_10_52 ;\n  wire \\wire4_:missing ;\n  wire wire53_54;\n  wire wire57_58;\n  input \\wire6_:missing ;\n  wire \\wire6_:missing ;\n  input wire7_37;\n  wire wire7_37;\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_32 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_51 ;\n  wire \\wire:missing_52 ;\n  wire \\wire:missing_60 ;\n  wire \\wire:missing_61 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire30_:missing  = 4'h8 >> { wire30_39, wire30_42 };\n  assign \\wire31_:missing  = 4'h8 >> { \\wire:missing_edge , wire31_43 };\n  assign \\wire4_:missing  = 4'h2 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire24_34, \\wire:missing_edge  };\n  assign wire25_53 = 4'h8 >> { wire25_56, wire25_55 };\n  assign \\wire26_:missing  = 4'h8 >> { wire26_39, wire26_39 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire27_39, wire27_59 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire28_39, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire29_40, wire29_39 };\n  assign wire0 = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire23 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_61  = \\wire46_48_32_40_56_61_44_34_:missing_38_10_52 ;\n  assign \\wire:missing_60  = wire10_60;\n  assign wire27_59 = wire10_59;\n  assign \\wire:missing_edge  = wire57_58;\n  assign wire57_58 = \\wire:missing_edge ;\n  assign wire25_56 = \\wire46_48_32_40_56_61_44_34_:missing_38_10_52 ;\n  assign wire25_55 = \\wire:missing_edge ;\n  assign wire21_54 = wire53_54;\n  assign wire53_54 = wire25_53;\n  assign \\wire:missing_52  = \\wire46_48_32_40_56_61_44_34_:missing_38_10_52 ;\n  assign \\wire:missing_51  = \\wire:missing_edge ;\n  assign wire20_50 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire10_49;\n  assign \\wire:missing_edge  = \\wire46_48_32_40_56_61_44_34_:missing_38_10_52 ;\n  assign wire19_47 = wire10_47;\n  assign \\wire:missing_edge  = \\wire46_48_32_40_56_61_44_34_:missing_38_10_52 ;\n  assign \\wire45_:missing  = wire10_45;\n  assign \\wire:missing_edge  = \\wire46_48_32_40_56_61_44_34_:missing_38_10_52 ;\n  assign wire31_43 = \\wire:missing_edge ;\n  assign wire30_42 = wire10_42;\n  assign wire16_41 = wire10_41;\n  assign wire29_40 = \\wire46_48_32_40_56_61_44_34_:missing_38_10_52 ;\n  assign \\wire:missing_39  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire46_48_32_40_56_61_44_34_:missing_38_10_52 ;\n  assign \\wire:missing_edge  = wire7_37;\n  assign \\wire:missing_edge  = wire35_36;\n  assign wire35_36 = \\wire:missing_edge ;\n  assign wire24_34 = \\wire46_48_32_40_56_61_44_34_:missing_38_10_52 ;\n  assign \\wire33_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_32  = \\wire46_48_32_40_56_61_44_34_:missing_38_10_52 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:3.1-118.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire6_:missing , wire7_37, \\wire8_:missing , wire10, wire11_39, wire12_39, wire14_39, wire15_39, wire16_41, wire17_39, wire18_39, wire19_47, wire20_50, wire21_54);\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:5.8-5.13\" *)\n  wire wire0;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:6.9-6.15\" *)\n  input wire10;\n  wire wire10;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:8.8-8.17\" *)\n  wire wire10_41;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:11.8-11.17\" *)\n  wire wire10_47;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:12.8-12.17\" *)\n  wire wire10_49;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:15.10-15.19\" *)\n  output wire11_39;\n  wire wire11_39;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:17.10-17.19\" *)\n  output wire12_39;\n  wire wire12_39;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:19.10-19.19\" *)\n  output wire14_39;\n  wire wire14_39;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:21.10-21.19\" *)\n  output wire15_39;\n  wire wire15_39;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:23.10-23.19\" *)\n  output wire16_41;\n  wire wire16_41;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:25.10-25.19\" *)\n  output wire17_39;\n  wire wire17_39;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:27.10-27.19\" *)\n  output wire18_39;\n  wire wire18_39;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:29.10-29.19\" *)\n  output wire19_47;\n  wire wire19_47;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:31.10-31.19\" *)\n  output wire20_50;\n  wire wire20_50;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:33.10-33.19\" *)\n  output wire21_54;\n  wire wire21_54;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:35.8-35.14\" *)\n  wire wire23;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:36.8-36.17\" *)\n  wire wire24_34;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:37.8-37.17\" *)\n  wire wire25_53;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:38.8-38.17\" *)\n  wire wire25_55;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:39.8-39.17\" *)\n  wire wire25_56;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:46.8-46.17\" *)\n  wire wire29_40;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:50.8-50.17\" *)\n  wire wire31_43;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:51.8-51.24\" *)\n  wire \\wire31_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:52.8-52.24\" *)\n  wire \\wire33_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:53.8-53.17\" *)\n  wire wire35_36;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:55.8-55.54\" *)\n  wire \\wire46_48_32_40_56_61_44_34_:missing_38_10_52 ;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:56.8-56.23\" *)\n  wire \\wire4_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:57.8-57.17\" *)\n  wire wire53_54;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:58.8-58.17\" *)\n  wire wire57_58;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:59.9-59.24\" *)\n  input \\wire6_:missing ;\n  wire \\wire6_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:61.9-61.17\" *)\n  input wire7_37;\n  wire wire7_37;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:63.9-63.24\" *)\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:65.8-65.24\" *)\n  wire \\wire:missing_32 ;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:66.8-66.24\" *)\n  wire \\wire:missing_39 ;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:67.8-67.24\" *)\n  wire \\wire:missing_51 ;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:68.8-68.24\" *)\n  wire \\wire:missing_52 ;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:70.8-70.24\" *)\n  wire \\wire:missing_61 ;\n  (* src = \"/tmp/fuzzmount745B5940/2D45F03B.v:71.9-71.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0 = 1'h1;\n  assign wire10_41 = 1'hx;\n  assign wire10_47 = 1'hx;\n  assign wire10_49 = 1'h0;\n  assign wire11_39 = 1'hx;\n  assign wire12_39 = 1'hx;\n  assign wire14_39 = 1'hx;\n  assign wire15_39 = 1'hx;\n  assign wire16_41 = 1'hx;\n  assign wire17_39 = 1'hx;\n  assign wire18_39 = 1'hx;\n  assign wire19_47 = 1'hx;\n  assign wire20_50 = 1'h0;\n  assign wire21_54 = 1'h0;\n  assign wire23 = 1'h0;\n  assign wire24_34 = 1'h0;\n  assign wire25_53 = 1'h0;\n  assign wire25_55 = 1'h0;\n  assign wire25_56 = 1'h0;\n  assign wire29_40 = 1'h0;\n  assign wire31_43 = 1'h0;\n  assign \\wire31_:missing  = 1'h0;\n  assign \\wire33_:missing  = 1'h0;\n  assign wire35_36 = 1'h0;\n  assign \\wire46_48_32_40_56_61_44_34_:missing_38_10_52  = 1'h0;\n  assign \\wire4_:missing  = 1'h0;\n  assign wire53_54 = 1'h0;\n  assign wire57_58 = 1'h0;\n  assign wire7_37 = 1'h0;\n  assign \\wire:missing_32  = 1'h0;\n  assign \\wire:missing_39  = 1'h0;\n  assign \\wire:missing_51  = 1'h0;\n  assign \\wire:missing_52  = 1'h0;\n  assign \\wire:missing_61  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  0:06:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3/src/top.v'.\nSBY  0:06:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] Copy '/tmp/fuzzmount745B5940/2D45F03B.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3/src/2D45F03B.v'.\nSBY  0:06:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] Copy '/tmp/fuzzmount745B5940/2D45F03B.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3/src/2D45F03B.post.v'.\nSBY  0:06:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] engine_0: abc pdr\nSBY  0:06:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  0:06:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] base: /tmp/fuzzmount745B5940/top.v:34: Warning: Identifier `\\clk' is implicitly declared.\nSBY  0:06:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/2D45F03B.v:80$93_Y [0] between cell $shr$/tmp/fuzzmount745B5940/2D45F03B.v:80$93.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:06:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/2D45F03B.v:81$94_Y [0] between cell $shr$/tmp/fuzzmount745B5940/2D45F03B.v:81$94.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:06:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/2D45F03B.v:82$95_Y [0] between cell $shr$/tmp/fuzzmount745B5940/2D45F03B.v:82$95.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:06:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] base: Warning: Wire presynth.\\wire19_47 is used but has no driver.\nSBY  0:06:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] base: Warning: Wire presynth.\\wire18_39 is used but has no driver.\nSBY  0:06:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] base: Warning: Wire presynth.\\wire17_39 is used but has no driver.\nSBY  0:06:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] base: Warning: Wire presynth.\\wire16_41 is used but has no driver.\nSBY  0:06:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] base: Warning: Wire presynth.\\wire15_39 is used but has no driver.\nSBY  0:06:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] base: Warning: Wire presynth.\\wire14_39 is used but has no driver.\nSBY  0:06:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] base: Warning: Wire presynth.\\wire12_39 is used but has no driver.\nSBY  0:06:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] base: Warning: Wire presynth.\\wire11_39 is used but has no driver.\nSBY  0:06:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] base: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:06:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] base: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY  0:06:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] base: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY  0:06:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] base: finished (returncode=0)\nSBY  0:06:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  0:06:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] aig: Warning: Wire presynth.\\wire19_47 is used but has no driver.\nSBY  0:06:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] aig: Warning: Wire presynth.\\wire18_39 is used but has no driver.\nSBY  0:06:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] aig: Warning: Wire presynth.\\wire17_39 is used but has no driver.\nSBY  0:06:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] aig: Warning: Wire presynth.\\wire16_41 is used but has no driver.\nSBY  0:06:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] aig: Warning: Wire presynth.\\wire15_39 is used but has no driver.\nSBY  0:06:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] aig: Warning: Wire presynth.\\wire14_39 is used but has no driver.\nSBY  0:06:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] aig: Warning: Wire presynth.\\wire12_39 is used but has no driver.\nSBY  0:06:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] aig: Warning: Wire presynth.\\wire11_39 is used but has no driver.\nSBY  0:06:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] aig: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY  0:06:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] aig: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY  0:06:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] aig: finished (returncode=0)\nSBY  0:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  0:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  0:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] engine_0: Warning: The network has no constraints.\nSBY  0:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  0:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] engine_0: finished (returncode=0)\nSBY  0:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] engine_0: Status returned by engine: FAIL\nSBY  0:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  0:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  0:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] summary: engine_0 (abc pdr) returned FAIL\nSBY  0:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3'.\nSBY  0:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo2672n3] DONE (FAIL, rc=2)\n", :err ""}}}