ARM GAS  C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"system_stm32c0xx.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SystemInit,"ax",%progbits
  16              		.align	1
  17              		.global	SystemInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	SystemInit:
  25              	.LFB230:
  26              		.file 1 "Core/Src/system_stm32c0xx.c"
   1:Core/Src/system_stm32c0xx.c **** /**
   2:Core/Src/system_stm32c0xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32c0xx.c ****   * @file    system_stm32c0xx.c
   4:Core/Src/system_stm32c0xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32c0xx.c ****   * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer System Source File
   6:Core/Src/system_stm32c0xx.c ****   *
   7:Core/Src/system_stm32c0xx.c ****   *   This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32c0xx.c ****   *   user application:
   9:Core/Src/system_stm32c0xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:Core/Src/system_stm32c0xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32c0xx.c ****   *                      the "startup_stm32c0xx.s" file.
  12:Core/Src/system_stm32c0xx.c ****   *
  13:Core/Src/system_stm32c0xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32c0xx.c ****   *                                  by the user application to setup the SysTick
  15:Core/Src/system_stm32c0xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32c0xx.c ****   *
  17:Core/Src/system_stm32c0xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32c0xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32c0xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32c0xx.c ****   *
  21:Core/Src/system_stm32c0xx.c ****   ******************************************************************************
  22:Core/Src/system_stm32c0xx.c ****   * @attention
  23:Core/Src/system_stm32c0xx.c ****   *
  24:Core/Src/system_stm32c0xx.c ****   * Copyright (c) 2022 STMicroelectronics.
  25:Core/Src/system_stm32c0xx.c ****   * All rights reserved.
  26:Core/Src/system_stm32c0xx.c ****   *
  27:Core/Src/system_stm32c0xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  28:Core/Src/system_stm32c0xx.c ****   * in the root directory of this software component.
  29:Core/Src/system_stm32c0xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  30:Core/Src/system_stm32c0xx.c ****   *
  31:Core/Src/system_stm32c0xx.c ****   ******************************************************************************
  32:Core/Src/system_stm32c0xx.c ****   */
ARM GAS  C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s 			page 2


  33:Core/Src/system_stm32c0xx.c **** 
  34:Core/Src/system_stm32c0xx.c **** /** @addtogroup CMSIS
  35:Core/Src/system_stm32c0xx.c ****   * @{
  36:Core/Src/system_stm32c0xx.c ****   */
  37:Core/Src/system_stm32c0xx.c **** 
  38:Core/Src/system_stm32c0xx.c **** /** @addtogroup stm32c0xx_system
  39:Core/Src/system_stm32c0xx.c ****   * @{
  40:Core/Src/system_stm32c0xx.c ****   */
  41:Core/Src/system_stm32c0xx.c **** 
  42:Core/Src/system_stm32c0xx.c **** /** @addtogroup STM32C0xx_System_Private_Includes
  43:Core/Src/system_stm32c0xx.c ****   * @{
  44:Core/Src/system_stm32c0xx.c ****   */
  45:Core/Src/system_stm32c0xx.c **** 
  46:Core/Src/system_stm32c0xx.c **** #include "stm32c0xx.h"
  47:Core/Src/system_stm32c0xx.c **** 
  48:Core/Src/system_stm32c0xx.c **** #if !defined  (HSE_VALUE)
  49:Core/Src/system_stm32c0xx.c **** #define HSE_VALUE    (48000000UL)    /*!< Value of the External oscillator in Hz */
  50:Core/Src/system_stm32c0xx.c **** #endif /* HSE_VALUE */
  51:Core/Src/system_stm32c0xx.c **** 
  52:Core/Src/system_stm32c0xx.c **** #if !defined  (HSI_VALUE)
  53:Core/Src/system_stm32c0xx.c ****   #define HSI_VALUE  (48000000UL)   /*!< Value of the Internal oscillator in Hz*/
  54:Core/Src/system_stm32c0xx.c **** #endif /* HSI_VALUE */
  55:Core/Src/system_stm32c0xx.c **** 
  56:Core/Src/system_stm32c0xx.c **** #if !defined  (LSI_VALUE)
  57:Core/Src/system_stm32c0xx.c ****  #define LSI_VALUE   (32000UL)     /*!< Value of LSI in Hz*/
  58:Core/Src/system_stm32c0xx.c **** #endif /* LSI_VALUE */
  59:Core/Src/system_stm32c0xx.c **** 
  60:Core/Src/system_stm32c0xx.c **** #if !defined  (LSE_VALUE)
  61:Core/Src/system_stm32c0xx.c ****   #define LSE_VALUE  (32768UL)      /*!< Value of LSE in Hz*/
  62:Core/Src/system_stm32c0xx.c **** #endif /* LSE_VALUE */
  63:Core/Src/system_stm32c0xx.c **** 
  64:Core/Src/system_stm32c0xx.c **** #if defined(RCC_HSI48_SUPPORT)
  65:Core/Src/system_stm32c0xx.c **** #if !defined  (HSI48_VALUE)
  66:Core/Src/system_stm32c0xx.c **** #define HSI48_VALUE  48000000U  /*!< Value of the HSI48 oscillator in Hz */
  67:Core/Src/system_stm32c0xx.c **** #endif /* HSI48_VALUE */
  68:Core/Src/system_stm32c0xx.c **** #endif /* RCC_HSI48_SUPPORT */
  69:Core/Src/system_stm32c0xx.c **** 
  70:Core/Src/system_stm32c0xx.c **** /**
  71:Core/Src/system_stm32c0xx.c ****   * @}
  72:Core/Src/system_stm32c0xx.c ****   */
  73:Core/Src/system_stm32c0xx.c **** 
  74:Core/Src/system_stm32c0xx.c **** /** @addtogroup STM32C0xx_System_Private_TypesDefinitions
  75:Core/Src/system_stm32c0xx.c ****   * @{
  76:Core/Src/system_stm32c0xx.c ****   */
  77:Core/Src/system_stm32c0xx.c **** 
  78:Core/Src/system_stm32c0xx.c **** /**
  79:Core/Src/system_stm32c0xx.c ****   * @}
  80:Core/Src/system_stm32c0xx.c ****   */
  81:Core/Src/system_stm32c0xx.c **** 
  82:Core/Src/system_stm32c0xx.c **** /** @addtogroup STM32C0xx_System_Private_Defines
  83:Core/Src/system_stm32c0xx.c ****   * @{
  84:Core/Src/system_stm32c0xx.c ****   */
  85:Core/Src/system_stm32c0xx.c **** 
  86:Core/Src/system_stm32c0xx.c **** /************************* Miscellaneous Configuration ************************/
  87:Core/Src/system_stm32c0xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
  88:Core/Src/system_stm32c0xx.c ****      Internal SRAM. */
  89:Core/Src/system_stm32c0xx.c **** //#define VECT_TAB_SRAM 
ARM GAS  C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s 			page 3


  90:Core/Src/system_stm32c0xx.c **** #define VECT_TAB_OFFSET  0x0U /*!< Vector Table base offset field.
  91:Core/Src/system_stm32c0xx.c ****                                    This value must be a multiple of 0x100. */
  92:Core/Src/system_stm32c0xx.c **** /******************************************************************************/
  93:Core/Src/system_stm32c0xx.c **** /**
  94:Core/Src/system_stm32c0xx.c ****   * @}
  95:Core/Src/system_stm32c0xx.c ****   */
  96:Core/Src/system_stm32c0xx.c **** 
  97:Core/Src/system_stm32c0xx.c **** /** @addtogroup STM32C0xx_System_Private_Macros
  98:Core/Src/system_stm32c0xx.c ****   * @{
  99:Core/Src/system_stm32c0xx.c ****   */
 100:Core/Src/system_stm32c0xx.c **** 
 101:Core/Src/system_stm32c0xx.c **** /**
 102:Core/Src/system_stm32c0xx.c ****   * @}
 103:Core/Src/system_stm32c0xx.c ****   */
 104:Core/Src/system_stm32c0xx.c **** 
 105:Core/Src/system_stm32c0xx.c **** /** @addtogroup STM32C0xx_System_Private_Variables
 106:Core/Src/system_stm32c0xx.c ****   * @{
 107:Core/Src/system_stm32c0xx.c ****   */
 108:Core/Src/system_stm32c0xx.c ****   /* The SystemCoreClock variable is updated in three ways:
 109:Core/Src/system_stm32c0xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 110:Core/Src/system_stm32c0xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 111:Core/Src/system_stm32c0xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 112:Core/Src/system_stm32c0xx.c ****          Note: If you use this function to configure the system clock; then there
 113:Core/Src/system_stm32c0xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 114:Core/Src/system_stm32c0xx.c ****                variable is updated automatically.
 115:Core/Src/system_stm32c0xx.c ****   */
 116:Core/Src/system_stm32c0xx.c ****   uint32_t SystemCoreClock = 12000000UL;
 117:Core/Src/system_stm32c0xx.c **** 
 118:Core/Src/system_stm32c0xx.c ****   const uint32_t AHBPrescTable[16UL] = {0UL, 0UL, 0UL, 0UL, 0UL, 0UL, 0UL, 0UL, 1UL, 2UL, 3UL, 4UL,
 119:Core/Src/system_stm32c0xx.c ****   const uint32_t APBPrescTable[8UL] =  {0UL, 0UL, 0UL, 0UL, 1UL, 2UL, 3UL, 4UL};
 120:Core/Src/system_stm32c0xx.c **** 
 121:Core/Src/system_stm32c0xx.c **** /**
 122:Core/Src/system_stm32c0xx.c ****   * @}
 123:Core/Src/system_stm32c0xx.c ****   */
 124:Core/Src/system_stm32c0xx.c **** 
 125:Core/Src/system_stm32c0xx.c **** /** @addtogroup STM32C0xx_System_Private_FunctionPrototypes
 126:Core/Src/system_stm32c0xx.c ****   * @{
 127:Core/Src/system_stm32c0xx.c ****   */
 128:Core/Src/system_stm32c0xx.c **** 
 129:Core/Src/system_stm32c0xx.c **** /**
 130:Core/Src/system_stm32c0xx.c ****   * @}
 131:Core/Src/system_stm32c0xx.c ****   */
 132:Core/Src/system_stm32c0xx.c **** 
 133:Core/Src/system_stm32c0xx.c **** /** @addtogroup STM32C0xx_System_Private_Functions
 134:Core/Src/system_stm32c0xx.c ****   * @{
 135:Core/Src/system_stm32c0xx.c ****   */
 136:Core/Src/system_stm32c0xx.c **** 
 137:Core/Src/system_stm32c0xx.c **** /**
 138:Core/Src/system_stm32c0xx.c ****   * @brief  Setup the microcontroller system.
 139:Core/Src/system_stm32c0xx.c ****   * @param  None
 140:Core/Src/system_stm32c0xx.c ****   * @retval None
 141:Core/Src/system_stm32c0xx.c ****   */
 142:Core/Src/system_stm32c0xx.c **** void SystemInit(void)
 143:Core/Src/system_stm32c0xx.c **** {
  27              		.loc 1 143 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s 			page 4


  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 144:Core/Src/system_stm32c0xx.c ****   
 145:Core/Src/system_stm32c0xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 146:Core/Src/system_stm32c0xx.c **** #ifdef VECT_TAB_SRAM
 147:Core/Src/system_stm32c0xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 148:Core/Src/system_stm32c0xx.c **** #else
 149:Core/Src/system_stm32c0xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
  32              		.loc 1 149 3 view .LVU1
  33              		.loc 1 149 13 is_stmt 0 view .LVU2
  34 0000 024B     		ldr	r3, .L2
  35 0002 8022     		movs	r2, #128
  36 0004 1205     		lsls	r2, r2, #20
  37 0006 9A60     		str	r2, [r3, #8]
 150:Core/Src/system_stm32c0xx.c **** #endif
 151:Core/Src/system_stm32c0xx.c **** }
  38              		.loc 1 151 1 view .LVU3
  39              		@ sp needed
  40 0008 7047     		bx	lr
  41              	.L3:
  42 000a C046     		.align	2
  43              	.L2:
  44 000c 00ED00E0 		.word	-536810240
  45              		.cfi_endproc
  46              	.LFE230:
  48              		.global	__aeabi_uidiv
  49              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  50              		.align	1
  51              		.global	SystemCoreClockUpdate
  52              		.syntax unified
  53              		.code	16
  54              		.thumb_func
  55              		.fpu softvfp
  57              	SystemCoreClockUpdate:
  58              	.LFB231:
 152:Core/Src/system_stm32c0xx.c **** 
 153:Core/Src/system_stm32c0xx.c **** /**
 154:Core/Src/system_stm32c0xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 155:Core/Src/system_stm32c0xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 156:Core/Src/system_stm32c0xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 157:Core/Src/system_stm32c0xx.c ****   *         other parameters.
 158:Core/Src/system_stm32c0xx.c ****   *
 159:Core/Src/system_stm32c0xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 160:Core/Src/system_stm32c0xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 161:Core/Src/system_stm32c0xx.c ****   *         based on this variable will be incorrect.
 162:Core/Src/system_stm32c0xx.c ****   *
 163:Core/Src/system_stm32c0xx.c ****   * @note   - The system frequency computed by this function is not the real
 164:Core/Src/system_stm32c0xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 165:Core/Src/system_stm32c0xx.c ****   *           constant and the selected clock source:
 166:Core/Src/system_stm32c0xx.c ****   *
 167:Core/Src/system_stm32c0xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**) / HSI divis
 168:Core/Src/system_stm32c0xx.c ****   *
 169:Core/Src/system_stm32c0xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 170:Core/Src/system_stm32c0xx.c ****   *
 171:Core/Src/system_stm32c0xx.c ****   *           - If SYSCLK source is LSI, SystemCoreClock will contain the LSI_VALUE
 172:Core/Src/system_stm32c0xx.c ****   *
 173:Core/Src/system_stm32c0xx.c ****   *           - If SYSCLK source is LSE, SystemCoreClock will contain the LSE_VALUE
ARM GAS  C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s 			page 5


 174:Core/Src/system_stm32c0xx.c ****   *
 175:Core/Src/system_stm32c0xx.c ****   *         (**) HSI_VALUE is a constant defined in stm32c0xx_hal_conf.h file (default value
 176:Core/Src/system_stm32c0xx.c ****   *              48 MHz) but the real value may vary depending on the variations
 177:Core/Src/system_stm32c0xx.c ****   *              in voltage and temperature.
 178:Core/Src/system_stm32c0xx.c ****   *
 179:Core/Src/system_stm32c0xx.c ****   *         (***) HSE_VALUE is a constant defined in stm32c0xx_hal_conf.h file (default value
 180:Core/Src/system_stm32c0xx.c ****   *              48 MHz), user has to ensure that HSE_VALUE is same as the real
 181:Core/Src/system_stm32c0xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 182:Core/Src/system_stm32c0xx.c ****   *              have wrong result.
 183:Core/Src/system_stm32c0xx.c ****   *
 184:Core/Src/system_stm32c0xx.c ****   *         - The result of this function could be not correct when using fractional
 185:Core/Src/system_stm32c0xx.c ****   *           value for HSE crystal.
 186:Core/Src/system_stm32c0xx.c ****   *
 187:Core/Src/system_stm32c0xx.c ****   * @param  None
 188:Core/Src/system_stm32c0xx.c ****   * @retval None
 189:Core/Src/system_stm32c0xx.c ****   */
 190:Core/Src/system_stm32c0xx.c **** void SystemCoreClockUpdate(void)
 191:Core/Src/system_stm32c0xx.c **** {
  59              		.loc 1 191 1 is_stmt 1 view -0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63 0000 10B5     		push	{r4, lr}
  64              	.LCFI0:
  65              		.cfi_def_cfa_offset 8
  66              		.cfi_offset 4, -8
  67              		.cfi_offset 14, -4
 192:Core/Src/system_stm32c0xx.c ****   uint32_t tmp;
  68              		.loc 1 192 3 view .LVU5
 193:Core/Src/system_stm32c0xx.c ****   uint32_t hsidiv;
  69              		.loc 1 193 3 view .LVU6
 194:Core/Src/system_stm32c0xx.c ****   uint32_t sysdiv;
  70              		.loc 1 194 3 view .LVU7
 195:Core/Src/system_stm32c0xx.c **** #if defined(RCC_CR_SYSDIV)
 196:Core/Src/system_stm32c0xx.c ****   sysdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
  71              		.loc 1 196 3 view .LVU8
  72              		.loc 1 196 28 is_stmt 0 view .LVU9
  73 0002 1D4A     		ldr	r2, .L10
  74 0004 1368     		ldr	r3, [r2]
  75              		.loc 1 196 50 view .LVU10
  76 0006 9B08     		lsrs	r3, r3, #2
  77 0008 0721     		movs	r1, #7
  78 000a 1940     		ands	r1, r3
  79              		.loc 1 196 10 view .LVU11
  80 000c 0131     		adds	r1, r1, #1
  81              	.LVL0:
 197:Core/Src/system_stm32c0xx.c **** #else
 198:Core/Src/system_stm32c0xx.c ****   sysdiv = 1U;
 199:Core/Src/system_stm32c0xx.c **** #endif /* RCC_CR_SYSDIV */
 200:Core/Src/system_stm32c0xx.c **** 
 201:Core/Src/system_stm32c0xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 202:Core/Src/system_stm32c0xx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
  82              		.loc 1 202 3 is_stmt 1 view .LVU12
  83              		.loc 1 202 14 is_stmt 0 view .LVU13
  84 000e 9268     		ldr	r2, [r2, #8]
  85              		.loc 1 202 21 view .LVU14
  86 0010 3823     		movs	r3, #56
ARM GAS  C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s 			page 6


  87 0012 1340     		ands	r3, r2
  88              		.loc 1 202 3 view .LVU15
  89 0014 182B     		cmp	r3, #24
  90 0016 21D0     		beq	.L5
  91 0018 202B     		cmp	r3, #32
  92 001a 26D0     		beq	.L6
  93 001c 082B     		cmp	r3, #8
  94 001e 0BD0     		beq	.L9
 203:Core/Src/system_stm32c0xx.c ****   {
 204:Core/Src/system_stm32c0xx.c ****     case RCC_CFGR_SWS_0:                /* HSE used as system clock */
 205:Core/Src/system_stm32c0xx.c ****       SystemCoreClock = (HSE_VALUE / sysdiv);
 206:Core/Src/system_stm32c0xx.c ****       break;
 207:Core/Src/system_stm32c0xx.c **** 
 208:Core/Src/system_stm32c0xx.c **** #if defined(RCC_HSI48_SUPPORT)
 209:Core/Src/system_stm32c0xx.c ****     case RCC_CFGR_SW_1:                 /* HSI48 used as system clock */
 210:Core/Src/system_stm32c0xx.c ****       SystemCoreClock = (HSI48_VALUE / sysdiv);
 211:Core/Src/system_stm32c0xx.c ****       break;
 212:Core/Src/system_stm32c0xx.c **** #endif /* RCC_HSI48_SUPPORT */
 213:Core/Src/system_stm32c0xx.c **** 
 214:Core/Src/system_stm32c0xx.c ****     case (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0):  /* LSI used as system clock */
 215:Core/Src/system_stm32c0xx.c ****       SystemCoreClock = (LSI_VALUE / sysdiv);
 216:Core/Src/system_stm32c0xx.c ****       break;
 217:Core/Src/system_stm32c0xx.c **** 
 218:Core/Src/system_stm32c0xx.c ****     case RCC_CFGR_SWS_2:                /* LSE used as system clock */
 219:Core/Src/system_stm32c0xx.c ****       SystemCoreClock = (LSE_VALUE / sysdiv);
 220:Core/Src/system_stm32c0xx.c ****       break;
 221:Core/Src/system_stm32c0xx.c **** 
 222:Core/Src/system_stm32c0xx.c ****     case 0x00000000U:                   /* HSI used as system clock */
 223:Core/Src/system_stm32c0xx.c ****     default:                            /* HSI used as system clock */
 224:Core/Src/system_stm32c0xx.c ****       hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV))>> RCC_CR_HSIDIV_Pos));
  95              		.loc 1 224 7 is_stmt 1 view .LVU16
  96              		.loc 1 224 26 is_stmt 0 view .LVU17
  97 0020 154B     		ldr	r3, .L10
  98 0022 1B68     		ldr	r3, [r3]
  99              		.loc 1 224 59 view .LVU18
 100 0024 DB0A     		lsrs	r3, r3, #11
 101 0026 0724     		movs	r4, #7
 102 0028 1C40     		ands	r4, r3
 103              	.LVL1:
 225:Core/Src/system_stm32c0xx.c ****       SystemCoreClock = ((HSI_VALUE / sysdiv) / hsidiv);
 104              		.loc 1 225 7 is_stmt 1 view .LVU19
 105              		.loc 1 225 37 is_stmt 0 view .LVU20
 106 002a 1448     		ldr	r0, .L10+4
 107 002c FFF7FEFF 		bl	__aeabi_uidiv
 108              	.LVL2:
 109              		.loc 1 225 47 view .LVU21
 110 0030 E040     		lsrs	r0, r0, r4
 111              		.loc 1 225 23 view .LVU22
 112 0032 134B     		ldr	r3, .L10+8
 113 0034 1860     		str	r0, [r3]
 226:Core/Src/system_stm32c0xx.c ****       break;
 114              		.loc 1 226 7 is_stmt 1 view .LVU23
 115 0036 04E0     		b	.L8
 116              	.LVL3:
 117              	.L9:
 205:Core/Src/system_stm32c0xx.c ****       break;
 118              		.loc 1 205 7 view .LVU24
ARM GAS  C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s 			page 7


 205:Core/Src/system_stm32c0xx.c ****       break;
 119              		.loc 1 205 36 is_stmt 0 view .LVU25
 120 0038 1248     		ldr	r0, .L10+12
 121 003a FFF7FEFF 		bl	__aeabi_uidiv
 122              	.LVL4:
 205:Core/Src/system_stm32c0xx.c ****       break;
 123              		.loc 1 205 23 view .LVU26
 124 003e 104B     		ldr	r3, .L10+8
 125 0040 1860     		str	r0, [r3]
 206:Core/Src/system_stm32c0xx.c **** 
 126              		.loc 1 206 7 is_stmt 1 view .LVU27
 127              	.L8:
 227:Core/Src/system_stm32c0xx.c ****   }
 228:Core/Src/system_stm32c0xx.c ****   /* Compute HCLK clock frequency --------------------------------------------*/
 229:Core/Src/system_stm32c0xx.c ****   /* Get HCLK prescaler */
 230:Core/Src/system_stm32c0xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 128              		.loc 1 230 3 view .LVU28
 129              		.loc 1 230 28 is_stmt 0 view .LVU29
 130 0042 0D4B     		ldr	r3, .L10
 131 0044 9A68     		ldr	r2, [r3, #8]
 132              		.loc 1 230 52 view .LVU30
 133 0046 120A     		lsrs	r2, r2, #8
 134 0048 0F23     		movs	r3, #15
 135 004a 1340     		ands	r3, r2
 136              		.loc 1 230 7 view .LVU31
 137 004c 9B00     		lsls	r3, r3, #2
 138 004e 0E4A     		ldr	r2, .L10+16
 139 0050 9B58     		ldr	r3, [r3, r2]
 140              	.LVL5:
 231:Core/Src/system_stm32c0xx.c ****   /* HCLK clock frequency */
 232:Core/Src/system_stm32c0xx.c ****   SystemCoreClock >>= tmp;
 141              		.loc 1 232 3 is_stmt 1 view .LVU32
 142              		.loc 1 232 19 is_stmt 0 view .LVU33
 143 0052 0B4A     		ldr	r2, .L10+8
 144 0054 1168     		ldr	r1, [r2]
 145 0056 D940     		lsrs	r1, r1, r3
 146 0058 1160     		str	r1, [r2]
 233:Core/Src/system_stm32c0xx.c **** }
 147              		.loc 1 233 1 view .LVU34
 148              		@ sp needed
 149 005a 10BD     		pop	{r4, pc}
 150              	.LVL6:
 151              	.L5:
 215:Core/Src/system_stm32c0xx.c ****       break;
 152              		.loc 1 215 7 is_stmt 1 view .LVU35
 215:Core/Src/system_stm32c0xx.c ****       break;
 153              		.loc 1 215 36 is_stmt 0 view .LVU36
 154 005c FA20     		movs	r0, #250
 155 005e C001     		lsls	r0, r0, #7
 156 0060 FFF7FEFF 		bl	__aeabi_uidiv
 157              	.LVL7:
 215:Core/Src/system_stm32c0xx.c ****       break;
 158              		.loc 1 215 23 view .LVU37
 159 0064 064B     		ldr	r3, .L10+8
 160 0066 1860     		str	r0, [r3]
 216:Core/Src/system_stm32c0xx.c **** 
 161              		.loc 1 216 7 is_stmt 1 view .LVU38
ARM GAS  C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s 			page 8


 162 0068 EBE7     		b	.L8
 163              	.LVL8:
 164              	.L6:
 219:Core/Src/system_stm32c0xx.c ****       break;
 165              		.loc 1 219 7 view .LVU39
 219:Core/Src/system_stm32c0xx.c ****       break;
 166              		.loc 1 219 36 is_stmt 0 view .LVU40
 167 006a 8020     		movs	r0, #128
 168 006c 0002     		lsls	r0, r0, #8
 169 006e FFF7FEFF 		bl	__aeabi_uidiv
 170              	.LVL9:
 219:Core/Src/system_stm32c0xx.c ****       break;
 171              		.loc 1 219 23 view .LVU41
 172 0072 034B     		ldr	r3, .L10+8
 173 0074 1860     		str	r0, [r3]
 220:Core/Src/system_stm32c0xx.c **** 
 174              		.loc 1 220 7 is_stmt 1 view .LVU42
 175 0076 E4E7     		b	.L8
 176              	.L11:
 177              		.align	2
 178              	.L10:
 179 0078 00100240 		.word	1073876992
 180 007c 006CDC02 		.word	48000000
 181 0080 00000000 		.word	.LANCHOR0
 182 0084 00127A00 		.word	8000000
 183 0088 00000000 		.word	.LANCHOR1
 184              		.cfi_endproc
 185              	.LFE231:
 187              		.global	APBPrescTable
 188              		.global	AHBPrescTable
 189              		.global	SystemCoreClock
 190              		.section	.data.SystemCoreClock,"aw"
 191              		.align	2
 192              		.set	.LANCHOR0,. + 0
 195              	SystemCoreClock:
 196 0000 001BB700 		.word	12000000
 197              		.section	.rodata.AHBPrescTable,"a"
 198              		.align	2
 199              		.set	.LANCHOR1,. + 0
 202              	AHBPrescTable:
 203 0000 00000000 		.word	0
 204 0004 00000000 		.word	0
 205 0008 00000000 		.word	0
 206 000c 00000000 		.word	0
 207 0010 00000000 		.word	0
 208 0014 00000000 		.word	0
 209 0018 00000000 		.word	0
 210 001c 00000000 		.word	0
 211 0020 01000000 		.word	1
 212 0024 02000000 		.word	2
 213 0028 03000000 		.word	3
 214 002c 04000000 		.word	4
 215 0030 06000000 		.word	6
 216 0034 07000000 		.word	7
 217 0038 08000000 		.word	8
 218 003c 09000000 		.word	9
 219              		.section	.rodata.APBPrescTable,"a"
ARM GAS  C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s 			page 9


 220              		.align	2
 223              	APBPrescTable:
 224 0000 00000000 		.word	0
 225 0004 00000000 		.word	0
 226 0008 00000000 		.word	0
 227 000c 00000000 		.word	0
 228 0010 01000000 		.word	1
 229 0014 02000000 		.word	2
 230 0018 03000000 		.word	3
 231 001c 04000000 		.word	4
 232              		.text
 233              	.Letext0:
 234              		.file 2 "c:\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\machine\\_default_types.h
 235              		.file 3 "c:\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 236              		.file 4 "Drivers/CMSIS/Include/core_cm0plus.h"
 237              		.file 5 "Drivers/CMSIS/Device/ST/STM32C0xx/Include/system_stm32c0xx.h"
 238              		.file 6 "Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c092xx.h"
ARM GAS  C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32c0xx.c
C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s:16     .text.SystemInit:00000000 $t
C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s:24     .text.SystemInit:00000000 SystemInit
C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s:44     .text.SystemInit:0000000c $d
C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s:50     .text.SystemCoreClockUpdate:00000000 $t
C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s:57     .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s:179    .text.SystemCoreClockUpdate:00000078 $d
C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s:223    .rodata.APBPrescTable:00000000 APBPrescTable
C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s:202    .rodata.AHBPrescTable:00000000 AHBPrescTable
C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s:195    .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s:191    .data.SystemCoreClock:00000000 $d
C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s:198    .rodata.AHBPrescTable:00000000 $d
C:\Users\BHUPEN~1\AppData\Local\Temp\cclpofNG.s:220    .rodata.APBPrescTable:00000000 $d

UNDEFINED SYMBOLS
__aeabi_uidiv
