
*** Running vivado
    with args -log uart_fifo_axi_fifo_tx_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_fifo_axi_fifo_tx_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source uart_fifo_axi_fifo_tx_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 548.879 ; gain = 181.402
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/fpga-pl_uart/ip_repo/myip_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/fpga-pl_uart/ip_repo/myAxiLite_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: uart_fifo_axi_fifo_tx_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d29d07fb35167a2e to dir: D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/uart_fifo_axi_fifo_tx_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.cache/ip/2023.2/d/2/d29d07fb35167a2e/uart_fifo_axi_fifo_rx_0.dcp to D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/uart_fifo_axi_fifo_tx_0_synth_1/uart_fifo_axi_fifo_tx_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.cache/ip/2023.2/d/2/d29d07fb35167a2e/uart_fifo_axi_fifo_rx_0_sim_netlist.v to D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/uart_fifo_axi_fifo_tx_0_synth_1/uart_fifo_axi_fifo_tx_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.cache/ip/2023.2/d/2/d29d07fb35167a2e/uart_fifo_axi_fifo_rx_0_sim_netlist.vhdl to D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/uart_fifo_axi_fifo_tx_0_synth_1/uart_fifo_axi_fifo_tx_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.cache/ip/2023.2/d/2/d29d07fb35167a2e/uart_fifo_axi_fifo_rx_0_stub.v to D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/uart_fifo_axi_fifo_tx_0_synth_1/uart_fifo_axi_fifo_tx_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.cache/ip/2023.2/d/2/d29d07fb35167a2e/uart_fifo_axi_fifo_rx_0_stub.vhdl to D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/uart_fifo_axi_fifo_tx_0_synth_1/uart_fifo_axi_fifo_tx_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP uart_fifo_axi_fifo_tx_0, cache-ID = d29d07fb35167a2e.
INFO: [Common 17-206] Exiting Vivado at Mon Jan  6 09:28:24 2025...
