Release 6.3.03i - xst G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.28 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.28 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: spi6502b.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : spi6502b.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : spi6502b
Output Format                      : NGC
Target Device                      : xc9500xl

---- Source Options
Top Module Name                    : spi6502b
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : YES
RTL Output                         : Yes
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain

---- Other Options
lso                                : spi6502b.lso
verilog2001                        : YES
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/sources/AppleIISd/SPI6502B1.1.vhd in Library work.
Architecture behavioral of Entity spi6502b is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <spi6502b> (Architecture <behavioral>).
INFO:Xst:1561 - C:/sources/AppleIISd/SPI6502B1.1.vhd line 203: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/sources/AppleIISd/SPI6502B1.1.vhd line 320: Mux is complete : default of case is discarded
Entity <spi6502b> analyzed. Unit <spi6502b> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <spi6502b>.
    Related source file is C:/sources/AppleIISd/SPI6502B1.1.vhd.
    Found 8-bit tristate buffer for signal <cpu_d>.
    Found 1-bit tristate buffer for signal <cpu_Nirq>.
    Found 1-bit tristate buffer for signal <spi_mosi>.
    Found 1-bit xor3 for signal <$n0040> created at line 206.
    Found 4-bit adder for signal <$n0047> created at line 160.
    Found 1-bit register for signal <cpha>.
    Found 1-bit register for signal <cpol>.
    Found 3-bit down counter for signal <divcnt>.
    Found 3-bit register for signal <divisor>.
    Found 1-bit register for signal <ece>.
    Found 1-bit register for signal <frx>.
    Found 1-bit register for signal <ier>.
    Found 1-bit register for signal <int_mosi>.
    Found 1-bit register for signal <int_sclk>.
    Found 4-bit register for signal <shiftcnt>.
    Found 1-bit register for signal <shiftdone>.
    Found 1-bit register for signal <shifting2>.
    Found 4-bit register for signal <slaveinten>.
    Found 4-bit register for signal <slavesel>.
    Found 8-bit register for signal <spidatain>.
    Found 8-bit register for signal <spidataout>.
    Found 1-bit register for signal <start_shifting>.
    Found 1-bit register for signal <tc>.
    Found 1-bit register for signal <tmo>.
    Found 30 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  10 Tristate(s).
Unit <spi6502b> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 4-bit adder                       : 1
# Registers                        : 25
 1-bit register                    : 20
 8-bit register                    : 1
 3-bit register                    : 1
 4-bit register                    : 3
# Multiplexers                     : 12
 2-to-1 multiplexer                : 12
# Tristates                        : 3
 1-bit tristate buffer             : 2
 8-bit tristate buffer             : 1
# Xors                             : 1
 1-bit xor3                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <spi6502b> ...

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : spi6502b.ngr
Top Level Output File Name         : spi6502b
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES
Target Technology                  : xc9500xl
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 32

Macro Statistics :
# Registers                        : 74
#      1-bit register              : 74
# Tristates                        : 3
#      1-bit tristate buffer       : 2
#      8-bit tristate buffer       : 1
# Xors                             : 5
#      1-bit xor2                  : 5

Cell Usage :
# BELS                             : 320
#      AND2                        : 156
#      AND3                        : 2
#      AND4                        : 1
#      GND                         : 1
#      INV                         : 95
#      OR2                         : 56
#      OR3                         : 1
#      OR4                         : 1
#      OR5                         : 1
#      VCC                         : 1
#      XOR2                        : 5
# FlipFlops/Latches                : 43
#      FD                          : 1
#      FDC                         : 5
#      FDCE                        : 30
#      FDCP                        : 1
#      FDP                         : 1
#      FDPE                        : 5
# IO Buffers                       : 32
#      IBUF                        : 16
#      IOBUFE                      : 8
#      OBUF                        : 6
#      OBUFE                       : 2
=========================================================================
CPU : 0.67 / 1.11 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 68952 kilobytes


