{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721974977335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721974977348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 26 11:52:57 2024 " "Processing started: Fri Jul 26 11:52:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721974977348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721974977348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm1 -c fsm1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm1 -c fsm1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721974977348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721974979299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721974979299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm1.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm1 " "Found entity 1: fsm1" {  } { { "fsm1.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/self/10.fsm_simple/fsm1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721974994369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721974994369 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "in1put fsm1.v(3) " "Verilog HDL error at fsm1.v(3): object \"in1put\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm1.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/self/10.fsm_simple/fsm1.v" 3 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1721974994370 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "in1 fsm1.v(1) " "Verilog HDL Module Declaration error at fsm1.v(1): port \"in1\" is not declared as port" {  } { { "fsm1.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/self/10.fsm_simple/fsm1.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1721974994370 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "in1put fsm1.v(4) " "Verilog HDL error at fsm1.v(4): object \"in1put\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm1.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/self/10.fsm_simple/fsm1.v" 4 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1721974994370 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "rst fsm1.v(1) " "Verilog HDL Module Declaration error at fsm1.v(1): port \"rst\" is not declared as port" {  } { { "fsm1.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/self/10.fsm_simple/fsm1.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1721974994370 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "clk fsm1.v(1) " "Verilog HDL Module Declaration error at fsm1.v(1): port \"clk\" is not declared as port" {  } { { "fsm1.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/self/10.fsm_simple/fsm1.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1721974994370 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "in2 fsm1.v(20) " "Verilog HDL error at fsm1.v(20): object \"in2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm1.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/self/10.fsm_simple/fsm1.v" 20 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1721974994370 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "in2 fsm1.v(25) " "Verilog HDL error at fsm1.v(25): object \"in2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm1.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/self/10.fsm_simple/fsm1.v" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1721974994370 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721974994425 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 26 11:53:14 2024 " "Processing ended: Fri Jul 26 11:53:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721974994425 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721974994425 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721974994425 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721974994425 ""}
