

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s'
================================================================
* Date:           Tue Apr 23 17:30:46 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.444|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3922|  3922|  3922|  3922|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+-----+-----+-----+-----+----------+
        |                                                                                   |                                                                        |  Latency  |  Interval | Pipeline |
        |                                      Instance                                     |                                 Module                                 | min | max | min | max |   Type   |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+-----+-----+-----+-----+----------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s_fu_121  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s  |    3|    3|    4|    4| function |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |  3920|  3920|         5|          5|         72|   784|    yes   |
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     31|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|    1077|   1270|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    365|    -|
|Register         |        -|      -|      30|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1107|   1666|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+------+------+-----+
    |                                      Instance                                     |                                 Module                                 | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s_fu_121  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s  |        0|      0|  1077|  1270|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                              |                                                                        |        0|      0|  1077|  1270|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln79_fu_189_p2   |     +    |      0|  0|  14|          10|           1|
    |icmp_ln79_fu_183_p2  |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  31|          22|          12|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  41|          8|    1|          8|
    |ap_done                 |   9|          2|    1|          2|
    |data_V_data_V_blk_n     |   9|          2|    1|          2|
    |indvar_flatten_reg_110  |   9|          2|   10|         20|
    |real_start              |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_0_V_write    |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_10_V_write   |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_11_V_write   |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_12_V_write   |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_13_V_write   |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_14_V_write   |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_15_V_write   |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_1_V_write    |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_2_V_write    |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_3_V_write    |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_4_V_write    |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_5_V_write    |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_6_V_write    |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_7_V_write    |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_8_V_write    |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_9_V_write    |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 365|         80|   46|         98|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                              | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln79_reg_198                                                                                |  10|   0|   10|          0|
    |ap_CS_fsm                                                                                       |   7|   0|    7|          0|
    |ap_done_reg                                                                                     |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s_fu_121_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_110                                                                          |  10|   0|   10|          0|
    |start_once_reg                                                                                  |   1|   0|    1|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                           |  30|   0|   30|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_start                |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_done                 | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_ready                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|start_out               | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|start_write             | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|data_V_data_V_dout      |  in |   16|   ap_fifo  |                              data_V_data_V                             |    pointer   |
|data_V_data_V_empty_n   |  in |    1|   ap_fifo  |                              data_V_data_V                             |    pointer   |
|data_V_data_V_read      | out |    1|   ap_fifo  |                              data_V_data_V                             |    pointer   |
|res_V_data_0_V_din      | out |   16|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write    | out |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din      | out |   16|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write    | out |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din      | out |   16|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write    | out |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din      | out |   16|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write    | out |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_4_V_din      | out |   16|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_full_n   |  in |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_write    | out |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_5_V_din      | out |   16|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_full_n   |  in |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_write    | out |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_6_V_din      | out |   16|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_full_n   |  in |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_write    | out |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_7_V_din      | out |   16|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_full_n   |  in |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_write    | out |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_8_V_din      | out |   16|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_full_n   |  in |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_write    | out |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_9_V_din      | out |   16|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_full_n   |  in |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_write    | out |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_10_V_din     | out |   16|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_write   | out |    1|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_11_V_din     | out |   16|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_write   | out |    1|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_12_V_din     | out |   16|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_write   | out |    1|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
|res_V_data_13_V_din     | out |   16|   ap_fifo  |                             res_V_data_13_V                            |    pointer   |
|res_V_data_13_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_13_V                            |    pointer   |
|res_V_data_13_V_write   | out |    1|   ap_fifo  |                             res_V_data_13_V                            |    pointer   |
|res_V_data_14_V_din     | out |   16|   ap_fifo  |                             res_V_data_14_V                            |    pointer   |
|res_V_data_14_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_14_V                            |    pointer   |
|res_V_data_14_V_write   | out |    1|   ap_fifo  |                             res_V_data_14_V                            |    pointer   |
|res_V_data_15_V_din     | out |   16|   ap_fifo  |                             res_V_data_15_V                            |    pointer   |
|res_V_data_15_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_15_V                            |    pointer   |
|res_V_data_15_V_write   | out |    1|   ap_fifo  |                             res_V_data_15_V                            |    pointer   |
+------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

