// Seed: 3242585814
module module_0 (
    output wor id_0,
    output wire id_1,
    output uwire id_2,
    output uwire id_3,
    output supply1 id_4,
    output wand id_5
);
  wire id_7;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri id_4,
    input uwire id_5,
    output tri1 id_6,
    inout supply0 id_7,
    input wire id_8,
    input wor id_9,
    input tri0 id_10,
    input wand id_11,
    input supply0 id_12
);
  assign id_2 = id_3 == !({id_8, (1)} == id_4) ? id_1 : id_5;
  assign id_7 = 1;
  wire id_14;
  ;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_6,
      id_7,
      id_6,
      id_2
  );
endmodule
