------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -2.098
TNS   : -730.418

Type  : Slow 1200mV 85C Model Setup 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.692
TNS   : -30.641

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 0.578
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 0.973
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.068
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 1.098
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.108
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.436
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.476
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.890
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.629
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.669
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.795
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.356
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 36.284
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'altera_reserved_tck'
Slack : 42.226
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.239
TNS   : -0.469

Type  : Slow 1200mV 85C Model Hold 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.429
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'altera_reserved_tck'
Slack : 0.451
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.451
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.451
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.452
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.463
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.501
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.092
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 1.129
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.131
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 1.168
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.326
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.365
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 1.401
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.598
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : -2.579
TNS   : -189.171

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -2.203
TNS   : -208.339

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.015
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.398
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 3.860
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 4.334
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'altera_reserved_tck'
Slack : 47.824
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'altera_reserved_tck'
Slack : 1.135
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.147
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.157
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 1.183
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 1.185
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.639
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.586
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.691
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.691
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1'
Slack : 2.697
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5'
Slack : 2.697
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2'
Slack : 2.698
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22'
Slack : 2.699
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 2.731
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 2.731
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13'
Slack : 2.757
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9'
Slack : 2.757
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10'
Slack : 2.758
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30'
Slack : 2.759
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.890
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'clk'
Slack : 9.856
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 19.659
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 20.521
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.426
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -1.599
TNS   : -401.904

Type  : Slow 1200mV 0C Model Setup 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.583
TNS   : -23.997

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 0.552
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 0.934
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.087
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.142
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 1.247
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.445
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.500
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.008
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.776
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.831
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 3.066
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.489
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 36.615
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'altera_reserved_tck'
Slack : 42.811
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.229
TNS   : -0.451

Type  : Slow 1200mV 0C Model Hold 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.379
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.400
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.400
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.400
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.401
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.415
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.471
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 1.058
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.102
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 1.110
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.154
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 1.343
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.347
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.399
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.651
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : -2.174
TNS   : -158.261

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -1.692
TNS   : -159.103

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.215
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.697
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 4.007
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 4.502
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'altera_reserved_tck'
Slack : 48.114
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'altera_reserved_tck'
Slack : 1.035
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.051
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.066
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 1.087
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 1.093
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.479
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.430
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.695
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.697
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2'
Slack : 2.701
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1'
Slack : 2.703
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19'
Slack : 2.703
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20'
Slack : 2.703
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21'
Slack : 2.703
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22'
Slack : 2.703
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 2.730
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 2.730
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10'
Slack : 2.747
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27'
Slack : 2.749
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28'
Slack : 2.749
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29'
Slack : 2.749
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30'
Slack : 2.749
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9'
Slack : 2.749
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.861
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'clk'
Slack : 9.843
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 19.642
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 20.528
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.272
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.560
TNS   : -1.113

Type  : Fast 1200mV 0C Model Setup 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.674
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.257
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.278
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.540
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.559
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.580
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 1.991
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.480
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.987
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 3.195
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 3.216
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 4.611
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.924
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 39.344
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'altera_reserved_tck'
Slack : 46.965
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.187
TNS   : -0.370

Type  : Fast 1200mV 0C Model Hold 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.038
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.173
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.186
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.187
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.187
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.192
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.195
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 0.713
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 0.762
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 0.955
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 0.974
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.215
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.234
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.513
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.532
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.144
TNS   : -5.431

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.608
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 3.649
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.751
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 5.044
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 5.249
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'altera_reserved_tck'
Slack : 49.329
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.489
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.490
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'altera_reserved_tck'
Slack : 0.496
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.500
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.503
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.670
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 1.164
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.751
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12'
Slack : 2.770
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16'
Slack : 2.770
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25'
Slack : 2.770
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32'
Slack : 2.770
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 2.778
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 2.778
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.780
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.783
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2'
Slack : 2.784
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17'
Slack : 2.786
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24'
Slack : 2.786
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4'
Slack : 2.786
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8'
Slack : 2.786
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.954
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'clk'
Slack : 9.412
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 19.756
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 20.612
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.289
TNS   : 0.000

------------------------------------------------------------
