{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693859423532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693859423536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 17:30:23 2023 " "Processing started: Mon Sep 04 17:30:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693859423536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693859423536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAEx1-rev2 -c test1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAEx1-rev2 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693859423536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693859423838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693859423838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-a_ULA " "Found design unit 1: ULA-a_ULA" {  } { { "Eq06-ULA.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/Eq06-ULA.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693859432306 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "Eq06-ULA.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/Eq06-ULA.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693859432306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693859432306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-arch " "Found design unit 1: toplevel-arch" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693859432307 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693859432307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693859432307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displays-arch " "Found design unit 1: displays-arch" {  } { { "displays.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/displays.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693859432309 ""} { "Info" "ISGN_ENTITY_NAME" "1 displays " "Found entity 1: displays" {  } { { "displays.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/displays.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693859432309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693859432309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693859432344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displays displays:display " "Elaborating entity \"displays\" for hierarchy \"displays:display\"" {  } { { "toplevel.vhd" "display" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693859432553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula1 " "Elaborating entity \"ULA\" for hierarchy \"ULA:ula1\"" {  } { { "toplevel.vhd" "ula1" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693859432558 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LED_HW\[9\] LED_HW\[9\] " "Net \"LED_HW\[9\]\", which fans out to \"LED_HW\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ULA:ula1\|flags\[1\] " "Net is fed by \"ULA:ula1\|flags\[1\]\"" {  } { { "Eq06-ULA.vhd" "flags\[1\]" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/Eq06-ULA.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693859432788 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SWITCH_HW\[9\] " "Net is fed by \"SWITCH_HW\[9\]\"" {  } { { "toplevel.vhd" "SWITCH_HW\[9\]" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693859432788 ""}  } { { "toplevel.vhd" "LED_HW\[9\]" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 33 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1693859432788 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LED_HW\[8\] LED_HW\[8\] " "Net \"LED_HW\[8\]\", which fans out to \"LED_HW\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ULA:ula1\|flags\[0\] " "Net is fed by \"ULA:ula1\|flags\[0\]\"" {  } { { "Eq06-ULA.vhd" "flags\[0\]" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/Eq06-ULA.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693859432789 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SWITCH_HW\[8\] " "Net is fed by \"SWITCH_HW\[8\]\"" {  } { { "toplevel.vhd" "SWITCH_HW\[8\]" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693859432789 ""}  } { { "toplevel.vhd" "LED_HW\[8\]" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 33 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1693859432789 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693859432894 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 04 17:30:32 2023 " "Processing ended: Mon Sep 04 17:30:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693859432894 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693859432894 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693859432894 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693859432894 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693859433506 ""}
