<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io_ad\arduino_io_ad_tang\impl\gwsynthesis\arduino_io_ad_tang.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io_ad\arduino_io_ad_tang\src\tangnano20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Aug 13 18:06:37 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2635</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2252</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>4</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>arduino_clock</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>arduino_clock_ibuf/I </td>
</tr>
<tr>
<td>sysclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sysclk_ibuf/I </td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_clk_s2/Q </td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_src_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_key_clk_s2/Q </td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_key_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_cmd_clk_s2/Q </td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_cmd_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_dst_clk_s2/Q </td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_dst_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_ram_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_ram_clk_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>arduino_clock</td>
<td>100.000(MHz)</td>
<td>371.280(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sysclk</td>
<td>100.000(MHz)</td>
<td>134.207(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of wire_mem_src_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_src_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_key_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_key_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_cmd_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_cmd_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_dst_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_dst_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_ram_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>arduino_clock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>arduino_clock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sysclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_ram_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_ram_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.549</td>
<td>my_encryption_engine/statemachine_command_2_s1/Q</td>
<td>my_encryption_engine/mem_dst_din_7_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.416</td>
</tr>
<tr>
<td>2</td>
<td>2.641</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_dst_din_2_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.324</td>
</tr>
<tr>
<td>3</td>
<td>2.760</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_dst_din_1_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.205</td>
</tr>
<tr>
<td>4</td>
<td>2.816</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_dst_din_6_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.149</td>
</tr>
<tr>
<td>5</td>
<td>2.967</td>
<td>my_encryption_engine/n3002_s23/I3</td>
<td>my_encryption_engine/mem_cmd_clk_s0/D</td>
<td>wire_mem_cmd_clkb:[F]</td>
<td>sysclk:[R]</td>
<td>5.000</td>
<td>-2.188</td>
<td>4.152</td>
</tr>
<tr>
<td>6</td>
<td>2.991</td>
<td>my_encryption_engine/statemachine_command_1_s1/Q</td>
<td>my_encryption_engine/mem_dst_din_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.974</td>
</tr>
<tr>
<td>7</td>
<td>3.001</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/statemachine_program_7_s2/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.964</td>
</tr>
<tr>
<td>8</td>
<td>3.009</td>
<td>my_encryption_engine/reg_bank_select_6_s0/Q</td>
<td>my_encryption_engine/mem_src_clk_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.956</td>
</tr>
<tr>
<td>9</td>
<td>3.048</td>
<td>my_encryption_engine/statemachine_command_1_s1/Q</td>
<td>my_encryption_engine/mem_cmd_ad_7_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.917</td>
</tr>
<tr>
<td>10</td>
<td>3.074</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_dst_din_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.891</td>
</tr>
<tr>
<td>11</td>
<td>3.084</td>
<td>my_encryption_engine/reg_command_buffer_5_s0/Q</td>
<td>my_encryption_engine/reg_int_address_01_5_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.881</td>
</tr>
<tr>
<td>12</td>
<td>3.112</td>
<td>my_encryption_engine/reg_command_buffer_5_s0/Q</td>
<td>my_encryption_engine/reg_int_address_01_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.853</td>
</tr>
<tr>
<td>13</td>
<td>3.114</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/Q</td>
<td>my_encryption_engine/reg_int_address_01_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.851</td>
</tr>
<tr>
<td>14</td>
<td>3.121</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/Q</td>
<td>my_encryption_engine/mem_cmd_wre_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.844</td>
</tr>
<tr>
<td>15</td>
<td>3.129</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/Q</td>
<td>my_encryption_engine/reg_int_address_01_10_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.836</td>
</tr>
<tr>
<td>16</td>
<td>3.129</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/Q</td>
<td>my_encryption_engine/reg_int_address_01_11_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.836</td>
</tr>
<tr>
<td>17</td>
<td>3.129</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/Q</td>
<td>my_encryption_engine/reg_int_address_01_13_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.836</td>
</tr>
<tr>
<td>18</td>
<td>3.135</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/Q</td>
<td>my_encryption_engine/reg_int_address_01_8_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>19</td>
<td>3.143</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/Q</td>
<td>my_encryption_engine/reg_int_address_01_1_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.822</td>
</tr>
<tr>
<td>20</td>
<td>3.143</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/Q</td>
<td>my_encryption_engine/reg_int_address_01_2_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.822</td>
</tr>
<tr>
<td>21</td>
<td>3.143</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/Q</td>
<td>my_encryption_engine/reg_int_address_01_3_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.822</td>
</tr>
<tr>
<td>22</td>
<td>3.143</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/Q</td>
<td>my_encryption_engine/reg_int_address_01_6_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.822</td>
</tr>
<tr>
<td>23</td>
<td>3.143</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/Q</td>
<td>my_encryption_engine/reg_int_address_01_12_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.822</td>
</tr>
<tr>
<td>24</td>
<td>3.147</td>
<td>my_encryption_engine/statemachine_command_1_s1/Q</td>
<td>my_encryption_engine/mem_cmd_ad_5_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.818</td>
</tr>
<tr>
<td>25</td>
<td>3.150</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/Q</td>
<td>my_encryption_engine/reg_int_address_01_7_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.815</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.584</td>
<td>my_encryption_engine/n3002_s9/I1</td>
<td>my_encryption_engine/mem_cmd_clk_s0/D</td>
<td>wire_mem_cmd_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.190</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.118</td>
<td>my_encryption_engine/n2823_s8/I1</td>
<td>my_encryption_engine/mem_ram_clk_s0/D</td>
<td>wire_mem_ram_clk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.656</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.067</td>
<td>my_encryption_engine/n2775_s12/I2</td>
<td>my_encryption_engine/mem_src_clk_s0/D</td>
<td>wire_mem_src_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.707</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.017</td>
<td>my_encryption_engine/n2773_s12/I2</td>
<td>my_encryption_engine/mem_key_clk_s0/D</td>
<td>wire_mem_key_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.757</td>
</tr>
<tr>
<td>5</td>
<td>0.150</td>
<td>my_encryption_engine/n2543_s37/I3</td>
<td>my_encryption_engine/mem_dst_clk_s0/D</td>
<td>wire_mem_dst_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.924</td>
</tr>
<tr>
<td>6</td>
<td>0.208</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0/Q</td>
<td>myarduino_io_ad/mem_src_ad_12_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.565</td>
</tr>
<tr>
<td>7</td>
<td>0.208</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0/Q</td>
<td>myarduino_io_ad/mem_key_ad_12_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.565</td>
</tr>
<tr>
<td>8</td>
<td>0.212</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0/Q</td>
<td>myarduino_io_ad/mem_key_ad_9_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.569</td>
</tr>
<tr>
<td>9</td>
<td>0.258</td>
<td>myarduino_io_ad/reg_input_buffer_19_s0/Q</td>
<td>myarduino_io_ad/mem_dst_ad_11_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.615</td>
</tr>
<tr>
<td>10</td>
<td>0.261</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0/Q</td>
<td>myarduino_io_ad/mem_dst_ad_1_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.618</td>
</tr>
<tr>
<td>11</td>
<td>0.263</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0/Q</td>
<td>myarduino_io_ad/mem_src_ad_8_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.619</td>
</tr>
<tr>
<td>12</td>
<td>0.265</td>
<td>myarduino_io_ad/reg_input_buffer_18_s0/Q</td>
<td>myarduino_io_ad/mem_src_ad_10_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.622</td>
</tr>
<tr>
<td>13</td>
<td>0.265</td>
<td>myarduino_io_ad/reg_input_buffer_17_s0/Q</td>
<td>myarduino_io_ad/mem_cmd_ad_9_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.622</td>
</tr>
<tr>
<td>14</td>
<td>0.268</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0/Q</td>
<td>myarduino_io_ad/mem_key_ad_8_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.625</td>
</tr>
<tr>
<td>15</td>
<td>0.268</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0/Q</td>
<td>myarduino_io_ad/mem_key_ad_13_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.625</td>
</tr>
<tr>
<td>16</td>
<td>0.268</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0/Q</td>
<td>myarduino_io_ad/mem_cmd_ad_8_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.625</td>
</tr>
<tr>
<td>17</td>
<td>0.268</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0/Q</td>
<td>myarduino_io_ad/mem_dst_ad_13_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.625</td>
</tr>
<tr>
<td>18</td>
<td>0.286</td>
<td>myarduino_io_ad/reg_input_buffer_14_s0/Q</td>
<td>myarduino_io_ad/mem_key_ad_6_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.642</td>
</tr>
<tr>
<td>19</td>
<td>0.312</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0/Q</td>
<td>myarduino_io_ad/mem_src_ad_13_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.669</td>
</tr>
<tr>
<td>20</td>
<td>0.312</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0/Q</td>
<td>myarduino_io_ad/mem_dst_ad_8_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.669</td>
</tr>
<tr>
<td>21</td>
<td>0.317</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0/Q</td>
<td>myarduino_io_ad/mem_cmd_ad_13_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.673</td>
</tr>
<tr>
<td>22</td>
<td>0.320</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0/Q</td>
<td>myarduino_io_ad/mem_dst_ad_12_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.677</td>
</tr>
<tr>
<td>23</td>
<td>0.321</td>
<td>myarduino_io_ad/reg_input_buffer_10_s0/Q</td>
<td>myarduino_io_ad/mem_cmd_ad_2_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.678</td>
</tr>
<tr>
<td>24</td>
<td>0.328</td>
<td>myarduino_io_ad/reg_input_buffer_17_s0/Q</td>
<td>myarduino_io_ad/mem_src_ad_9_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.684</td>
</tr>
<tr>
<td>25</td>
<td>0.331</td>
<td>myarduino_io_ad/reg_input_buffer_12_s0/Q</td>
<td>myarduino_io_ad/mem_cmd_ad_12_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.688</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io_ad/arduino_dataout_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io_ad/arduino_dataout_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io_ad/arduino_dataout_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io_ad/mem_dst_din_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io_ad/mem_key_din_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io_ad/mem_cmd_ad_11_s2</td>
</tr>
<tr>
<td>7</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>my_encryption_engine/reg_bank_select_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>my_encryption_engine/mem_src_clk_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>my_encryption_engine/mem_key_clk_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>my_encryption_engine/reg_bank_select_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/statemachine_command_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_din_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>my_encryption_engine/statemachine_command_2_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R24C36[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/statemachine_command_2_s1/Q</td>
</tr>
<tr>
<td>3.151</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>my_encryption_engine/n3857_s3/I3</td>
</tr>
<tr>
<td>3.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3857_s3/F</td>
</tr>
<tr>
<td>4.725</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td>my_encryption_engine/n2659_s20/I1</td>
</tr>
<tr>
<td>5.178</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R25C27[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2659_s20/F</td>
</tr>
<tr>
<td>6.203</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td>my_encryption_engine/n2507_s28/I0</td>
</tr>
<tr>
<td>6.720</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2507_s28/F</td>
</tr>
<tr>
<td>7.526</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td>my_encryption_engine/n2507_s21/I2</td>
</tr>
<tr>
<td>7.979</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2507_s21/F</td>
</tr>
<tr>
<td>9.055</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>my_encryption_engine/n2507_s18/I3</td>
</tr>
<tr>
<td>9.604</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2507_s18/F</td>
</tr>
<tr>
<td>9.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_din_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>my_encryption_engine/mem_dst_din_7_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>my_encryption_engine/mem_dst_din_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.527, 34.074%; route: 4.657, 62.798%; tC2Q: 0.232, 3.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_din_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][A]</td>
<td>my_encryption_engine/reg_int_address_01_13_s5/I2</td>
</tr>
<tr>
<td>3.938</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R27C33[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_address_01_13_s5/F</td>
</tr>
<tr>
<td>4.497</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>my_encryption_engine/n2507_s36/I1</td>
</tr>
<tr>
<td>5.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2507_s36/F</td>
</tr>
<tr>
<td>5.982</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td>my_encryption_engine/n2517_s25/I1</td>
</tr>
<tr>
<td>6.537</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2517_s25/F</td>
</tr>
<tr>
<td>7.586</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>my_encryption_engine/n2517_s20/I3</td>
</tr>
<tr>
<td>8.141</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2517_s20/F</td>
</tr>
<tr>
<td>9.141</td>
<td>1.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][B]</td>
<td>my_encryption_engine/n2517_s18/I3</td>
</tr>
<tr>
<td>9.512</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2517_s18/F</td>
</tr>
<tr>
<td>9.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_din_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][B]</td>
<td>my_encryption_engine/mem_dst_din_2_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C33[0][B]</td>
<td>my_encryption_engine/mem_dst_din_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.553, 34.859%; route: 4.539, 61.973%; tC2Q: 0.232, 3.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_din_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][A]</td>
<td>my_encryption_engine/reg_int_address_01_13_s5/I2</td>
</tr>
<tr>
<td>3.938</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R27C33[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_address_01_13_s5/F</td>
</tr>
<tr>
<td>4.906</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td>my_encryption_engine/n2505_s22/I1</td>
</tr>
<tr>
<td>5.461</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C30[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2505_s22/F</td>
</tr>
<tr>
<td>6.405</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>my_encryption_engine/n2519_s23/I1</td>
</tr>
<tr>
<td>6.960</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2519_s23/F</td>
</tr>
<tr>
<td>7.693</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>my_encryption_engine/n2519_s20/I2</td>
</tr>
<tr>
<td>8.248</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2519_s20/F</td>
</tr>
<tr>
<td>8.932</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C34[0][A]</td>
<td>my_encryption_engine/n2519_s18/I3</td>
</tr>
<tr>
<td>9.394</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2519_s18/F</td>
</tr>
<tr>
<td>9.394</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_din_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[0][A]</td>
<td>my_encryption_engine/mem_dst_din_1_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C34[0][A]</td>
<td>my_encryption_engine/mem_dst_din_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.682, 37.222%; route: 4.291, 59.558%; tC2Q: 0.232, 3.220%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_din_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][A]</td>
<td>my_encryption_engine/reg_int_address_01_13_s5/I2</td>
</tr>
<tr>
<td>3.938</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R27C33[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_address_01_13_s5/F</td>
</tr>
<tr>
<td>4.906</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td>my_encryption_engine/n2505_s22/I1</td>
</tr>
<tr>
<td>5.461</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C30[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2505_s22/F</td>
</tr>
<tr>
<td>5.897</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>my_encryption_engine/n2509_s24/I3</td>
</tr>
<tr>
<td>6.350</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2509_s24/F</td>
</tr>
<tr>
<td>7.653</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>my_encryption_engine/n2509_s20/I3</td>
</tr>
<tr>
<td>8.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2509_s20/F</td>
</tr>
<tr>
<td>8.875</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[0][A]</td>
<td>my_encryption_engine/n2509_s18/I2</td>
</tr>
<tr>
<td>9.337</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C33[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2509_s18/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_din_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[0][A]</td>
<td>my_encryption_engine/mem_dst_din_6_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C33[0][A]</td>
<td>my_encryption_engine/mem_dst_din_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.580, 36.088%; route: 4.337, 60.667%; tC2Q: 0.232, 3.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/n3002_s23</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_cmd_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_cmd_clkb:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_cmd_clkb</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>17</td>
<td>R22C34[2][A]</td>
<td>my_encryption_engine/mem_cmd_clk_s0/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/n3002_s23/I3</td>
</tr>
<tr>
<td>6.929</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3002_s23/F</td>
</tr>
<tr>
<td>6.930</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[3][B]</td>
<td>my_encryption_engine/n3002_s14/I2</td>
</tr>
<tr>
<td>7.500</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C31[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3002_s14/F</td>
</tr>
<tr>
<td>7.672</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td>my_encryption_engine/n3002_s10/I0</td>
</tr>
<tr>
<td>8.189</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3002_s10/F</td>
</tr>
<tr>
<td>8.603</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>my_encryption_engine/n3002_s8/I1</td>
</tr>
<tr>
<td>9.152</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3002_s8/F</td>
</tr>
<tr>
<td>9.152</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_cmd_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>my_encryption_engine/mem_cmd_clk_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_cmd_clk_s0</td>
</tr>
<tr>
<td>12.118</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>my_encryption_engine/mem_cmd_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 53.137%; route: 0.587, 14.139%; tC2Q: 1.359, 32.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_din_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>my_encryption_engine/statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R24C36[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.033</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>my_encryption_engine/mem_cmd_din_7_s8/I1</td>
</tr>
<tr>
<td>3.588</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_cmd_din_7_s8/F</td>
</tr>
<tr>
<td>4.810</td>
<td>1.221</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td>my_encryption_engine/n2479_s28/I2</td>
</tr>
<tr>
<td>5.263</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2479_s28/F</td>
</tr>
<tr>
<td>6.037</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td>my_encryption_engine/n2507_s46/I3</td>
</tr>
<tr>
<td>6.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2507_s46/F</td>
</tr>
<tr>
<td>7.333</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>my_encryption_engine/n2521_s20/I0</td>
</tr>
<tr>
<td>7.786</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2521_s20/F</td>
</tr>
<tr>
<td>8.592</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>my_encryption_engine/n2521_s18/I3</td>
</tr>
<tr>
<td>9.162</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2521_s18/F</td>
</tr>
<tr>
<td>9.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_din_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>my_encryption_engine/mem_dst_din_0_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>my_encryption_engine/mem_dst_din_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.402, 34.444%; route: 4.340, 62.229%; tC2Q: 0.232, 3.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/statemachine_program_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][A]</td>
<td>my_encryption_engine/reg_int_address_01_13_s5/I2</td>
</tr>
<tr>
<td>3.938</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R27C33[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_address_01_13_s5/F</td>
</tr>
<tr>
<td>4.911</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>my_encryption_engine/lfsr_single_15_s5/I0</td>
</tr>
<tr>
<td>5.466</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/lfsr_single_15_s5/F</td>
</tr>
<tr>
<td>6.590</td>
<td>1.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>my_encryption_engine/n2951_s17/I3</td>
</tr>
<tr>
<td>7.160</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2951_s17/F</td>
</tr>
<tr>
<td>7.162</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>my_encryption_engine/n2951_s14/I0</td>
</tr>
<tr>
<td>7.679</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C33[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2951_s14/F</td>
</tr>
<tr>
<td>8.582</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>my_encryption_engine/n2959_s11/I0</td>
</tr>
<tr>
<td>9.152</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2959_s11/F</td>
</tr>
<tr>
<td>9.152</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/statemachine_program_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>my_encryption_engine/statemachine_program_7_s2/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>my_encryption_engine/statemachine_program_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.767, 39.735%; route: 3.965, 56.933%; tC2Q: 0.232, 3.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_bank_select_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_src_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>my_encryption_engine/reg_bank_select_6_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R31C31[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_bank_select_6_s0/Q</td>
</tr>
<tr>
<td>5.931</td>
<td>3.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td>my_encryption_engine/n2775_s20/I3</td>
</tr>
<tr>
<td>6.393</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2775_s20/F</td>
</tr>
<tr>
<td>6.565</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][B]</td>
<td>my_encryption_engine/n2775_s19/I0</td>
</tr>
<tr>
<td>7.135</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2775_s19/F</td>
</tr>
<tr>
<td>7.137</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>my_encryption_engine/n2775_s17/I0</td>
</tr>
<tr>
<td>7.654</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2775_s17/F</td>
</tr>
<tr>
<td>8.310</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>my_encryption_engine/n2775_s13/I3</td>
</tr>
<tr>
<td>8.772</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2775_s13/F</td>
</tr>
<tr>
<td>8.773</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>my_encryption_engine/n2775_s11/I1</td>
</tr>
<tr>
<td>9.144</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2775_s11/F</td>
</tr>
<tr>
<td>9.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_src_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>my_encryption_engine/mem_src_clk_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>my_encryption_engine/mem_src_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.382, 34.245%; route: 4.342, 62.420%; tC2Q: 0.232, 3.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_cmd_ad_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>my_encryption_engine/statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R24C36[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.373</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>my_encryption_engine/n2773_s18/I1</td>
</tr>
<tr>
<td>3.826</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C33[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2773_s18/F</td>
</tr>
<tr>
<td>4.883</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>my_encryption_engine/n2970_s14/I1</td>
</tr>
<tr>
<td>5.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2970_s14/F</td>
</tr>
<tr>
<td>6.064</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>my_encryption_engine/n2970_s13/I0</td>
</tr>
<tr>
<td>6.517</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2970_s13/F</td>
</tr>
<tr>
<td>7.476</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[3][B]</td>
<td>my_encryption_engine/n2982_s9/I0</td>
</tr>
<tr>
<td>7.993</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2982_s9/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td>my_encryption_engine/n2982_s6/I3</td>
</tr>
<tr>
<td>9.105</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2982_s6/F</td>
</tr>
<tr>
<td>9.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_cmd_ad_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td>my_encryption_engine/mem_cmd_ad_7_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[2][B]</td>
<td>my_encryption_engine/mem_cmd_ad_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.343, 33.874%; route: 4.342, 62.772%; tC2Q: 0.232, 3.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_din_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][A]</td>
<td>my_encryption_engine/reg_int_address_01_13_s5/I2</td>
</tr>
<tr>
<td>3.938</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R27C33[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_address_01_13_s5/F</td>
</tr>
<tr>
<td>4.497</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>my_encryption_engine/n2507_s36/I1</td>
</tr>
<tr>
<td>5.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2507_s36/F</td>
</tr>
<tr>
<td>5.949</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td>my_encryption_engine/n2513_s24/I3</td>
</tr>
<tr>
<td>6.466</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2513_s24/F</td>
</tr>
<tr>
<td>7.393</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>my_encryption_engine/n2513_s20/I3</td>
</tr>
<tr>
<td>7.846</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2513_s20/F</td>
</tr>
<tr>
<td>8.530</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td>my_encryption_engine/n2513_s18/I3</td>
</tr>
<tr>
<td>9.079</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2513_s18/F</td>
</tr>
<tr>
<td>9.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_din_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td>my_encryption_engine/mem_dst_din_4_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C34[0][A]</td>
<td>my_encryption_engine/mem_dst_din_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.591, 37.599%; route: 4.068, 59.034%; tC2Q: 0.232, 3.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/reg_int_address_01_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>my_encryption_engine/reg_command_buffer_5_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_5_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>my_encryption_engine/n3857_s7/I3</td>
</tr>
<tr>
<td>3.525</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3857_s7/F</td>
</tr>
<tr>
<td>4.533</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>my_encryption_engine/mem_key_din_7_s6/I0</td>
</tr>
<tr>
<td>5.050</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s6/F</td>
</tr>
<tr>
<td>5.723</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>my_encryption_engine/n2615_s18/I0</td>
</tr>
<tr>
<td>6.278</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s18/F</td>
</tr>
<tr>
<td>6.691</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>my_encryption_engine/n2615_s14/I3</td>
</tr>
<tr>
<td>7.062</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s14/F</td>
</tr>
<tr>
<td>8.521</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td>my_encryption_engine/n2631_s12/I1</td>
</tr>
<tr>
<td>9.070</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2631_s12/F</td>
</tr>
<tr>
<td>9.070</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_int_address_01_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td>my_encryption_engine/reg_int_address_01_5_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C27[1][A]</td>
<td>my_encryption_engine/reg_int_address_01_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.509, 36.460%; route: 4.140, 60.168%; tC2Q: 0.232, 3.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/reg_int_address_01_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>my_encryption_engine/reg_command_buffer_5_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_5_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>my_encryption_engine/n3857_s7/I3</td>
</tr>
<tr>
<td>3.525</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3857_s7/F</td>
</tr>
<tr>
<td>4.533</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>my_encryption_engine/mem_key_din_7_s6/I0</td>
</tr>
<tr>
<td>5.050</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s6/F</td>
</tr>
<tr>
<td>5.723</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>my_encryption_engine/n2615_s18/I0</td>
</tr>
<tr>
<td>6.278</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s18/F</td>
</tr>
<tr>
<td>6.691</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>my_encryption_engine/n2615_s14/I3</td>
</tr>
<tr>
<td>7.062</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s14/F</td>
</tr>
<tr>
<td>8.492</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>my_encryption_engine/n2641_s12/I0</td>
</tr>
<tr>
<td>9.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2641_s12/F</td>
</tr>
<tr>
<td>9.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_int_address_01_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>my_encryption_engine/reg_int_address_01_0_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>my_encryption_engine/reg_int_address_01_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.509, 36.613%; route: 4.112, 60.002%; tC2Q: 0.232, 3.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/reg_int_address_01_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_0_s0/Q</td>
</tr>
<tr>
<td>3.357</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>my_encryption_engine/n3857_s6/I0</td>
</tr>
<tr>
<td>3.874</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3857_s6/F</td>
</tr>
<tr>
<td>4.744</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][B]</td>
<td>my_encryption_engine/reg_int_address_01_13_s3/I2</td>
</tr>
<tr>
<td>5.261</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_address_01_13_s3/F</td>
</tr>
<tr>
<td>6.084</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td>my_encryption_engine/n2615_s17/I1</td>
</tr>
<tr>
<td>6.633</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s17/F</td>
</tr>
<tr>
<td>6.635</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[3][A]</td>
<td>my_encryption_engine/n2615_s13/I3</td>
</tr>
<tr>
<td>7.152</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R25C33[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s13/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][B]</td>
<td>my_encryption_engine/n2633_s12/I0</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C27[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2633_s12/F</td>
</tr>
<tr>
<td>9.039</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_int_address_01_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[2][B]</td>
<td>my_encryption_engine/reg_int_address_01_4_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C27[2][B]</td>
<td>my_encryption_engine/reg_int_address_01_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.670, 38.971%; route: 3.949, 57.643%; tC2Q: 0.232, 3.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_cmd_wre_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_0_s0/Q</td>
</tr>
<tr>
<td>3.357</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>my_encryption_engine/n3857_s6/I0</td>
</tr>
<tr>
<td>3.874</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3857_s6/F</td>
</tr>
<tr>
<td>4.744</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][B]</td>
<td>my_encryption_engine/reg_int_address_01_13_s3/I2</td>
</tr>
<tr>
<td>5.261</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_address_01_13_s3/F</td>
</tr>
<tr>
<td>6.481</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>my_encryption_engine/n2525_s21/I0</td>
</tr>
<tr>
<td>7.036</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2525_s21/F</td>
</tr>
<tr>
<td>7.467</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>my_encryption_engine/n2675_s15/I3</td>
</tr>
<tr>
<td>7.920</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2675_s15/F</td>
</tr>
<tr>
<td>8.483</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>my_encryption_engine/n2675_s12/I3</td>
</tr>
<tr>
<td>9.032</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2675_s12/F</td>
</tr>
<tr>
<td>9.032</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_cmd_wre_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>my_encryption_engine/mem_cmd_wre_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>my_encryption_engine/mem_cmd_wre_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.591, 37.859%; route: 4.021, 58.751%; tC2Q: 0.232, 3.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/reg_int_address_01_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_0_s0/Q</td>
</tr>
<tr>
<td>3.357</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>my_encryption_engine/n3857_s6/I0</td>
</tr>
<tr>
<td>3.874</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3857_s6/F</td>
</tr>
<tr>
<td>4.744</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][B]</td>
<td>my_encryption_engine/reg_int_address_01_13_s3/I2</td>
</tr>
<tr>
<td>5.261</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_address_01_13_s3/F</td>
</tr>
<tr>
<td>6.084</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td>my_encryption_engine/n2615_s17/I1</td>
</tr>
<tr>
<td>6.633</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s17/F</td>
</tr>
<tr>
<td>6.635</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[3][A]</td>
<td>my_encryption_engine/n2615_s13/I3</td>
</tr>
<tr>
<td>7.152</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R25C33[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s13/F</td>
</tr>
<tr>
<td>8.454</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>my_encryption_engine/n2621_s12/I0</td>
</tr>
<tr>
<td>9.024</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2621_s12/F</td>
</tr>
<tr>
<td>9.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_int_address_01_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>my_encryption_engine/reg_int_address_01_10_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>my_encryption_engine/reg_int_address_01_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.670, 39.060%; route: 3.934, 57.546%; tC2Q: 0.232, 3.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/reg_int_address_01_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_0_s0/Q</td>
</tr>
<tr>
<td>3.357</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>my_encryption_engine/n3857_s6/I0</td>
</tr>
<tr>
<td>3.874</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3857_s6/F</td>
</tr>
<tr>
<td>4.744</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][B]</td>
<td>my_encryption_engine/reg_int_address_01_13_s3/I2</td>
</tr>
<tr>
<td>5.261</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_address_01_13_s3/F</td>
</tr>
<tr>
<td>6.084</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td>my_encryption_engine/n2615_s17/I1</td>
</tr>
<tr>
<td>6.633</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s17/F</td>
</tr>
<tr>
<td>6.635</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[3][A]</td>
<td>my_encryption_engine/n2615_s13/I3</td>
</tr>
<tr>
<td>7.152</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R25C33[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s13/F</td>
</tr>
<tr>
<td>8.454</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>my_encryption_engine/n2619_s12/I0</td>
</tr>
<tr>
<td>9.024</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2619_s12/F</td>
</tr>
<tr>
<td>9.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_int_address_01_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>my_encryption_engine/reg_int_address_01_11_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>my_encryption_engine/reg_int_address_01_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.670, 39.060%; route: 3.934, 57.546%; tC2Q: 0.232, 3.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/reg_int_address_01_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_0_s0/Q</td>
</tr>
<tr>
<td>3.357</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>my_encryption_engine/n3857_s6/I0</td>
</tr>
<tr>
<td>3.874</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3857_s6/F</td>
</tr>
<tr>
<td>4.744</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][B]</td>
<td>my_encryption_engine/reg_int_address_01_13_s3/I2</td>
</tr>
<tr>
<td>5.261</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_address_01_13_s3/F</td>
</tr>
<tr>
<td>6.084</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td>my_encryption_engine/n2615_s17/I1</td>
</tr>
<tr>
<td>6.633</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s17/F</td>
</tr>
<tr>
<td>6.635</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[3][A]</td>
<td>my_encryption_engine/n2615_s13/I3</td>
</tr>
<tr>
<td>7.152</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R25C33[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s13/F</td>
</tr>
<tr>
<td>8.454</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][B]</td>
<td>my_encryption_engine/n2615_s12/I0</td>
</tr>
<tr>
<td>9.024</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C27[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s12/F</td>
</tr>
<tr>
<td>9.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_int_address_01_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[2][B]</td>
<td>my_encryption_engine/reg_int_address_01_13_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C27[2][B]</td>
<td>my_encryption_engine/reg_int_address_01_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.670, 39.060%; route: 3.934, 57.546%; tC2Q: 0.232, 3.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/reg_int_address_01_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_0_s0/Q</td>
</tr>
<tr>
<td>3.357</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>my_encryption_engine/n3857_s6/I0</td>
</tr>
<tr>
<td>3.874</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3857_s6/F</td>
</tr>
<tr>
<td>4.744</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][B]</td>
<td>my_encryption_engine/reg_int_address_01_13_s3/I2</td>
</tr>
<tr>
<td>5.261</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_address_01_13_s3/F</td>
</tr>
<tr>
<td>6.084</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td>my_encryption_engine/n2615_s17/I1</td>
</tr>
<tr>
<td>6.633</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s17/F</td>
</tr>
<tr>
<td>6.635</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[3][A]</td>
<td>my_encryption_engine/n2615_s13/I3</td>
</tr>
<tr>
<td>7.152</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R25C33[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s13/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[0][B]</td>
<td>my_encryption_engine/n2625_s12/I0</td>
</tr>
<tr>
<td>9.018</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C27[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2625_s12/F</td>
</tr>
<tr>
<td>9.018</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_int_address_01_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[0][B]</td>
<td>my_encryption_engine/reg_int_address_01_8_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C27[0][B]</td>
<td>my_encryption_engine/reg_int_address_01_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.649, 38.783%; route: 3.949, 57.820%; tC2Q: 0.232, 3.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/reg_int_address_01_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_0_s0/Q</td>
</tr>
<tr>
<td>3.357</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>my_encryption_engine/n3857_s6/I0</td>
</tr>
<tr>
<td>3.874</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3857_s6/F</td>
</tr>
<tr>
<td>4.744</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][B]</td>
<td>my_encryption_engine/reg_int_address_01_13_s3/I2</td>
</tr>
<tr>
<td>5.261</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_address_01_13_s3/F</td>
</tr>
<tr>
<td>6.084</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td>my_encryption_engine/n2615_s17/I1</td>
</tr>
<tr>
<td>6.633</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s17/F</td>
</tr>
<tr>
<td>6.635</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[3][A]</td>
<td>my_encryption_engine/n2615_s13/I3</td>
</tr>
<tr>
<td>7.152</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R25C33[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s13/F</td>
</tr>
<tr>
<td>8.462</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>my_encryption_engine/n2639_s12/I0</td>
</tr>
<tr>
<td>9.011</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2639_s12/F</td>
</tr>
<tr>
<td>9.011</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_int_address_01_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>my_encryption_engine/reg_int_address_01_1_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>my_encryption_engine/reg_int_address_01_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.649, 38.828%; route: 3.941, 57.772%; tC2Q: 0.232, 3.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/reg_int_address_01_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_0_s0/Q</td>
</tr>
<tr>
<td>3.357</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>my_encryption_engine/n3857_s6/I0</td>
</tr>
<tr>
<td>3.874</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3857_s6/F</td>
</tr>
<tr>
<td>4.744</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][B]</td>
<td>my_encryption_engine/reg_int_address_01_13_s3/I2</td>
</tr>
<tr>
<td>5.261</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_address_01_13_s3/F</td>
</tr>
<tr>
<td>6.084</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td>my_encryption_engine/n2615_s17/I1</td>
</tr>
<tr>
<td>6.633</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s17/F</td>
</tr>
<tr>
<td>6.635</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[3][A]</td>
<td>my_encryption_engine/n2615_s13/I3</td>
</tr>
<tr>
<td>7.152</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R25C33[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s13/F</td>
</tr>
<tr>
<td>8.462</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td>my_encryption_engine/n2637_s12/I0</td>
</tr>
<tr>
<td>9.011</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2637_s12/F</td>
</tr>
<tr>
<td>9.011</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_int_address_01_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td>my_encryption_engine/reg_int_address_01_2_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C26[0][B]</td>
<td>my_encryption_engine/reg_int_address_01_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.649, 38.828%; route: 3.941, 57.772%; tC2Q: 0.232, 3.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/reg_int_address_01_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_0_s0/Q</td>
</tr>
<tr>
<td>3.357</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>my_encryption_engine/n3857_s6/I0</td>
</tr>
<tr>
<td>3.874</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3857_s6/F</td>
</tr>
<tr>
<td>4.744</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][B]</td>
<td>my_encryption_engine/reg_int_address_01_13_s3/I2</td>
</tr>
<tr>
<td>5.261</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_address_01_13_s3/F</td>
</tr>
<tr>
<td>6.084</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td>my_encryption_engine/n2615_s17/I1</td>
</tr>
<tr>
<td>6.633</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s17/F</td>
</tr>
<tr>
<td>6.635</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[3][A]</td>
<td>my_encryption_engine/n2615_s13/I3</td>
</tr>
<tr>
<td>7.152</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R25C33[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s13/F</td>
</tr>
<tr>
<td>8.462</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>my_encryption_engine/n2635_s12/I0</td>
</tr>
<tr>
<td>9.011</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2635_s12/F</td>
</tr>
<tr>
<td>9.011</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_int_address_01_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>my_encryption_engine/reg_int_address_01_3_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>my_encryption_engine/reg_int_address_01_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.649, 38.828%; route: 3.941, 57.772%; tC2Q: 0.232, 3.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/reg_int_address_01_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_0_s0/Q</td>
</tr>
<tr>
<td>3.357</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>my_encryption_engine/n3857_s6/I0</td>
</tr>
<tr>
<td>3.874</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3857_s6/F</td>
</tr>
<tr>
<td>4.744</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][B]</td>
<td>my_encryption_engine/reg_int_address_01_13_s3/I2</td>
</tr>
<tr>
<td>5.261</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_address_01_13_s3/F</td>
</tr>
<tr>
<td>6.084</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td>my_encryption_engine/n2615_s17/I1</td>
</tr>
<tr>
<td>6.633</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s17/F</td>
</tr>
<tr>
<td>6.635</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[3][A]</td>
<td>my_encryption_engine/n2615_s13/I3</td>
</tr>
<tr>
<td>7.152</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R25C33[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s13/F</td>
</tr>
<tr>
<td>8.462</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>my_encryption_engine/n2629_s12/I0</td>
</tr>
<tr>
<td>9.011</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2629_s12/F</td>
</tr>
<tr>
<td>9.011</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_int_address_01_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>my_encryption_engine/reg_int_address_01_6_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>my_encryption_engine/reg_int_address_01_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.649, 38.828%; route: 3.941, 57.772%; tC2Q: 0.232, 3.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/reg_int_address_01_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_0_s0/Q</td>
</tr>
<tr>
<td>3.357</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>my_encryption_engine/n3857_s6/I0</td>
</tr>
<tr>
<td>3.874</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3857_s6/F</td>
</tr>
<tr>
<td>4.744</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][B]</td>
<td>my_encryption_engine/reg_int_address_01_13_s3/I2</td>
</tr>
<tr>
<td>5.261</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_address_01_13_s3/F</td>
</tr>
<tr>
<td>6.084</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td>my_encryption_engine/n2615_s17/I1</td>
</tr>
<tr>
<td>6.633</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s17/F</td>
</tr>
<tr>
<td>6.635</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[3][A]</td>
<td>my_encryption_engine/n2615_s13/I3</td>
</tr>
<tr>
<td>7.152</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R25C33[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s13/F</td>
</tr>
<tr>
<td>8.462</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>my_encryption_engine/n2617_s12/I0</td>
</tr>
<tr>
<td>9.011</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2617_s12/F</td>
</tr>
<tr>
<td>9.011</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_int_address_01_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>my_encryption_engine/reg_int_address_01_12_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>my_encryption_engine/reg_int_address_01_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.649, 38.828%; route: 3.941, 57.772%; tC2Q: 0.232, 3.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_cmd_ad_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>my_encryption_engine/statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R24C36[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.373</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>my_encryption_engine/n2773_s18/I1</td>
</tr>
<tr>
<td>3.826</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C33[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2773_s18/F</td>
</tr>
<tr>
<td>4.883</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>my_encryption_engine/n2970_s14/I1</td>
</tr>
<tr>
<td>5.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2970_s14/F</td>
</tr>
<tr>
<td>6.064</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>my_encryption_engine/n2970_s13/I0</td>
</tr>
<tr>
<td>6.517</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2970_s13/F</td>
</tr>
<tr>
<td>7.484</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C30[2][A]</td>
<td>my_encryption_engine/n2986_s9/I0</td>
</tr>
<tr>
<td>8.039</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C30[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2986_s9/F</td>
</tr>
<tr>
<td>8.436</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>my_encryption_engine/n2986_s6/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2986_s6/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_cmd_ad_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>my_encryption_engine/mem_cmd_ad_5_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>my_encryption_engine/mem_cmd_ad_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.402, 35.232%; route: 4.184, 61.365%; tC2Q: 0.232, 3.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/reg_int_address_01_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>my_encryption_engine/reg_command_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_0_s0/Q</td>
</tr>
<tr>
<td>3.357</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>my_encryption_engine/n3857_s6/I0</td>
</tr>
<tr>
<td>3.874</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3857_s6/F</td>
</tr>
<tr>
<td>4.744</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][B]</td>
<td>my_encryption_engine/reg_int_address_01_13_s3/I2</td>
</tr>
<tr>
<td>5.261</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_address_01_13_s3/F</td>
</tr>
<tr>
<td>6.084</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td>my_encryption_engine/n2615_s17/I1</td>
</tr>
<tr>
<td>6.633</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s17/F</td>
</tr>
<tr>
<td>6.635</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[3][A]</td>
<td>my_encryption_engine/n2615_s13/I3</td>
</tr>
<tr>
<td>7.152</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R25C33[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2615_s13/F</td>
</tr>
<tr>
<td>8.454</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td>my_encryption_engine/n2627_s12/I0</td>
</tr>
<tr>
<td>9.003</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2627_s12/F</td>
</tr>
<tr>
<td>9.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_int_address_01_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td>my_encryption_engine/reg_int_address_01_7_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[1][B]</td>
<td>my_encryption_engine/reg_int_address_01_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.649, 38.873%; route: 3.934, 57.723%; tC2Q: 0.232, 3.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/n3002_s9</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_cmd_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_cmd_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_cmd_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R22C34[2][A]</td>
<td>my_encryption_engine/mem_cmd_clk_s0/Q</td>
</tr>
<tr>
<td>0.265</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/n3002_s9/I1</td>
</tr>
<tr>
<td>0.629</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3002_s9/F</td>
</tr>
<tr>
<td>0.900</td>
<td>0.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>my_encryption_engine/n3002_s8/I0</td>
</tr>
<tr>
<td>1.190</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3002_s8/F</td>
</tr>
<tr>
<td>1.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_cmd_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>my_encryption_engine/mem_cmd_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_cmd_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>my_encryption_engine/mem_cmd_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 54.944%; route: 0.271, 22.774%; tC2Q: 0.265, 22.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/n2823_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_ram_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_ram_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_ram_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R24C33[0][A]</td>
<td>my_encryption_engine/mem_ram_clk_s0/Q</td>
</tr>
<tr>
<td>1.131</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/n2823_s8/I1</td>
</tr>
<tr>
<td>1.363</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2823_s8/F</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>my_encryption_engine/n2823_s6/I2</td>
</tr>
<tr>
<td>1.656</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2823_s6/F</td>
</tr>
<tr>
<td>1.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_ram_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>my_encryption_engine/mem_ram_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_ram_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>my_encryption_engine/mem_ram_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.522, 31.513%; route: 0.004, 0.212%; tC2Q: 1.131, 68.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/n2775_s12</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_src_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_src_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_src_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C32[1][A]</td>
<td>my_encryption_engine/mem_src_clk_s0/Q</td>
</tr>
<tr>
<td>1.005</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/n2775_s12/I2</td>
</tr>
<tr>
<td>1.240</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2775_s12/F</td>
</tr>
<tr>
<td>1.363</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>my_encryption_engine/n2775_s11/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2775_s11/F</td>
</tr>
<tr>
<td>1.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_src_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>my_encryption_engine/mem_src_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_src_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>my_encryption_engine/mem_src_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 33.914%; route: 0.123, 7.220%; tC2Q: 1.005, 58.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/n2773_s12</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_key_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_key_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_key_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R30C35[0][B]</td>
<td>my_encryption_engine/mem_key_clk_s0/Q</td>
</tr>
<tr>
<td>1.157</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/n2773_s12/I2</td>
</tr>
<tr>
<td>1.521</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2773_s12/F</td>
</tr>
<tr>
<td>1.525</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[0][B]</td>
<td>my_encryption_engine/n2773_s11/I0</td>
</tr>
<tr>
<td>1.757</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C35[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2773_s11/F</td>
</tr>
<tr>
<td>1.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_key_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][B]</td>
<td>my_encryption_engine/mem_key_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_key_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C35[0][B]</td>
<td>my_encryption_engine/mem_key_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.596, 33.927%; route: 0.004, 0.200%; tC2Q: 1.157, 65.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/n2543_s37</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_dst_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_dst_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R29C31[0][A]</td>
<td>my_encryption_engine/mem_dst_clk_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/n2543_s37/I3</td>
</tr>
<tr>
<td>1.220</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2543_s37/F</td>
</tr>
<tr>
<td>1.340</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td>my_encryption_engine/n2543_s16/I0</td>
</tr>
<tr>
<td>1.630</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2543_s16/F</td>
</tr>
<tr>
<td>1.634</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>my_encryption_engine/n2543_s15/I0</td>
</tr>
<tr>
<td>1.924</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2543_s15/F</td>
</tr>
<tr>
<td>1.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>my_encryption_engine/mem_dst_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_dst_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>my_encryption_engine/mem_dst_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.944, 49.066%; route: 0.124, 6.456%; tC2Q: 0.856, 44.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_src_ad_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R29C22[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_20_s0/Q</td>
</tr>
<tr>
<td>1.750</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>myarduino_io_ad/n384_s9/I1</td>
</tr>
<tr>
<td>1.982</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n384_s9/F</td>
</tr>
<tr>
<td>1.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_src_ad_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>myarduino_io_ad/mem_src_ad_12_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_ad_12_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>myarduino_io_ad/mem_src_ad_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.082%; route: 0.132, 23.326%; tC2Q: 0.201, 35.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_key_ad_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R29C22[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_20_s0/Q</td>
</tr>
<tr>
<td>1.750</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>myarduino_io_ad/n352_s9/I1</td>
</tr>
<tr>
<td>1.982</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n352_s9/F</td>
</tr>
<tr>
<td>1.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_key_ad_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>myarduino_io_ad/mem_key_ad_12_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_key_ad_12_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>myarduino_io_ad/mem_key_ad_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.082%; route: 0.132, 23.326%; tC2Q: 0.201, 35.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_key_ad_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R23C23[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_9_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>myarduino_io_ad/n358_s9/I2</td>
</tr>
<tr>
<td>1.986</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n358_s9/F</td>
</tr>
<tr>
<td>1.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_key_ad_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>myarduino_io_ad/mem_key_ad_9_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_key_ad_9_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>myarduino_io_ad/mem_key_ad_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.797%; route: 0.135, 23.681%; tC2Q: 0.202, 35.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_dst_ad_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>myarduino_io_ad/reg_input_buffer_19_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C22[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_19_s0/Q</td>
</tr>
<tr>
<td>1.742</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td>myarduino_io_ad/n290_s9/I1</td>
</tr>
<tr>
<td>2.032</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n290_s9/F</td>
</tr>
<tr>
<td>2.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_dst_ad_11_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td>myarduino_io_ad/mem_dst_ad_11_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_dst_ad_11_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C22[0][A]</td>
<td>myarduino_io_ad/mem_dst_ad_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.191%; route: 0.124, 20.102%; tC2Q: 0.201, 32.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_dst_ad_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R23C23[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_9_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td>myarduino_io_ad/n310_s9/I2</td>
</tr>
<tr>
<td>2.035</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n310_s9/F</td>
</tr>
<tr>
<td>2.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_dst_ad_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td>myarduino_io_ad/mem_dst_ad_1_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_dst_ad_1_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C23[2][A]</td>
<td>myarduino_io_ad/mem_dst_ad_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.951%; route: 0.126, 20.345%; tC2Q: 0.202, 32.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_src_ad_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[2][A]</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C21[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_16_s0/Q</td>
</tr>
<tr>
<td>1.747</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[1][A]</td>
<td>myarduino_io_ad/n392_s9/I1</td>
</tr>
<tr>
<td>2.037</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C21[1][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n392_s9/F</td>
</tr>
<tr>
<td>2.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_src_ad_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[1][A]</td>
<td>myarduino_io_ad/mem_src_ad_8_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_ad_8_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C21[1][A]</td>
<td>myarduino_io_ad/mem_src_ad_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.816%; route: 0.128, 20.736%; tC2Q: 0.201, 32.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_src_ad_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>myarduino_io_ad/reg_input_buffer_18_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R29C22[1][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_18_s0/Q</td>
</tr>
<tr>
<td>1.749</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td>myarduino_io_ad/n388_s9/I1</td>
</tr>
<tr>
<td>2.039</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n388_s9/F</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_src_ad_10_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td>myarduino_io_ad/mem_src_ad_10_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_ad_10_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C23[0][A]</td>
<td>myarduino_io_ad/mem_src_ad_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.639%; route: 0.131, 21.035%; tC2Q: 0.201, 32.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_cmd_ad_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][B]</td>
<td>myarduino_io_ad/reg_input_buffer_17_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C23[0][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_17_s0/Q</td>
</tr>
<tr>
<td>1.749</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>myarduino_io_ad/n326_s9/I1</td>
</tr>
<tr>
<td>2.039</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n326_s9/F</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_cmd_ad_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_9_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_cmd_ad_9_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.639%; route: 0.131, 21.035%; tC2Q: 0.201, 32.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_key_ad_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[2][A]</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C21[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_16_s0/Q</td>
</tr>
<tr>
<td>1.753</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td>myarduino_io_ad/n360_s9/I1</td>
</tr>
<tr>
<td>2.043</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n360_s9/F</td>
</tr>
<tr>
<td>2.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_key_ad_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td>myarduino_io_ad/mem_key_ad_8_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_key_ad_8_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C21[0][A]</td>
<td>myarduino_io_ad/mem_key_ad_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.395%; route: 0.134, 21.449%; tC2Q: 0.201, 32.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_key_ad_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[2][A]</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C22[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_21_s0/Q</td>
</tr>
<tr>
<td>1.753</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>myarduino_io_ad/n350_s9/I1</td>
</tr>
<tr>
<td>2.043</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n350_s9/F</td>
</tr>
<tr>
<td>2.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_key_ad_13_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>myarduino_io_ad/mem_key_ad_13_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_key_ad_13_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>myarduino_io_ad/mem_key_ad_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.395%; route: 0.134, 21.449%; tC2Q: 0.201, 32.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_cmd_ad_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[2][A]</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C21[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_16_s0/Q</td>
</tr>
<tr>
<td>1.753</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>myarduino_io_ad/n328_s9/I1</td>
</tr>
<tr>
<td>2.043</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n328_s9/F</td>
</tr>
<tr>
<td>2.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_cmd_ad_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_8_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_cmd_ad_8_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.395%; route: 0.134, 21.449%; tC2Q: 0.201, 32.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_dst_ad_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[2][A]</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C22[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_21_s0/Q</td>
</tr>
<tr>
<td>1.753</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][A]</td>
<td>myarduino_io_ad/n286_s9/I1</td>
</tr>
<tr>
<td>2.043</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n286_s9/F</td>
</tr>
<tr>
<td>2.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_dst_ad_13_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[2][A]</td>
<td>myarduino_io_ad/mem_dst_ad_13_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_dst_ad_13_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C23[2][A]</td>
<td>myarduino_io_ad/mem_dst_ad_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.395%; route: 0.134, 21.449%; tC2Q: 0.201, 32.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_key_ad_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>myarduino_io_ad/reg_input_buffer_14_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R22C21[0][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_14_s0/Q</td>
</tr>
<tr>
<td>1.770</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>myarduino_io_ad/n364_s9/I2</td>
</tr>
<tr>
<td>2.060</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n364_s9/F</td>
</tr>
<tr>
<td>2.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_key_ad_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>myarduino_io_ad/mem_key_ad_6_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_key_ad_6_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>myarduino_io_ad/mem_key_ad_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 45.136%; route: 0.150, 23.424%; tC2Q: 0.202, 31.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_src_ad_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[2][A]</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C22[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_21_s0/Q</td>
</tr>
<tr>
<td>1.742</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>myarduino_io_ad/n382_s9/I1</td>
</tr>
<tr>
<td>2.086</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n382_s9/F</td>
</tr>
<tr>
<td>2.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_src_ad_13_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>myarduino_io_ad/mem_src_ad_13_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_ad_13_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>myarduino_io_ad/mem_src_ad_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.456%; route: 0.124, 18.478%; tC2Q: 0.201, 30.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_dst_ad_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[2][A]</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C21[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_16_s0/Q</td>
</tr>
<tr>
<td>1.742</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>myarduino_io_ad/n296_s9/I1</td>
</tr>
<tr>
<td>2.086</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n296_s9/F</td>
</tr>
<tr>
<td>2.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_dst_ad_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>myarduino_io_ad/mem_dst_ad_8_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_dst_ad_8_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>myarduino_io_ad/mem_dst_ad_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.456%; route: 0.124, 18.478%; tC2Q: 0.201, 30.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_cmd_ad_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[2][A]</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C22[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_21_s0/Q</td>
</tr>
<tr>
<td>1.747</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>myarduino_io_ad/n318_s9/I1</td>
</tr>
<tr>
<td>2.091</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n318_s9/F</td>
</tr>
<tr>
<td>2.091</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_cmd_ad_13_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_13_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_cmd_ad_13_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.080%; route: 0.128, 19.074%; tC2Q: 0.201, 29.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_dst_ad_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R29C22[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_20_s0/Q</td>
</tr>
<tr>
<td>1.750</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>myarduino_io_ad/n288_s9/I1</td>
</tr>
<tr>
<td>2.094</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n288_s9/F</td>
</tr>
<tr>
<td>2.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_dst_ad_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>myarduino_io_ad/mem_dst_ad_12_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_dst_ad_12_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>myarduino_io_ad/mem_dst_ad_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 50.833%; route: 0.132, 19.466%; tC2Q: 0.201, 29.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_cmd_ad_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td>myarduino_io_ad/reg_input_buffer_10_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R29C22[2][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_10_s0/Q</td>
</tr>
<tr>
<td>1.751</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>myarduino_io_ad/n340_s9/I2</td>
</tr>
<tr>
<td>2.095</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n340_s9/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_cmd_ad_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_2_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_cmd_ad_2_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 50.762%; route: 0.132, 19.429%; tC2Q: 0.202, 29.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_src_ad_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][B]</td>
<td>myarduino_io_ad/reg_input_buffer_17_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C23[0][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_17_s0/Q</td>
</tr>
<tr>
<td>1.870</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>myarduino_io_ad/n390_s9/I1</td>
</tr>
<tr>
<td>2.102</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n390_s9/F</td>
</tr>
<tr>
<td>2.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_src_ad_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>myarduino_io_ad/mem_src_ad_9_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_ad_9_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>myarduino_io_ad/mem_src_ad_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.898%; route: 0.250, 36.588%; tC2Q: 0.202, 29.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_cmd_ad_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td>myarduino_io_ad/reg_input_buffer_12_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R29C22[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_12_s0/Q</td>
</tr>
<tr>
<td>1.874</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>myarduino_io_ad/n320_s9/I2</td>
</tr>
<tr>
<td>2.106</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n320_s9/F</td>
</tr>
<tr>
<td>2.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_cmd_ad_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>323</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>myarduino_io_ad/mem_cmd_ad_12_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_cmd_ad_12_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>myarduino_io_ad/mem_cmd_ad_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.717%; route: 0.254, 36.926%; tC2Q: 0.202, 29.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io_ad/arduino_dataout_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io_ad/arduino_dataout_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io_ad/arduino_dataout_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io_ad/arduino_dataout_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io_ad/arduino_dataout_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io_ad/arduino_dataout_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io_ad/arduino_dataout_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io_ad/arduino_dataout_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io_ad/arduino_dataout_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io_ad/mem_dst_din_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io_ad/mem_dst_din_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io_ad/mem_dst_din_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io_ad/mem_key_din_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io_ad/mem_key_din_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io_ad/mem_key_din_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io_ad/mem_cmd_ad_11_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io_ad/mem_cmd_ad_11_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io_ad/mem_cmd_ad_11_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>my_encryption_engine/reg_bank_select_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>my_encryption_engine/reg_bank_select_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>my_encryption_engine/reg_bank_select_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>my_encryption_engine/mem_src_clk_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>my_encryption_engine/mem_src_clk_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>my_encryption_engine/mem_src_clk_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>my_encryption_engine/mem_key_clk_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>my_encryption_engine/mem_key_clk_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>my_encryption_engine/mem_key_clk_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>my_encryption_engine/reg_bank_select_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>my_encryption_engine/reg_bank_select_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>my_encryption_engine/reg_bank_select_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>323</td>
<td>sysclk_d</td>
<td>2.549</td>
<td>1.859</td>
</tr>
<tr>
<td>75</td>
<td>reg_bank_select[4]</td>
<td>4.466</td>
<td>1.733</td>
</tr>
<tr>
<td>75</td>
<td>reg_bank_select[5]</td>
<td>4.404</td>
<td>1.903</td>
</tr>
<tr>
<td>61</td>
<td>reg_bank_select[6]</td>
<td>3.009</td>
<td>3.511</td>
</tr>
<tr>
<td>56</td>
<td>reg_bank_select[7]</td>
<td>3.752</td>
<td>1.840</td>
</tr>
<tr>
<td>55</td>
<td>n3857_10</td>
<td>2.916</td>
<td>1.132</td>
</tr>
<tr>
<td>41</td>
<td>statemachine_command[0]</td>
<td>2.566</td>
<td>0.983</td>
</tr>
<tr>
<td>38</td>
<td>n3857_18</td>
<td>3.481</td>
<td>1.782</td>
</tr>
<tr>
<td>37</td>
<td>reg_input_buffer[14]</td>
<td>6.502</td>
<td>2.015</td>
</tr>
<tr>
<td>35</td>
<td>statemachine_command[2]</td>
<td>2.549</td>
<td>1.014</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R33C23</td>
<td>88.89%</td>
</tr>
<tr>
<td>R22C32</td>
<td>87.50%</td>
</tr>
<tr>
<td>R26C27</td>
<td>87.50%</td>
</tr>
<tr>
<td>R27C33</td>
<td>87.50%</td>
</tr>
<tr>
<td>R22C27</td>
<td>86.11%</td>
</tr>
<tr>
<td>R24C26</td>
<td>86.11%</td>
</tr>
<tr>
<td>R30C26</td>
<td>83.33%</td>
</tr>
<tr>
<td>R27C26</td>
<td>83.33%</td>
</tr>
<tr>
<td>R25C26</td>
<td>83.33%</td>
</tr>
<tr>
<td>R29C26</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
