<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>Multirate_v1</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.408</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>7</Best-caseLatency>
            <Average-caseLatency>10</Average-caseLatency>
            <Worst-caseLatency>19</Worst-caseLatency>
            <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
            <Interval-min>8</Interval-min>
            <Interval-max>20</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>FIR_HLS.cpp:14</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>58</DSP>
            <FF>6027</FF>
            <LUT>3067</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>Multirate_v1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>Multirate_v1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TDATA</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TVALID</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TREADY</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TDATA</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TVALID</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TREADY</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>Multirate_v1</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_FIR_filter_1_fu_405</InstName>
                    <ModuleName>FIR_filter_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>405</ID>
                    <BindInstances>mac_muladd_16s_10s_28s_28_4_0_U4 mac_muladd_16s_10s_28s_28_4_0_U4 mul_16s_13s_28_1_0_U2 mac_muladd_16s_14ns_28s_30_4_0_U5 mul_16s_13s_28_1_0_U1 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_10s_28s_28_4_0_U4 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_14ns_28s_30_4_0_U5 tmp3_fu_154_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FIR_filter_1_fu_425</InstName>
                    <ModuleName>FIR_filter_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>425</ID>
                    <BindInstances>mac_muladd_16s_10s_28s_28_4_0_U4 mac_muladd_16s_10s_28s_28_4_0_U4 mul_16s_13s_28_1_0_U2 mac_muladd_16s_14ns_28s_30_4_0_U5 mul_16s_13s_28_1_0_U1 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_10s_28s_28_4_0_U4 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_14ns_28s_30_4_0_U5 tmp3_fu_154_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FIR_filter_2_fu_462</InstName>
                    <ModuleName>FIR_filter_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>462</ID>
                    <BindInstances>am_addmul_16s_16s_14ns_31_4_0_U19 am_addmul_16s_16s_14ns_31_4_0_U19 am_addmul_16s_16s_14ns_31_4_0_U19 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FIR_filter_fu_473</InstName>
                    <ModuleName>FIR_filter</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>473</ID>
                    <BindInstances>mul_16s_17ns_32_1_1_U31 tmp4_fu_1120_p2 tmp5_fu_1130_p2 am_addmul_17s_17s_11ns_29_4_1_U32 am_addmul_17s_17s_11ns_29_4_1_U32 am_addmul_17s_17s_11ns_29_4_1_U32 tmp6_fu_1156_p2 tmp12_fu_1166_p2 tmp610_fu_1176_p2 tmp117_fu_1182_p2 tmp118_fu_1192_p2 ama_addmuladd_17s_17s_7s_25s_25_4_1_U33 ama_addmuladd_17s_17s_7s_25s_25_4_1_U33 ama_addmuladd_17s_17s_7s_25s_25_4_1_U33 tmp13_fu_1202_p2 grp_fu_2671_p0 ama_submuladd_18s_16s_7ns_23s_25_4_1_U34 ama_submuladd_18s_16s_7ns_23s_25_4_1_U34 ama_submuladd_18s_16s_7ns_23s_25_4_1_U34 tmp119_fu_1218_p2 tmp120_fu_1228_p2 tmp19_fu_1238_p2 grp_fu_2841_p3 ama_addmuladd_16s_16s_15ns_32s_32_4_1_U54 ama_addmuladd_16s_16s_15ns_32s_32_4_1_U54 ama_addmuladd_16s_16s_15ns_32s_32_4_1_U54 ama_addmuladd_16s_16s_12s_32s_32_4_1_U35 ama_addmuladd_16s_16s_12s_32s_32_4_1_U35 ama_addmuladd_16s_16s_12s_32s_32_4_1_U35 ama_addmuladd_16s_16s_12s_32s_32_4_1_U35 ama_addmuladd_16s_16s_14s_30s_31_4_1_U71 ama_addmuladd_16s_16s_14s_30s_31_4_1_U71 ama_addmuladd_16s_16s_14s_30s_31_4_1_U71 am_addmul_16s_16s_12ns_30_4_1_U36 am_addmul_16s_16s_12ns_30_4_1_U36 am_addmul_16s_16s_12ns_30_4_1_U36 ama_addmuladd_16s_16s_12s_30s_30_4_1_U55 ama_addmuladd_16s_16s_12s_30s_30_4_1_U55 ama_addmuladd_16s_16s_12s_30s_30_4_1_U55 ama_addmuladd_16s_16s_12s_30s_30_4_1_U55 ama_addmuladd_16s_16s_13s_29s_30_4_1_U72 ama_addmuladd_16s_16s_13s_29s_30_4_1_U72 ama_addmuladd_16s_16s_13s_29s_30_4_1_U72 am_addmul_16s_16s_11ns_29_4_1_U37 am_addmul_16s_16s_11ns_29_4_1_U37 am_addmul_16s_16s_11ns_29_4_1_U37 ama_addmuladd_16s_16s_11ns_29s_29_4_1_U56 ama_addmuladd_16s_16s_11ns_29s_29_4_1_U56 ama_addmuladd_16s_16s_11ns_29s_29_4_1_U56 am_addmul_16s_16s_12s_29_4_1_U38 am_addmul_16s_16s_12s_29_4_1_U38 am_addmul_16s_16s_12s_29_4_1_U38 ama_addmuladd_16s_16s_12s_29s_29_4_1_U57 ama_addmuladd_16s_16s_12s_29s_29_4_1_U57 ama_addmuladd_16s_16s_12s_29s_29_4_1_U57 ama_addmuladd_16s_16s_10ns_29s_29_4_1_U58 ama_addmuladd_16s_16s_10ns_29s_29_4_1_U58 ama_addmuladd_16s_16s_10ns_29s_29_4_1_U58 ama_addmuladd_16s_16s_10ns_29s_29_4_1_U58 ama_addmuladd_16s_16s_11s_28s_29_4_1_U73 ama_addmuladd_16s_16s_11s_28s_29_4_1_U73 ama_addmuladd_16s_16s_11s_28s_29_4_1_U73 ama_addmuladd_16s_16s_11s_28s_29_4_1_U73 am_addmul_16s_16s_11s_28_4_1_U39 am_addmul_16s_16s_11s_28_4_1_U39 am_addmul_16s_16s_11s_28_4_1_U39 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U59 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U59 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U59 am_addmul_16s_16s_10ns_28_4_1_U40 am_addmul_16s_16s_10ns_28_4_1_U40 am_addmul_16s_16s_10ns_28_4_1_U40 ama_addmuladd_16s_16s_11s_28s_28_4_1_U60 ama_addmuladd_16s_16s_11s_28s_28_4_1_U60 ama_addmuladd_16s_16s_11s_28s_28_4_1_U60 ama_addmuladd_16s_16s_10s_28s_28_4_1_U61 ama_addmuladd_16s_16s_10s_28s_28_4_1_U61 ama_addmuladd_16s_16s_10s_28s_28_4_1_U61 ama_addmuladd_16s_16s_10s_28s_28_4_1_U61 am_addmul_16s_16s_10ns_28_4_1_U41 am_addmul_16s_16s_10ns_28_4_1_U41 am_addmul_16s_16s_10ns_28_4_1_U41 ama_addmuladd_16s_16s_9ns_27s_28_4_1_U74 ama_addmuladd_16s_16s_9ns_27s_28_4_1_U74 ama_addmuladd_16s_16s_9ns_27s_28_4_1_U74 ama_addmuladd_16s_16s_9ns_27s_28_4_1_U74 am_addmul_16s_16s_11s_27_4_1_U42 am_addmul_16s_16s_11s_27_4_1_U42 am_addmul_16s_16s_11s_27_4_1_U42 ama_addmuladd_16s_16s_9s_27s_27_4_1_U62 ama_addmuladd_16s_16s_9s_27s_27_4_1_U62 ama_addmuladd_16s_16s_9s_27s_27_4_1_U62 ama_addmuladd_16s_16s_9s_27s_27_4_1_U62 ama_addmuladd_16s_16s_10ns_25s_27_4_1_U43 ama_addmuladd_16s_16s_10ns_25s_27_4_1_U43 ama_addmuladd_16s_16s_10ns_25s_27_4_1_U43 tmp65_fu_1244_p2 tmp66_fu_2184_p2 am_addmul_16s_16s_11s_28_4_1_U44 am_addmul_16s_16s_11s_28_4_1_U44 am_addmul_16s_16s_11s_28_4_1_U44 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U63 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U63 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U63 tmp71_fu_1250_p2 am_addmul_16s_16s_10s_27_4_1_U45 am_addmul_16s_16s_10s_27_4_1_U45 am_addmul_16s_16s_10s_27_4_1_U45 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U64 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U64 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U64 ama_addmuladd_16s_16s_8s_26s_27_4_1_U65 ama_addmuladd_16s_16s_8s_26s_27_4_1_U65 ama_addmuladd_16s_16s_8s_26s_27_4_1_U65 ama_addmuladd_16s_16s_8s_26s_27_4_1_U65 ama_addmuladd_16s_16s_10s_25s_26_4_1_U46 ama_addmuladd_16s_16s_10s_25s_26_4_1_U46 ama_addmuladd_16s_16s_10s_25s_26_4_1_U46 tmp81_fu_1256_p2 tmp82_fu_2216_p2 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U66 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U66 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U66 tmp85_fu_1262_p2 ama_addmuladd_16s_16s_9s_26s_26_4_1_U47 ama_addmuladd_16s_16s_9s_26s_26_4_1_U47 ama_addmuladd_16s_16s_9s_26s_26_4_1_U47 am_addmul_16s_16s_8ns_26_4_1_U48 am_addmul_16s_16s_8ns_26_4_1_U48 am_addmul_16s_16s_8ns_26_4_1_U48 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U67 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U67 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U67 am_addmul_16s_16s_9s_26_4_1_U49 am_addmul_16s_16s_9s_26_4_1_U49 am_addmul_16s_16s_9s_26_4_1_U49 ama_addmuladd_16s_16s_9s_26s_26_4_1_U68 ama_addmuladd_16s_16s_9s_26s_26_4_1_U68 ama_addmuladd_16s_16s_9s_26s_26_4_1_U68 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U75 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U75 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U75 am_addmul_16s_16s_9s_25_4_1_U50 am_addmul_16s_16s_9s_25_4_1_U50 am_addmul_16s_16s_9s_25_4_1_U50 ama_addmuladd_16s_16s_8s_25s_25_4_1_U69 ama_addmuladd_16s_16s_8s_25s_25_4_1_U69 ama_addmuladd_16s_16s_8s_25s_25_4_1_U69 ama_addmuladd_16s_16s_8ns_24s_26_4_1_U51 ama_addmuladd_16s_16s_8ns_24s_26_4_1_U51 ama_addmuladd_16s_16s_8ns_24s_26_4_1_U51 tmp105_fu_1268_p2 ama_addmuladd_16s_16s_5ns_25s_26_4_1_U70 ama_addmuladd_16s_16s_5ns_25s_26_4_1_U70 ama_addmuladd_16s_16s_5ns_25s_26_4_1_U70 ama_addmuladd_16s_16s_5ns_25s_26_4_1_U70 tmp109_fu_1274_p2 tmp110_fu_2305_p2 ama_addmuladd_16s_16s_7ns_19s_24_4_1_U52 ama_addmuladd_16s_16s_7ns_19s_24_4_1_U52 ama_addmuladd_16s_16s_7ns_19s_24_4_1_U52 tmp113_fu_1280_p2 tmp114_fu_2326_p2 ama_addmuladd_16s_16s_9s_26s_26_4_1_U53 ama_addmuladd_16s_16s_9s_26s_26_4_1_U53 ama_addmuladd_16s_16s_9s_26s_26_4_1_U53 ama_addmuladd_16s_16s_12s_32s_32_4_1_U35 ama_addmuladd_16s_16s_15ns_32s_32_4_1_U54 ama_addmuladd_16s_16s_12s_30s_30_4_1_U55 ama_addmuladd_16s_16s_14s_30s_31_4_1_U71 ama_addmuladd_16s_16s_11ns_29s_29_4_1_U56 ama_addmuladd_16s_16s_13s_29s_30_4_1_U72 ama_addmuladd_16s_16s_12s_29s_29_4_1_U57 ama_addmuladd_16s_16s_10ns_29s_29_4_1_U58 add_ln68_10_fu_2403_p2 add_ln68_11_fu_2530_p2 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U59 ama_addmuladd_16s_16s_11s_28s_29_4_1_U73 ama_addmuladd_16s_16s_11s_28s_28_4_1_U60 ama_addmuladd_16s_16s_10s_28s_28_4_1_U61 add_ln68_17_fu_2418_p2 add_ln68_18_fu_2552_p2 ama_addmuladd_16s_16s_9s_27s_27_4_1_U62 ama_addmuladd_16s_16s_9ns_27s_28_4_1_U74 ama_addmuladd_16s_16s_10ns_25s_27_4_1_U43 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U63 add_ln68_23_fu_2430_p2 add_ln68_24_fu_2568_p2 add_ln68_25_fu_2578_p2 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U64 add_ln68_28_fu_2435_p2 ama_addmuladd_16s_16s_10s_25s_26_4_1_U46 ama_addmuladd_16s_16s_8s_26s_27_4_1_U65 add_ln68_31_fu_2447_p2 ama_addmuladd_16s_16s_9s_26s_26_4_1_U47 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U66 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U67 ama_addmuladd_16s_16s_9s_26s_26_4_1_U68 add_ln68_36_fu_2466_p2 add_ln68_37_fu_2476_p2 add_ln68_38_fu_2486_p2 ama_addmuladd_16s_16s_8s_25s_25_4_1_U69 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U75 ama_addmuladd_16s_16s_8ns_24s_26_4_1_U51 ama_addmuladd_17s_17s_7s_25s_25_4_1_U33 add_ln68_43_fu_2345_p2 add_ln68_44_fu_2603_p2 ama_submuladd_18s_16s_7ns_23s_25_4_1_U34 ama_addmuladd_16s_16s_5ns_25s_26_4_1_U70 ama_addmuladd_16s_16s_7ns_19s_24_4_1_U52 ama_addmuladd_16s_16s_9s_26s_26_4_1_U53 add_ln68_51_fu_2616_p2 add_ln68_52_fu_2626_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln32_1_fu_1104_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>FIR_filter_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.025</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>5</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FIR_HLS.cpp:60</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>668</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>277</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_28s_28_4_0_U4" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_28s_28_4_0_U4" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_0_U2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_28s_30_4_0_U5" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_0_U1" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_28s_28_4_0_U3" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_28s_28_4_0_U3" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_4_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_28s_28_4_0_U4" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_28s_28_4_0_U3" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_28s_30_4_0_U5" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp3_fu_154_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FIR_filter_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.392</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FIR_HLS.cpp:60</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>609</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>244</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_14ns_31_4_0_U19" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_14ns_31_4_0_U19" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_14ns_31_4_0_U19" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_31s_31_4_0_U21" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_31s_31_4_0_U21" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_31s_31_4_0_U21" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_31s_31_4_0_U21" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20" SOURCE="FIR_HLS.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20" SOURCE="FIR_HLS.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20" SOURCE="FIR_HLS.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_31s_31_4_0_U21" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FIR_filter</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.408</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FIR_HLS.cpp:60</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>45</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>3419</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1551</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_17ns_32_1_1_U31" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp4_fu_1120_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp5_fu_1130_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_17s_17s_11ns_29_4_1_U32" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_17s_17s_11ns_29_4_1_U32" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_17s_17s_11ns_29_4_1_U32" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp6_fu_1156_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp12_fu_1166_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp610_fu_1176_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp610" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp117_fu_1182_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp118_fu_1192_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_7s_25s_25_4_1_U33" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_7s_25s_25_4_1_U33" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp10_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_7s_25s_25_4_1_U33" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp13_fu_1202_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2671_p0" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_18s_16s_7ns_23s_25_4_1_U34" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_submuladd_18s_16s_7ns_23s_25_4_1_U34" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp15_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_18s_16s_7ns_23s_25_4_1_U34" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp119_fu_1218_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp120_fu_1228_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp19_fu_1238_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2841_p3" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_15ns_32s_32_4_1_U54" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_15ns_32s_32_4_1_U54" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp21_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_15ns_32s_32_4_1_U54" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_32s_32_4_1_U35" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_32s_32_4_1_U35" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp23_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_32s_32_4_1_U35" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_32s_32_4_1_U35" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp24_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_30s_31_4_1_U71" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_30s_31_4_1_U71" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp25_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_30s_31_4_1_U71" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_12ns_30_4_1_U36" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_12ns_30_4_1_U36" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp27_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_12ns_30_4_1_U36" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_30s_30_4_1_U55" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_30s_30_4_1_U55" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp29_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_30s_30_4_1_U55" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_30s_30_4_1_U55" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp30_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_29s_30_4_1_U72" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_29s_30_4_1_U72" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp31_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_29s_30_4_1_U72" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_11ns_29_4_1_U37" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_11ns_29_4_1_U37" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp33_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_11ns_29_4_1_U37" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11ns_29s_29_4_1_U56" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11ns_29s_29_4_1_U56" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp35_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11ns_29s_29_4_1_U56" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_12s_29_4_1_U38" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_12s_29_4_1_U38" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp37_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_12s_29_4_1_U38" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_29s_29_4_1_U57" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_29s_29_4_1_U57" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp39_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_29s_29_4_1_U57" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_29s_29_4_1_U58" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_29s_29_4_1_U58" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp41_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_29s_29_4_1_U58" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_29s_29_4_1_U58" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp42_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_28s_29_4_1_U73" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_28s_29_4_1_U73" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp43_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_28s_29_4_1_U73" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_28s_29_4_1_U73" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp44_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_28_4_1_U39" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_28_4_1_U39" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp45_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_28_4_1_U39" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_28s_28_4_1_U59" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_28s_28_4_1_U59" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp47_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_28s_28_4_1_U59" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_28_4_1_U40" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_28_4_1_U40" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp49_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_28_4_1_U40" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_28s_28_4_1_U60" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_28s_28_4_1_U60" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp51_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_28s_28_4_1_U60" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_28s_28_4_1_U61" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_28s_28_4_1_U61" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp53_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_28s_28_4_1_U61" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_28s_28_4_1_U61" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp54_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_28_4_1_U41" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_28_4_1_U41" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp55_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_28_4_1_U41" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_28_4_1_U74" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_28_4_1_U74" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp57_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_28_4_1_U74" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_28_4_1_U74" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp58_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_27_4_1_U42" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_27_4_1_U42" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp59_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_27_4_1_U42" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_27s_27_4_1_U62" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_27s_27_4_1_U62" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp61_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_27s_27_4_1_U62" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_27s_27_4_1_U62" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp62_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_25s_27_4_1_U43" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_25s_27_4_1_U43" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp63_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_25s_27_4_1_U43" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp65_fu_1244_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp66_fu_2184_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_28_4_1_U44" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_28_4_1_U44" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp67_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_28_4_1_U44" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_28s_28_4_1_U63" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_28s_28_4_1_U63" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp69_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_28s_28_4_1_U63" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp71_fu_1250_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_10s_27_4_1_U45" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_10s_27_4_1_U45" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp73_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_10s_27_4_1_U45" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U64" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U64" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp75_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U64" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8s_26s_27_4_1_U65" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8s_26s_27_4_1_U65" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp77_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8s_26s_27_4_1_U65" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8s_26s_27_4_1_U65" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp78_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_25s_26_4_1_U46" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_25s_26_4_1_U46" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp79_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_25s_26_4_1_U46" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp81_fu_1256_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp82_fu_2216_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_26s_27_4_1_U66" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_26s_27_4_1_U66" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp83_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_26s_27_4_1_U66" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp85_fu_1262_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U47" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U47" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp87_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U47" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_8ns_26_4_1_U48" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_8ns_26_4_1_U48" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp89_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_8ns_26_4_1_U48" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1_U67" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1_U67" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp91_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1_U67" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_9s_26_4_1_U49" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_9s_26_4_1_U49" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp93_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_9s_26_4_1_U49" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U68" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U68" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp95_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U68" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_25s_26_4_1_U75" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_25s_26_4_1_U75" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp97_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_25s_26_4_1_U75" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_9s_25_4_1_U50" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_9s_25_4_1_U50" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp99_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_9s_25_4_1_U50" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8s_25s_25_4_1_U69" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8s_25s_25_4_1_U69" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp101_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8s_25s_25_4_1_U69" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_24s_26_4_1_U51" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_24s_26_4_1_U51" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp103_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_24s_26_4_1_U51" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp105_fu_1268_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_5ns_25s_26_4_1_U70" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_5ns_25s_26_4_1_U70" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp107_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_5ns_25s_26_4_1_U70" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_5ns_25s_26_4_1_U70" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp108_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp109_fu_1274_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp110_fu_2305_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_19s_24_4_1_U52" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_19s_24_4_1_U52" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp111_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_19s_24_4_1_U52" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp113_fu_1280_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp114_fu_2326_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U53" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U53" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp115_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U53" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_32s_32_4_1_U35" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_15ns_32s_32_4_1_U54" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_30s_30_4_1_U55" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_30s_31_4_1_U71" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11ns_29s_29_4_1_U56" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_29s_30_4_1_U72" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_29s_29_4_1_U57" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_29s_29_4_1_U58" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_10_fu_2403_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_11_fu_2530_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_28s_28_4_1_U59" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_28s_29_4_1_U73" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_28s_28_4_1_U60" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_28s_28_4_1_U61" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_17_fu_2418_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_18_fu_2552_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_27s_27_4_1_U62" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_28_4_1_U74" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_25s_27_4_1_U43" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_28s_28_4_1_U63" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_23_fu_2430_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_24_fu_2568_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_25_fu_2578_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U64" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_28_fu_2435_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_25s_26_4_1_U46" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8s_26s_27_4_1_U65" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_31_fu_2447_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U47" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_26s_27_4_1_U66" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1_U67" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U68" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_36_fu_2466_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_37_fu_2476_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_38_fu_2486_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8s_25s_25_4_1_U69" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_25s_26_4_1_U75" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_24s_26_4_1_U51" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_7s_25s_25_4_1_U33" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_43_fu_2345_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_44_fu_2603_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_18s_16s_7ns_23s_25_4_1_U34" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_5ns_25s_26_4_1_U70" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_19s_24_4_1_U52" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_26s_26_4_1_U53" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_51_fu_2616_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_52_fu_2626_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_52" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multirate_v1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.408</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8 ~ 20</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FIR_HLS.cpp:14</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>58</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>6027</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3067</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_1104_p2" SOURCE="FIR_HLS.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export display_name="Multirate_v1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="input_r" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="output_r" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">input_r:output_r</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="16" portPrefix="input_r_">
            <ports>
                <port>input_r_TDATA</port>
                <port>input_r_TREADY</port>
                <port>input_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="16" portPrefix="output_r_">
            <ports>
                <port>output_r_TDATA</port>
                <port>output_r_TREADY</port>
                <port>output_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="input_r">in, both, 16, 1, 1</column>
                    <column name="output_r">out, both, 16, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, stream&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="output">out, stream&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="input">input_r, interface</column>
                    <column name="output">output_r, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="FIR_HLS.cpp:15" status="valid" parentFunction="multirate_v1" variable="input" isDirective="0" options="mode=axis port=input"/>
        <Pragma type="interface" location="FIR_HLS.cpp:16" status="valid" parentFunction="multirate_v1" variable="output" isDirective="0" options="mode=axis port=output"/>
        <Pragma type="interface" location="FIR_HLS.cpp:17" status="valid" parentFunction="multirate_v1" variable="return" isDirective="0" options="mode=ap_ctrl_none port=return"/>
        <Pragma type="pipeline" location="FIR_HLS.cpp:61" status="valid" parentFunction="fir_filter" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

