Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 14 17:52:08 2021
| Host         : DESKTOP-MB5IJCE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_top_control_sets_placed.rpt
| Design       : test_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              81 |           17 |
| No           | Yes                   | No                     |              17 |            7 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |              24 |            7 |
| Yes          | Yes                   | No                     |              45 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-----------------------------+------------------+------------------+----------------+--------------+
|                 Clock Signal                 |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+-----------------------------+------------------+------------------+----------------+--------------+
|  CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz |                             |                  |                1 |              1 |         1.00 |
|  CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz | UUT5/UUT5a/BRAM_PORTB_0_en  |                  |                1 |              4 |         4.00 |
|  CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz | UUT0/TimerDigit0[3]_i_1_n_0 | Reset_IBUF       |                1 |              4 |         4.00 |
|  CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz |                             | UUT2/SR[0]       |                3 |             10 |         3.33 |
|  CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz | UUT1/E[0]                   | UUT2/SR[0]       |                3 |             10 |         3.33 |
|  CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz  | UUT4/CounterY0_carry_n_0    | Reset_IBUF       |                3 |             10 |         3.33 |
|  CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz  | UUT4/ReadCounterX           | Reset_IBUF       |                3 |             10 |         3.33 |
|  CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz |                             | Reset_IBUF       |                6 |             12 |         2.00 |
|  CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz | UUT4/E[0]                   | Reset_IBUF       |                3 |             16 |         5.33 |
|  CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz | UUT2/memTiming_en_i_1_n_0   | Reset_IBUF       |                3 |             19 |         6.33 |
|  CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz |                             | Reset_IBUF       |                6 |             35 |         5.83 |
|  CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz  |                             | Reset_IBUF       |                9 |             41 |         4.56 |
+----------------------------------------------+-----------------------------+------------------+------------------+----------------+--------------+


