<DOC>
<DOCNO>EP-0656647</DOCNO> 
<TEXT>
<INVENTION-TITLE>
Method of fabricating an integrated circuit device comprising at least a MOS transistor
</INVENTION-TITLE>
<CLASSIFICATIONS>H01L2978	H01L2708	H01L29786	H01L2102	H01L2708	H01L27092	H01L2966	H01L218238	H01L21336	H01L27085	H01L2170	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>H01L29	H01L27	H01L29	H01L21	H01L27	H01L27	H01L29	H01L21	H01L21	H01L27	H01L21	</CLASSIFICATIONS-FOURTH>
<APPLICANTS>
<APPLICANT-NAME>
SIEMENS AG
</APPLICANT-NAME>
<APPLICANT-NAME>
SIEMENS AKTIENGESELLSCHAFT
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
HOFMANN FRANZ DR
</INVENTOR-NAME>
<INVENTOR-NAME>
HOFMANN KARL DR
</INVENTOR-NAME>
<INVENTOR-NAME>
RISCH LOTHAR DR
</INVENTOR-NAME>
<INVENTOR-NAME>
VOGELSANG THOMAS DIPL-PHYS
</INVENTOR-NAME>
<INVENTOR-NAME>
HOFMANN, FRANZ, DR.
</INVENTOR-NAME>
<INVENTOR-NAME>
HOFMANN, KARL, DR.
</INVENTOR-NAME>
<INVENTOR-NAME>
RISCH, LOTHAR, DR.
</INVENTOR-NAME>
<INVENTOR-NAME>
VOGELSANG, THOMAS, DIPL.-PHYS.
</INVENTOR-NAME>
</INVENTORS>
<CLAIMS>
Method for producing an integrated circuit
arrangement having at least one MOS transistor,


in which a source terminal region (2), which is doped
with a first conductivity type, is produced at a main

face of a substrate (1),
in which an insulating layer (3) is applied surface-wide
to the main face,
in which a first opening (4), which extends as far as
the surface of the source terminal region (2) and in

which the surface of the source terminal region (2)
is partly exposed, is produced in the insulating

layer (3),
in which a vertical layer sequence (5, 6, 7), which
comprises at least one channel area (6) and one drain

region (7) for the MOS transistor, is produced in the
first opening by epitaxial growth of semiconductor

material with in situ doping,
in which a second opening (8), which has a depth at
least corresponding to the sum of the thicknesses of

the drain region (7) and channel area (6), is produced
within the layer sequence,
in which a gate dielectric (9) is applied to the surface
of the second opening (8),
in which a gate electrode (10) is applied to the gate
dielectric (9).
Method according to Claim 1,

in which the layer structure fills the first opening
(4) in such a way that the surface of the layer

structure (7) ends essentially level with the surface
of the insulating layer (3),
in which the second opening (8) is essentially filled
with conductive material, the conductive material

forming the gate electrode (10).
Method according to Claim 1 or 2, in which the
layer sequence (5, 6, 7) is grown by molecular beam

epitaxy in the temperature range between 400 and 700°C,
and in the pressure range between 0.1 mbar and 10 mbar,

or by RTP-CVD, rapid thermal processing - chemical
vapour deposition, with SiH
2
Cl
2
 gas or SiH
4
.
Method according to one of Claims 1 to 3,

in which a first layer (5), which is doped with the
first conductivity type, is grown in the first opening

(4),
in which a second layer (6), which is doped with a
second conductivity type opposite to the first and

which forms a channel area, is grown on the first
layer (5),
in which a third layer, which is doped with the first
conductivity type, is grown on the second layer (6).
The method as claimed in Claim 4, in which the
first layer (5) is grown to a thickness of from 50 to

200 nm, the second layer (6) is grown to a thickness of
from 10 to 200 nm, and the third layer is grown to a

thickness of from 50 to 200 nm.
Method according to one of Claims 1 to 3,

in which an inverter is produced,
in which a first layer (25), which is doped with the
first conductivity type, is grown in the first opening

(24),
in which a second layer (26), which is doped with a
second conductivity type opposite to the first and

which forms a channel area, is grown on the first
layer (25), 
in which a third layer (27), which is doped with the
first conductivity type, is grown on the second layer

(26),
in which a fourth layer (28), which is doped with the
second conductivity type, is grown on the third layer

(27),
in which a fifth layer (29), which is doped with the
first conductivity type and which forms a channel

area, is grown on the fourth layer (28),
in which a sixth layer (30), which is doped with the
second conductivity type, is grown on the fifth layer

(29),
in which a third opening (35), which extends as far
as the fourth layer (28), has its side walls provided

with insulating spacers (36) and is filled with conductive
material, is produced,
in which the sixth layer (30) is connected to a first
supply voltage terminal,
in which the source terminal region (22) is connected
to a second supply voltage terminal,
in which the gate electrode (33) is connected to an
input voltage terminal,
in which the fourth layer (28) is connected to an
output voltage terminal.
Method according to Claim 6,

in which the first layer (25), the third layer (27),
the fourth layer (28) and the sixth layer (30) are

each grown to a thickness of between 50 nm and
200 nm,
in which the second layer (26) and the fifth layer
(29) are each grown to a thickness of between 10 nm

and 200 nm.
Method according to one of Claims 1 to 7,

in which a dopant concentration of at least 10
19
 cm
-3

is set in layers of the layer sequence which do not
form a channel area, and a dopant concentration of

between 10
17
 cm
-3
 and 10
18
 cm
-3
 is set in layers which
do form a channel area, 
in which the gate dielectric is formed by thermal
oxidation at from 700 to 800°C.
Method according to one of Claims 1 to 8,

in which the substrate (1), at least in the area of
the main surface, comprises monocrystalline silicon,

which is doped with the second conductivity type,
in which the source terminal region (2) is produced,
through implantation or diffusion with ions doped with

the first conductivity type, in the main surface of the
substrate (1).
Method according to one of Claims 1 to 8,

in which the substrate (1) is an SOI substrate having
a silicon wafer, an insulating layer arranged thereon

and a monocrystalline silicon layer arranged thereon,
in which the source terminal region (2) is formed in
the monocrystalline layer,
in which an insulating trench, surrounding the source
terminal region (2), is produced in the monocrystalline

layer.
</CLAIMS>
</TEXT>
</DOC>
