VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob041_dff8r_test.sv:65: $finish called at 2161 (1ps)
Hint: Output 'q' has no mismatches.
Hint: Total mismatched samples is 0 out of 432 samples

Simulation finished at 2161 ps
Mismatches: 0 in 432 samples
