// Seed: 1559543509
module module_0;
  assign id_1 = (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_0();
endmodule
module module_2 (
    input tri0 id_0,
    output tri1 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wor id_4,
    input tri id_5,
    input tri id_6,
    input wire id_7,
    input uwire id_8,
    input wand id_9,
    input supply1 id_10,
    output wire id_11
);
  specify
    specparam id_13 = id_13;
    (id_14 => id_15) = (1  : id_8  : id_3);
    (id_16 => id_17) = 1;
    specparam id_18 = 1;
  endspecify
endmodule
module module_3 (
    output tri   id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    output tri   id_6,
    output wire  id_7,
    input  wand  id_8
    , id_11,
    output tri0  id_9
);
  tri id_12 = id_2;
  module_2(
      id_5, id_0, id_9, id_5, id_1, id_5, id_5, id_3, id_12, id_8, id_2, id_6
  );
endmodule
