<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Intel® Quartus® Prime Design Software</title>   
    
    <link rel="stylesheet" href="/css/mv_product/ECC.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .VK_ai_nav_bar::-webkit-scrollbar {
            display: none !important;
        }

        /******** Resources to ********/
        .mv_discover_more_padd{
            padding: 40px 0px 10px 0px;
            background-color: #F7F7F7;
        }
        .mv_intel_tiber{
            margin-bottom: 1.5rem;
        }
        .mv_explore_resources_content h2{
            font-weight: 300;
        }
        .mv_intel_tiber_img{
            align-content: center;
            text-align: center;
        }
        .mv_intel_tiber_img i{
            height: 40px;
            width: 40px;
            margin-right: 1.5rem;
            border-radius: 50%;
            background-color: #ffffff;
            border: none !important;
            display: flex;
            align-items: center;
            justify-content: center;
        }
        .mv_intel_card{
            display: flex;
            padding: .75rem 1.5rem;
            background-color: #fff;
            min-height: 4.5rem;
        }
        .mv_discover_more_heading h2{
            font-weight: 300;
        }
        .mv_discover_more_content{
            padding: 16px;
        }
        .mv_discover_more_item{
            padding-left: 15px;
            width: 58.33%;
        }
        .mv_discover_more_item h4{
            font-weight: 300;
        }
        .dk_issue{
            color: #0068b5;
        }
        .dk_issue:hover{
            color: #004a86;
        }
        /* ***************************** */
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                    <li><a href="">FPGA Product Support</a></li>
                    <li><a href="">FPGA Support Resources</a></li>
                    <li><a href="">FPGA Design Software Resource Centers</a></li>
                    <li><p class="mb-0">Quartus® Prime Software Support Center</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">Quartus® Prime Design Software Support Center</h1>
            <p style="color: #fff;" class="mb-0">Quartus® Prime design software topics to guide you through all the software features.</p>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- nav ------------------------------------>
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#ds_overview" class="text-dark text-decoration-none py-4 d-block">
                            Getting Started
                        </a>
                    </li>
                    <li>
                        <a href="#ds_product" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            1. I/O Planning
                        </a>
                    </li>
                    <li>
                        <a href="#ds_get_started" class="text-dark text-decoration-none py-4 d-block">
                            2. Design Entry
                        </a>
                    </li>
                    <li>
                        <a href="#ds_board" class="text-dark text-decoration-none py-4 d-block">
                            3. Simulation
                        </a>
                    </li>
                    <li>
                        <a href="#ds_design" class="text-dark text-decoration-none py-4 d-block">
                            4. Synthesis
                        </a>
                    </li>
                    <li>
                        <a href="#ds_training" class="text-dark text-decoration-none py-4 d-block">
                            5. Fitter
                        </a>
                    </li>
                    <li>
                        <a href="#ds_debug" class="text-dark text-decoration-none py-4 d-block">
                            6. Timing Analysis
                        </a>
                    </li>
                    <li>
                        <a href="#ds_optimization" class="text-dark text-decoration-none py-4 d-block">
                            7. Design Optimization	
                        </a>
                    </li>
                    <li>
                        <a style="margin-right: 80px;" href="#ds_onchip" class="text-dark text-decoration-none py-4 d-block">
                            8. On-Chip Debugging
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Getting Started ------------------------------>
    <section id="ds_overview">
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-2" style="font-weight: 350;">Getting Started</h2>
                <p class="mb-1">The Quartus® Prime Design Software Suite encompasses all software design tools needed to bring your Intel® FPGA from concept to production. The topics on this web page will guide you through all of the Quartus® Prime software features. Select your area of interest and navigate to the specific resources you need in the Quartus® Prime design flow.</p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Quartus® Prime Software Quick Start Guide</a><ul>
                    <li>A brief guide on how to set up a project, compile, perform timing analysis, and program an FPGA device.</li>
                    </ul>
                    </li>
                    <li><a class="b_special_a1" href="">Read Me First! (ORMF1000)</a><ul>
                    <li>A 44-minute free online course. This course is a starting point to quickly understand and use Intel® FPGA products, collateral, and resources.</li>
                    </ul>
                    </li>
                    <li><a class="b_special_a1" href="">Download the Quartus® Prime software</a></li>
                    <li><a class="b_special_a1" href="">Get a license to run the Quartus® Prime software</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Quartus® Prime ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-2" style="font-weight: 350;">Quartus® Prime User Guides</h3>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Compare the Pro and Standard Editions and Software Features</a></li>
                    <li><a class="b_special_a1" href="">Quartus® Prime Pro and Standard Software User Guides</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Quartus® Prime ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-2" style="font-weight: 350;">Quartus® Prime Software Training</h3>
                <p class="mb-2">Intel offers several types of training, both online and in-person to help get you up to speed quickly on the Quartus® Prime design flow. Here are some suggested training classes to get you started.</p>
                <p class="mb-0">Quartus® Prime Software Training</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Device Family table ------------------------->
    <section>
        <div class="container">
            <h4 style="font-weight: 350;">Table 1 - JESD204B FPGA IP Core Performance</h4>
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Course Name</p>
                        </th>
                        <th>
                            <p class="mb-2">Type</p>
                        </th>
                        <th>
                            <p class="mb-2">Duration</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Beginner Workshop for Intel® FPGAs</a></td>
                        <td>Online Session</td>
                        <td>4 Hours 30 minutes</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!----------------------------- Getting Started --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-0">Many more training courses are available. For a full catalog, see the <a class="b_special_a1" href="">Intel® FPGA Training</a> page.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- 1. I/O Planning --------------------------------->
    <section id="ds_product">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;">1. I/O Planning</h2>
                <p class="mb-0">I/O planning is done at an early stage in FPGA design to ensure a successful placement in your target device while meeting dedicated pin and timing constraints.</p>
                <ul class="mb-0">
                    <li>The Quartus® Prime Pro Edition software offers two tools to manage the complex process of meeting the many constraints of I/O placement.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Tool table ------------------------->
    <section>
        <div class="container">
            <h4 style="font-weight: 350;">Table 1 - JESD204B FPGA IP Core Performance</h4>
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Tool</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                        <th>
                            <p class="mb-2">I/O Planning Task</p>
                        </th>
                        <th>
                            <p class="mb-2">How to Access</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>Interface Planner</td>
                        <td>The interface planner tool manages the complexity of integrating multiple modules with hard requirements for pin assignments (for example, PCI Express*, DDR, and phase-locked loop (PLL) intellectual property (IP) cores). The Interface Planner interacts dynamically with the Quartus® Prime Fitter to verify placement legality while you plan. You can evaluate different floorplans using interactive reports to accurately plan the best implementation.</td>
                        <td>Plan interfaces and device periphery</td>
                        <td>Tools > Interface Planner</td>
                    </tr>
                    <tr>
                        <td>Pin Planner</td>
                        <td>The pin planner tool is a low-level pin assignment tool. Use this to manually place I/O pins and to specify slew rate and drive strength.</td>
                        <td>Edit, validate, or export pin assignments</td>
                        <td>Assignments > Pin Planner</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- I/O Planning ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-2" style="font-weight: 350;">I/O Planning Documentation</h3>
                <p class="mb-2"><b>Software Tool Documentation</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Managing Device I/O Pins chapter in a section of the Quartus® Prime Pro Edition User Guide</a></li>
                    <li><a class="b_special_a1" href="">Interface Planning chapter in a section of the Quartus® Prime Pro Edition User Guide</a></li>
                </ul>
                <p class="mb-2"><b>Device Documentation</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Pin-Out Files for Intel® FPGA Devices</a></li>
                    <li><a class="b_special_a1" href="">Pin Connection Guidelines - per device Family</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Course table ------------------------->
    <section>
        <div class="container">
            <h4 style="font-weight: 350;">I/O Training</h4>
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Course</p>
                        </th>
                        <th>
                            <p class="mb-2">Type</p>
                        </th>
                        <th>
                            <p class="mb-2">Duration</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Fast & Easy I/O System Design with BluePrint</a></td>
                        <td>Free, Online</td>
                        <td>39 minutes</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Other Resources ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-4" style="font-weight: 350;">Other Resources</h3>
                <p class="mb-2">I/O planning involves many considerations especially when high-speed I/Os or specific protocols are involved.</p>
                <p class="mb-2">For more information on I/O management and board development support, visit:</p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">I/O Management and Board Development Support Center</a></li>
                    <li><a class="b_special_a1" href="">Signal Integrity Analysis Resource Center</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- 2. Design --------------------------------->
    <section id="ds_get_started">
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">2. Design Entry</h2>
                <h4 class="mb-4" style="font-weight: 350;">Design Entry - Overview</h4>
                <p class="mb-2">You can express your design using several design entry methods:</p>
                <ul class="mb-0">
                    <li>Using a hardware description language (HDL)</li>
                    <li style="margin-left: 40.0px;">Verilog</li>
                    <li style="margin-left: 40.0px;">SystemVerilog</li>
                    <li style="margin-left: 40.0px;">VHDL</li>
                    <li>Platform Designer, a graphical entry tool for connecting complex modules in a structured way</li>
                    <li>Other high-level entry methods</li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">High Level Synthesis</a> (HLS) using C++ to express complex modules</li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">OpenCL™</a> uses C++ to implement computational algorithms across heterogeneous platforms</li>
                </ul>
                <p class="mb-2"><a class="b_special_a1" href="">Intel® FPGA Intellectual Property</a></p>
                <p class="mb-0">In addition to direct design entry, Intel® FPGAs support a large portfolio of intellectual property (IP) designed specifically for use in Intel® FPGAs.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Learning --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-3" style="font-weight: 350;">Learning a Hardware Description Language (HDL)</h3>
                <p class="mb-0">Intel offers several HDL training courses, from free online overviews to full day-long instructor-led classes.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Course table ------------------------->
    <section>
        <div class="container">
            <h4 style="font-weight: 350;">I/O Training</h4>
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Course</p>
                        </th>
                        <th>
                            <p class="mb-2">Type</p>
                        </th>
                        <th>
                            <p class="mb-2">Duration</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Verilog HDL Basics</a></td>
                        <td>50 Minutes</td>
                        <td>Online, Free</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">VHDL Basics</a></td>
                        <td>92 Minutes</td>
                        <td>Online, Free</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Verilog HDL Advanced</a></td>
                        <td>8 Hours</td>
                        <td>Instructor-Led</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">SystemVerilog with the Quartus® II Software</a></td>
                        <td>38 Minutes</td>
                        <td>Online, Free</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Using HD --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-3" style="font-weight: 350;">Using HDL Templates</h3>
                <p class="mb-2">The Quartus® Prime software offers several templates for commonly used logic elements such as registers, selected signal assignments, concurrent signal assignments, and subprogram calls. Templates are available in Verilog, SystemVerilog, and VHDL.</p>
                <p class="mb-0">If you are unsure of the best way to write a specific function to ensure that it will be implemented correctly, you should refer to these templates. The template system is fully described in the <a class="b_special_a1" href="">Inserting HDL Code from a Provided Template</a> section in the Design Recommendations User Guide.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Recommended --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-3" style="font-weight: 350;">Recommended HDL Coding Style</h3>
                <p class="mb-2">HDL coding styles have a significant effect on the quality of results for logic designs. Synthesis tools will optimize the design, but to achieve precise results, you need to code in a style, which will be readily recognized by the synthesis tool as specific logic constructs.</p>
                <p class="mb-2">In addition, there are good design practices, which should be followed for general digital logic design and for LAB-based devices in particular. Managing logic reset methodologies, pipeline delays, and proper synchronous signal generation are some examples of good digital design practices. Some resources for learning good HDL coding practices are listed below.</p>
                <p class="mb-0">Resources for Good HDL Coding Style Guidelines</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Course table ------------------------->
    <section>
        <div class="container">
            <h4 style="font-weight: 350;">I/O Training</h4>
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                        <th>
                            <p class="mb-2">Duration</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Recommended HDL Coding Styles</a></td>
                        <td>A section in the Quartus® Prime Pro Edition user guide.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Recommended Design Practices</a></td>
                        <td>	A section in the Quartus® Prime Pro Edition user guide.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Advanced Synthesis Cookbook</a> with <a class="b_special_a1" href="">design examples</a></td>
                        <td>PDF with design examples.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Recommended --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-3" style="font-weight: 350;">Intellectual Property</h3>
                <p class="mb-0">Intel® FPGAs support a large portfolio of intellectual property (IP) designed specifically for use in Intel® FPGAs. Each IP includes a simulation model for design verification before device implementation. See the following links for more information on available IP cores and the IP ecosystem within the Quartus® Prime software.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Course table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                        <th>
                            <p class="mb-2">Duration</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel® FPGA IP Portfolio</a></td>
                        <td>Overview of Intel® FPGA IP portfolio.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Introduction to Intel® FPGA IP Cores</a></td>
                        <td>How the IP catalog and parameter editor manage IP cores in the Quartus® Prime software.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel® FPGA IP Finder</a></td>
                        <td>A comprehensive list of Intel® FPGA IP cores.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Recommended --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-0" style="font-weight: 350;">Platform Designer</h3>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------------- PCI ---------------------------------->
    <section>
        <div class="mv_coman_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-8">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/platform-designer-snap.png.rendition.intel.web.978.550.png" alt="">
                            </div>
                        </div>
                    </div>
                    <div class="col-md-4 align-content-center">
                        <p class="mb-2"><a class="b_special_a1" href="">Watch the Introduction to Platform Designer Webcast</a></p>
                        <p class="mb-2">The Platform Designer is a graphical, system integration tool that allows you quickly integrate a system of complex components.</p>
                        <p class="mb-2">Using a standardized interconnection framework (Avalon® or AMBA* AXI*), you can integrate intellectual property from third parties, from your own organization's IP, or from black-box modules yet to be defined. <a class="b_special_a1" href="">All Intel® FPGA IP cores are compliant with Platform Designer interface specifications</a>.</p>
                        <p>The Platform Designer generates the HDL for instantiation into the rest of your FPGA design.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Platform --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-0" style="font-weight: 350;">Platform Designer Documentation</h3>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Course table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                        <th>
                            <p class="mb-2">Duration</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Creating a System with Platform Designer</a></td>
                        <td>Basics of using the platform designer.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Creating Platform Designer Components</a></td>
                        <td>How to integrate intellectual property (IP) components for use in the platform designer.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Platform Designer Interconnect</a></td>
                        <td>Details on the memory-mapped and streaming interfaces available in the Avalon® and AMBA* AXI* interconnection standards.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Optimizing Platform Designer System Performance</a></td>
                        <td>Optimizing pipelines and dealing with bus arbitration in a platform designer system.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Component Interface Tcl Reference</a></td>
                        <td>Application programming interface (API) reference for integrating IP into the platform designer system.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Platform Designer System Design Components</a></td>
                        <td>Description of the interconnection components available in the platform designer.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Platform --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-0" style="font-weight: 350;">Platform Designer (formerly Qsys) Training Courses</h3>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Course table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                        <th>
                            <p class="mb-2">Duration</p>
                        </th>
                        <th>
                            <p class="mb-2">Type</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Creating a System Design with Platform Designer: Getting Started</a></td>
                        <td>28 Minutes</td>
                        <td>Free, Online</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Introduction to Platform Designer</a></td>
                        <td>30 Minutes</td>
                        <td>Free, Online</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Introduction to the Platform Designer System Integration Tool</a></td>
                        <td>8 Hours</td>
                        <td>Instructor-Led</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Platform Designer in the Quartus® Prime Pro Edition Software</a></td>
                        <td>63 Minutes</td>
                        <td>Free, Online</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Advanced System Design Using Qsys: Component & System Simulation</a></td>
                        <td>28 Minutes</td>
                        <td>Free, Online</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Advanced System Design Using Platform Designer: System Optimization</a></td>
                        <td>46 Minutes</td>
                        <td>Free, Online</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Advanced System Design Using Qsys: System Verification with System Console</a></td>
                        <td>26 Minutes</td>
                        <td>Free, Online</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Advanced System Design Using Qsys: Utilizing Hierarchy</a></td>
                        <td>45 Minutes</td>
                        <td>Free, Online</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Custom IP Development Using Avalon® and Arm* AMBA* AXI Interfaces</a></td>
                        <td>107 Minutes</td>
                        <td>Free, Online</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Platform --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-0" style="font-weight: 350;">Platform Designer Design Examples</h3>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                        <th>
                            <p class="mb-2">Duration</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Platform Designer - Design Example</a></td>
                        <td>Downloadable design example of a memory tester implemented in the Platform Designer.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">AXI* Memory Design Example</a></td>
                        <td>AMBA* AXI*-3 Agent interface on a simple Verilog custom memory component.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">BFM Simulation Example: HPS AXI* Bridge Interface to FPGA Core</a></td>
                        <td>A hard processor system (HPS) interface to the FPGA AXI* bridge (h2f).</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Avalon® Verification IP Suite User Guide (PDF)</a></td>
                        <td rowspan="2">Bus functional models (BFMs) to verify IP cores using Avalon® interfaces.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Design files (.zip)</a></td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Mentor Graphics* AXI* Verification IP Suite (PDF)</a></td>
                        <td>BFMs to verify IP cores using AMBA* AXI* interfaces.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- White Papers --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-0" style="font-weight: 350;">White Papers</h3>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Comparing IP Integration Approaches for FPGA Implementation</a></td>
                        <td>Discusses the interconnection challenges in complex FPGA devices.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Applying the Benefits of Network on a Chip Architecture to FPGA System Design</a></td>
                        <td>Describes the advantages of network on a chip (NoC) architectures in Intel® FPGA system design.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- 3. Simulation --------------------------------->
    <section id="ds_board">
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">3. Simulation</h2>
                <h4 class="mb-4" style="font-weight: 350;">Simulation Overview</h4>
                <p class="mb-2">The Quartus® Prime software supports RTL and gate-level design simulation in supported EDA simulators.</p>
                <p class="mb-2">Simulation involves:</p>
                <ul class="mb-0">
                    <li>Setting up your simulator working environment</li>
                    <li>Compiling simulation model libraries</li>
                    <li>Running your simulation</li>
                </ul>
                <p class="mb-2">The Quartus® Prime software supports the use of a scripted simulation flow to automate simulation processing in your preferred simulation environment.</p>
                <p class="mb-0">In the Quartus® Prime Standard Edition software, you have the option of using the NativeLink tool flow, which automates the launch of your chosen simulator.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Topic table ------------------------->
    <section>
        <div class="container">
            <h4 style="font-weight: 350;">Scripted Simulation Flow</h4>
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Topic</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                        <th>
                            <p class="mb-2">Pro Edition</p>
                        </th>
                        <th>
                            <p class="mb-2">Standard Edition</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>Simulating Intel® FPGA Designs</td>
                        <td>When using the Platform Designer to configure IP cores and systems, simulation environment setup scripts are generated for supported EDA simulators.</td>
                        <td><a class="b_special_a1" href="">Third-party Simulation</a></td>
                        <td><a class="b_special_a1" href="">Third-party Simulation</a></td>
                    </tr>
                    <tr>
                        <td>Aldec Active-HDL</td>
                        <td>This chapter provides specific guidelines for simulation of Quartus® Prime designs with the Aldec Active-HDL or Riviera-PRO software.</td>
                        <td><a class="b_special_a1" href="">Aldec Active-HDL and Riviera-PRO Support</a></td>
                        <td><a class="b_special_a1" href="">Aldec Active-HDL and Riviera-PRO Guidelines</a></td>
                    </tr>
                    <tr>
                        <td>Cadence Incisive Enterprise</td>
                        <td>This chapter provides specific guidelines for simulation of Quartus® Prime Pro Edition designs with the Cadence Xcelium* Parallel Simulator software.</td>
                        <td><a class="b_special_a1" href="">Cadence Xcelium* Parallel Simulator Support</a></td>
                        <td><a class="b_special_a1" href="">Cadence Simulator Support</a></td>
                    </tr>
                    <tr>
                        <td>Siemens EDA QuestaSim*</td>
                        <td>This chapter provides guidelines for simulation of Quartus® Prime designs with the supported Siemens EDA QuestaSim* simulators.</td>
                        <td><a class="b_special_a1" href="">Siemens EDA QuestaSim* Simulator Support</a></td>
                        <td><a class="b_special_a1" href="">Questa* Intel® FPGA Edition, ModelSim® , and Questa* Simulator Support</a></td>
                    </tr>
                    <tr>
                        <td>Synopsys* VCS and VCS MX</td>
                        <td>You can include your supported EDA simulator in the Quartus® Prime design flow. This document provides guidelines for simulation of Quartus® Prime designs with the Synopsys VCS or VCS MX software.</td>
                        <td><a class="b_special_a1" href="">Synopsys VCS* and VCS MX Support</a></td>
                        <td><a class="b_special_a1" href="">Synopsys VCS* and VCS MX Support</a></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td colspan="4"><p>Refer to the following videos for guidance on setting up simulations:</p>
                            <ul>
                                <li><a class="b_special_a1" href="">How to Generate RTL Simulation Scripts for Quartus® Prime Project</a></li>
                                <li><a class="b_special_a1" href="">ModelSim*-Intel® FPGA Edition Simulation with Quartus® Prime Pro Edition</a></li>
                            </ul>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- NativeLink --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-4" style="font-weight: 350;">NativeLink Simulation Flow</h4>
                <p class="mb-2">In the Quartus® Prime Standard Edition software, you have the option of using NativeLink. This lets you automatically launch all the steps needed to simulate your design after modifying your source code or IP..</p>
                <p class="mb-2">The NativeLink feature integrates your EDA simulator with the Quartus® Prime Standard Edition software by automating the following:</p>
                <ul class="mb-0">
                    <li>Generation of simulator-specific files and simulation scripts.</li>
                    <li>Compilation of simulation libraries.</li>
                    <li>Automatic launching of your simulator following the Quartus® Prime software analysis and elaboration, analysis and synthesis, or after a full compilation.</li>
                </ul>
                <p class="mb-2">Resources for NativeLink Simulation Setup</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Resources table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resources for NativeLink Simulation Setup</p>
                        </th>
                        <th>
                            <p class="mb-2">Resource Type</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Using NativeLink Simulation</a></td>
                        <td>User Guide</td>
                        <td>A chapter in the Quartus Prime standard edition user guide: Third-party simulation.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">How to set up NativeLink Simulation</a></td>
                        <td>Video</td>
                        <td>A short video that demonstrates how to set up NativeLink for a simple design.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Simulation table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Simulation Resources</p>
                        </th>
                        <th>
                            <p class="mb-2">Resource Type</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Simulating Intel® FPGA Designs (Quartus® Prime Pro Edition)</a></td>
                        <td>User Guide</td>
                        <td>Main documentation for the Quartus® Prime Pro edition software.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Simulating Intel® FPGA Designs (Quartus® Prime Standard Edition)</a></td>
                        <td>Handbook</td>
                        <td>Main documentation for the Quartus® Prime standard edition software.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Generating a Testbench with the Intel® FPGA-ModelSim* Simulation Tool</a></td>
                        <td>Video</td>
                        <td>This video will provide the easiest way to generate a test bench with Altera-Modelsim. You can modify the test bench with VHDL/ Verilog programming in the test bench generated. Follow Intel FPGA to see how we’re programmed for success and can help you tackle your FPGA problems with comprehensive solutions.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Simulating a Nios® II Processor Design</a></td>
                        <td>Video</td>
                        <td>This video describes how to simulate the Nios II processor design. Follow Intel FPGA to see how we’re programmed for success and can help you tackle your FPGA problems with comprehensive solutions.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">How to Simulate Active Serial Memory Interface Block</a></td>
                        <td>Video</td>
                        <td>This video will show the users how to simulate a simple read and write to a third party flash using active serial memory interface block.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Generating PHYLite Example Design Simulation in ModelSim* in 16.1 with Arria® 10</a></td>
                        <td>Video</td>
                        <td>This tutorial video demonstrates how to generate simulation files from custom PHYLite settings in Qsys. It will also guide through how to set up the simulation environment in ModelSim to run PHYLite simulations. This video guide is using Arria 10 specific device, 16.1 Quartus and ModelSim 10.5c.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">How to Simulate Cyclone® V 8b10b IP Byte Ordering</a></td>
                        <td>Video</td>
                        <td>This video will show the users how to perform manual word alignment and byte ordering in the Cyclone V Native PHY with 8b10b and double-width PCS mode. A similar method is applicable to all V series devices. With double-width PCS mode and byte SERDES enabled, the transceiver will achieve a higher data rate.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Simulating Arria® 10 RLDRAM3 Using the Vendor Memory Model</a></td>
                        <td>Video</td>
                        <td>This video will show the user how to run an example design simulation by to replacing Intel FPGA generic memory model with the vendor memory model.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Simulation of SoC HPS DDR3 Core</a></td>
                        <td>Video</td>
                        <td>Learn to simulate a DDR3 core from the SoC HPS (Hard Processor System) using Quartus II software v. 13.1 and the Qsys system integration tool, Questa Sim 10.1d and a Linux machine Follow Intel FPGA to see how we’re programmed for success and can help you tackle your FPGA problems with comprehensive solutions.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Advanced System Design Using Platform Designer: Component & System Simulation</a></td>
                        <td>Online Training</td>
                        <td>
                            <p class="mb-2">This training is part 1 of 4. The Platform Designer system integration tool saves significant time by automatically generating interconnect logic to connect IP functions and subsystems.</p>
                            <p class="mb-2">28-minute online course</p>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- 4. Synthesis --------------------------------->
    <section id="ds_design">
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">4. Synthesis</h2>
                <h4 class="mb-4" style="font-weight: 350;">Synthesis Overview</h4>
                <p class="mb-2">The Logic Synthesis stage of the Quartus® software design flow will take the register transfer level (RTL) code and create a netlist of lower level primitives (the post-synthesis netlist). The post-synthesis netlist will then be used as an input to the Fitter, which will place and route the design.</p>
                <p class="mb-2">The Quartus® Prime and Quartus® II software include advanced integrated synthesis and interfaces with other third-party synthesis tools. The software also offers schematic netlist viewers that you can use to analyze a structure of a design and see how the software interpreted your design.</p>
                <p class="mb-2">Synthesis results can be viewed with the <a class="b_special_a1" href="">Quartus® Netlist viewers</a>, both after RTL elaboration and after Technology Mapping.</p>
                <p class="mb-0">Synthesis Documentation</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Title table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Title</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Quartus Prime Integrated Synthesis</a></td>
                        <td>The Quartus® Prime software integrated synthesis tool supports the synthesis of VHDL, Verilog, SystemVerilog, and legacy Intel® FPGA-specific design entry languages.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Synplify Support</a></td>
                        <td>The Quartus® Prime software tool flow also supports the Synplicity Synplify and Synplify Pro logic synthesizers.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Mentor Graphics* Precision RTL Support</a></td>
                        <td>The Quartus® Prime software tool flow also supports the Mentor Graphics* Precision RTL Synthesizer.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Synthesis --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-0" style="font-weight: 350;">Synthesis Training and Demonstrations</h3>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Title table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Title</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Using the Quartus® Prime Software: An Introduction</a> (ODSW1100)</td>
                        <td>
                            <p class="mb-2">Become familiar with the basic Quartus® Prime software design environment. You will learn about a basic FPGA design flow and how to use the Quartus® Prime software in the flow.</p>
                            <p class="mb-2">This is a 80 minutes online course.</p>
                        </td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">The Quartus® Prime Software Design Series: Foundation</a> (Standard) (ODSW1110)</td>
                        <td>
                            <p class="mb-2">Learn to use the Quartus® Prime software to develop an FPGA or CPLD design from initial design to device programming.</p>
                            <p class="mb-2">This is a 3.5-hour online course.</p>
                        </td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">The Quartus® Prime Software Design Series: Foundation</a> (IDSW110)</td>
                        <td>
                            <p class="mb-2">Create a project, enter design files, compile, and configure your device to see the design working in-system. Enter timing constraints and analyze a design using the Timing Analyzer. Discover how the software interfaces with common EDA tools used for synthesis and simulation.</p>
                            <p class="mb-2">This is an 8-hour instructor-led course.</p>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- High-Level --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-0" style="font-weight: 350;">High-Level Synthesis</h3>
                <p class="mb-2">Intel's high-level synthesis (HLS) tool takes in a design description written in C++ and generates RTL code that is optimized for Intel® FPGAs.</p>
                <p class="mb-0">For more information on the Intel® HLS Compiler, including documentation, examples, and training courses, view the <a class="b_special_a1" href="">HLS Support Page</a>.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
     
    <!-------------------------------- Document table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Document</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">HLS Getting Started Guide</a></td>
                        <td>Shows how to initialize your high-level synthesis compiler environment. Also includes design examples and tutorials to demonstrate ways to effectively use the compiler.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">HLS User Guide</a></td>
                        <td>Provides instructions on synthesizing, verifying, and simulating IP cores for Intel® FPGA products.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">HLS Reference Manual</a></td>
                        <td>Provides information about the high-level synthesis (HLS) component design flow, including command options and other programming elements you can use in your component code.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">HLS Best Practices Guide</a></td>
                        <td>Offers tips and guidance on how to optimize your component design using information provided by the HLS compiler.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------------- Optimize ---------------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_2">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/blockdiagram-fitter.png.rendition.intel.web.1072.603.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- 5. Fitter --------------------------------->
    <section id="ds_training">
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">5. Fitter</h2>
                <h4 class="mb-4" style="font-weight: 350;">Fitter - Pro Edition</h4>
                <p class="mb-0">With the Quartus® Prime Pro Edition software, the Fitter does its work in individually controllable stages; you can optimize each stage individually by running just that stage of the fitter process, iterating to optimize that stage.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Fitter table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Fitter Stage</p>
                        </th>
                        <th>
                            <p class="mb-2">Incremental Optimization</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>Plan</td>
                        <td>After this stage, you can run post-plan timing analysis to verify timing constraints and validate cross-clock timing windows. View the placement and periphery properties and perform clock planning for Intel® Arria® 10 FPGA and Intel® Cyclone® 10 FPGA designs.</td>
                    </tr>
                    <tr>
                        <td>Early Place</td>
                        <td>After this stage, the Chip Planner can display an initial high-level placement of design elements. Use this information to guide your floorplanning decisions. For Intel® Stratix® 10 FPGA designs, you can also do early clock planning after running this stage.</td>
                    </tr>
                    <tr>
                        <td>Place</td>
                        <td>After this stage, validate the resource and logic utilization in the Compilation Reports and review the placement of design elements in the Chip Planner.</td>
                    </tr>
                    <tr>
                        <td>Route</td>
                        <td>After this stage, perform detailed setup and hold timing closure in the Timing Analyzer and view routing congestions via the Chip Planner.</td>
                    </tr>
                    <tr>
                        <td>Retime</td>
                        <td>After this stage, review the Retiming results in the Fitter report and correct any restrictions limiting further retiming optimization.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- By default --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-2">By default, the Fitter will run through all its stages. However, you can analyze the results of Fitter stages to evaluate your design before running the next stage, or before running a full compilation. For more information on how to use the Fitter stages to control the quality of results for your design, refer to the <a class="b_special_a1" href="">Running the fitter</a> section in the compiler user guide: Quartus® Prime Pro edition.</p>
                <p class="mb-0">You can specify several settings to direct the effort level of the Fitter for such things as register packing, register duplication and merging, and overall effort level. For more information on Fitter settings, see discussions under the <a class="b_special_a1" href="">Fitter settings reference</a> section in the compiler user guide: Quartus® Prime Pro edition.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Fitter - Standard Edition --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">Fitter - Standard Edition</h2>
                <p class="mb-2">In the Quartus® Prime Standard Edition software, you can specify several settings to direct the effort level of the Fitter such as register packing, register duplication and merging, and overall effort level. For a complete listing of Fitter Settings, see Compiler Settings Help Page</p>
                <p class="mb-2">For more information on Fitter settings, see discussions under</p>
                <ul>
                    <li><a class="b_special_a1" href="">Reducing compilation time</a> section of the Quartus® Prime standard edition user guide: Compiler.</li>
                    <li><a class="b_special_a1" href="">Timing closure and optimization</a> section of the Quartus® Prime standard edition user guide: Design optimization.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- 6. Timing --------------------------------->
    <section id="ds_debug">
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">6. Timing Analysis</h2>
                <h4 class="mb-4" style="font-weight: 350;">Timing Analysis Overview</h4>
                <p class="mb-2">The Timing Analyzer determines the timing relationships that must be met for the design to correctly function and checks arrival times against required times to verify timing.</p>
                <p class="mb-2">Timing analysis involves many foundational concepts: asynchronous v. synchronous arcs, arrival and required times, setup and hold requirements, etc. These are defined in the <a class="b_special_a1" href="">Timing Analysis Basic Concepts</a> section of the Quartus® Prime Standard Edition User Guide: Timing Analyzer.</p>
                <p class="mb-2">The Timing Analyzer applies your timing constraints and determines timing delays from the results of the Fitter's implementation of your design into the target device.</p>
                <p class="mb-2">The Timing Analyzer must operate from an accurate description of your timing requirements, expressed as timing constraints. The <a class="b_special_a1" href="">Constraining Designs</a> section of the Quartus® Prime Standard Edition User Guide: Timing Analyzer describes how timing constraints can be added to.sdc files, for use by both the Fitter and the Timing Analyzer.</p>
                <p class="mb-0">Timing closure is an iterative process of refining timing constraints; adjusting parameters for synthesis and the Fitter, and managing fitter seed variations.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Timing Analyzer --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Timing Analyzer</h4>
                <p class="mb-2">The Quartus Prime Timing Analyzer</p>
                <p class="mb-2">The Timing Analyzer in the Quartus® Prime software is a powerful ASIC-style timing analysis tool that validates the timing performance of all logic in your design using an industry standard constraint, analysis, and reporting methodology. The Timing Analyzer can be driven from a graphical user interface or from a command-line interface to constrain, analyze, and report results for all the timing paths in your design.</p>
                <p class="mb-2">A full user guide on the Timing Analyzer can be found in the <a class="b_special_a1" href="">Running the Timing Analyzer</a> section of the Quartus® Prime Standard Edition User Guide: Timing Analyzer.</p>
                <p class="mb-0">If you are new to Timing Analysis, see the <a class="b_special_a1" href="">Recommended Flow for First Time Users</a> section of the Quartus® Prime Standard Edition User Guide: Timing Analyzer. This describes the full design flow using basic constraints.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Training table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Training Course</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Quartus® Prime Pro Software Timing Analysis – Part 1: Timing Analyzer</a></td>
                        <td>You will learn key aspects of the Timing Analyzer GUI in the Quartus® Prime Pro software v. 20.3 with emphasis on evaluating timing reports.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Quartus® Prime Pro Software Timing Analysis – Part 2: SDC Collections</a></td>
                        <td>You will learn the concept of collections in the Synopsys* Design Constraints (SDC) format using the Timing Analyzer in the Quartus® Prime Pro software v. 20.3.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Quartus® Prime Pro Software Timing Analysis – Part 3: Clock Constraints</a></td>
                        <td>You will learn how to create clocks, generated clocks, clock uncertainty, and clock groups using the Synopsys* Design Constraints (SDC) format in the Timing Analyzer in the Quartus® Prime Pro software v. 20.3.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Quartus® Prime Pro Software Timing Analysis – Part 4: I/O Interfaces</a></td>
                        <td>You will learn the basics of constraining I/O interfaces using the Synopsys* Design Constraints (SDC) format in the Timing Analyzer in the Quartus® Prime Pro software v. 20.3.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Quartus® Prime Pro Software Timing Analysis – Part 5: Timing Exceptions</a></td>
                        <td>You will learn about and how to apply the timing exceptions false paths, multicycle paths, and min and max delays using the Synopsys* Design Constraints (SDC) format in the Timing Analyzer in the Quartus® Prime Pro software v. 20.3.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Timing Analysis: Lecture</a></td>
                        <td>You will learn how to constrain & analyze a design for timing using the Timing Analyzer in the Quartus® Prime Pro software v. 22.1.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Timing Analysis: Hands-on Labs</a></td>
                        <td>his workshop is a follow on to the Intel FPGA Timing Analysis: Lecture class. There will be a brief review of the SDC constraints learned in the previous class before starting the labs.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel® FPGA Timing Closure: Lecture</a></td>
                        <td>This class teaches the techniques used by design specialists to close timing on designs that “push the envelope” of performance.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel® FPGA Timing Closure: Hands-On Lab</a></td>
                        <td>Your time during this workshop will mostly be spent using the Quartus® Prime Software to practice timing closure techniques.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Timing Closure Using TimeQuest Custom Reporting</a></td>
                        <td>Learn how to use the Quartus® Prime Timing Closure Recommendations reporting in Timing Analyzer to help you find issues that may be causing timing failures.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Timing --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Timing Closure</h4>
                <p class="mb-2">If the Timing Analyzer determines that your timing specifications are not met, then the design must be optimized for timing until the discrepancy is closed and your timing specifications are met.</p>
                <p class="mb-2">Timing closure involves several possible techniques. The most effective techniques will vary with each design. The <a class="b_special_a1" href="">Timing Closure and Optimization</a> chapter in the Design Optimization User Guide: Quartus Prime Pro Edition gives a lot of practical advice about the timing closure process.</p>
                <p class="mb-0">There are several additional training courses to help you understand how to evaluate your design for the right timing closure techniques.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Training table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Training Course</p>
                        </th>
                        <th>
                            <p class="mb-2">Duration</p>
                        </th>
                        <th>
                            <p class="mb-2">Type</p>
                        </th>
                        <th>
                            <p class="mb-2">Course Number</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Incremental Block-Based Compilation in the Quartus® Prime Pro Software: Timing Closure & Tips</a></td>
                        <td>22 Minutes</td>
                        <td>Online, Free</td>
                        <td>OIBBC102</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Design Evaluation for Timing Closure</a></td>
                        <td>42 Minutes</td>
                        <td>Online, Free</td>
                        <td>ODSWTC02</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Best HDL Design Practices for Timing Closure</a></td>
                        <td>50 Minutes</td>
                        <td>Online, Free</td>
                        <td>OHDL1130</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Timing Closure Using TimeQuest Custom Reporting</a></td>
                        <td>21 Minutes</td>
                        <td>Online, Free</td>
                        <td>OTIM1100</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel® FPGA Timing Closure: Lecture</a></td>
                        <td>8 Hours</td>
                        <td>Instructor-Led</td>
                        <td>IDSW145</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- 7. Design --------------------------------->
    <section id="ds_optimization">
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">7. Design Optimization</h2>
                <h4 class="mb-4" style="font-weight: 350;">Design Optimization Overview</h4>
                <p class="mb-2">The Quartus® Prime and Quartus® II software include a wide range of features to help you optimize your design for area and timing. This section provides the resources to help you with design optimization techniques and tools.</p>
                <p class="mb-0">The Quartus® Prime and Quartus® II software offer physical synthesis netlist optimization to optimize designs further than the standard compilation process. Physical synthesis helps improve the performance of your design, regardless of the synthesis tool used.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Optimization --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Optimization Support Documentation</h4>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Title table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Title</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Area and Timing Optimization</a></td>
                        <td>This user guide section explains how to reduce resource usage, reduce compilation times, and improve timing performance when designing for Intel® devices.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Analyzing and Optimizing the Design Floorplan</a></td>
                        <td>This user guide section describes how to use the Chip Planner to analyze and optimize the floorplan for your designs. This chapter also explains how to use Logic Lock Region to control the placement.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Engineering Change Management with the Chip Planner</a></td>
                        <td>This user guide section describes how to use the Chip Planner to implement engineering change orders (ECOs) for supported devices.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Netlist Optimizations and Physical Synthesis</a></td>
                        <td>This user guide section explains how the netlist optimizations and physical synthesis in Quartus® Prime software can modify your design’s netlist and help improve the quality of your results.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Incremental Compilation Resource Center</a></td>
                        <td>This resource center web page shows how you can use incremental compilation to reduce compilation times and preserve results during optimization.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Design --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Design Optimization Training Courses</h4>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Course table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Course</p>
                        </th>
                        <th>
                            <p class="mb-2">Duration</p>
                        </th>
                        <th>
                            <p class="mb-2">Type</p>
                        </th>
                        <th>
                            <p class="mb-2">Course Number</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Using Quartus® Prime Pro Software: Chip Planner</a></td>
                        <td>29 Minutes</td>
                        <td>Online, Free</td>
                        <td>OPROCHIPPLAN</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Using Design Space Explorer</a></td>
                        <td>22 Minutes</td>
                        <td>Online, Free</td>
                        <td>ODSE</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Timing Closure Using Timing Analyzer Custom Reporting</a></td>
                        <td>21 Minutes</td>
                        <td>Online, Free</td>
                        <td>OTIM1100</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Best Design Practices for Timing Closure</a></td>
                        <td>50 Minutes</td>
                        <td>Online, Free</td>
                        <td>OHDL1130</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Design --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Design Optimization Tools</h4>
                <p class="mb-2">The Quartus® Prime software provides tools that present your design in visual ways. These tools let you diagnose any problem areas in your design, in terms of logical or physical inefficiencies.</p>
                <ul>
                    <li>You can use the <b>Netlist Viewers</b> to see a schematic representation of your design at several stages in the implementation process: before synthesis, after synthesis, and after place-and-route. This enables you to confirm your design intent at each stage.</li>
                    <li>The <b>Design Partition Planner</b> helps you visualize and revise a design's partitioning scheme by showing timing information, relative connectivity densities, and the physical placement of partitions. You can locate partitions in other viewers, or modify or delete partitions.</li>
                    <li>With the <b>Chip Planner</b>, you can make floorplan assignments, perform power analysis, and visualize critical paths and routing congestion. The Design Partition Planner and the Chip Planner allow you to partition and layout your design at a higher level.</li>
                    <li><b>Design Space Explorer II (DSE)</b> automates the search for the settings that give the best results in any individual design. DSE explores the design space of your design, applies various optimization techniques, and analyzes the results to help you discover the best settings for your design.</li>
                </ul>
                <p class="mb-0">Using these tools can help you optimize the implementation of the device.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Netlist --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Netlist Viewers</h4>
                <p class="mb-2">The Quartus® Prime software netlist viewers provide powerful ways to view your design at various stages. Cross probing is possible with other design views: you can select an item and highlight it in the Chip Planner and Design File Viewer windows.</p>
                <ul class="mb-0">
                    <li>The <b>RTL Viewer</b> shows the logic and connections inferred by the synthesizer, after elaboration of the hierarchy and major logic blocks. You can use the RTL Viewer to check your design visually before simulation or other verification processes.</li>
                    <li>The <b>Technology Map Viewer (Post-Mapping) </b>can help you locate nodes in your netlist after synthesis but before place-and-route.</li>
                    <li><b>The Technology Map Viewer (Post-Fitting)</b> shows the netlist after place-and-route. This can differ from the Post-Mapping netlist because the fitter may make optimizations in order to meet constraints during physical optimization.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- The RTL --------------------------------->
    <section>
        <div style="padding-top: 2.5rem; padding-bottom: 2.5rem;"> 
            <div class="container">
                <div class="row">
                    <div style="padding: 16px;" class="col-sm-6">
                        <p class="mb-0">The RTL Viewer displays the logic inferred by the Synthesis tool after the elaboration of the hierarchy and major functional blocks.</p>
                    </div>
                    <div style="padding: 16px;" class="col-sm-6">
                        <p class="mb-0">he Technology Map Viewer shows the logic after synthesis (the "post map view") or after placement and routing (the "post fit view").</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Netlist --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Netlist and Finite State Machine Viewers</h4>
                <p class="mb-0">See a demonstration of the Quartus® software Netlist Viewer and Finite State Machine Viewer in the videos below.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------ Quartus -------------------------------------->
    <section>
        <div class="mv_coman_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-5">
                        <video class="w-100" controls loop>
                            <source src="/img/mv_video/video.mp4" type="video/mp4">
                        </video>
                    </div>
                    <div class="col-md-7 align-content-center">
                        <p class="mb-2">Play Video Quartus® Prime Netlist Viewers: Tools That Help Analyzing and Debugging Your Designs (part 1)</p>
                        <p class="mb-0">The Quartus® Prime RTL Viewer and State Machine Viewer provide powerful ways to view your initial and fully mapped synthesis results during the debugging, optimization, and constraint entry processes.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
 
    <!------------------------------ Quartus -------------------------------------->
    <section>
        <div class="mv_coman_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-5">
                        <video class="w-100" controls loop>
                            <source src="/img/mv_video/video.mp4" type="video/mp4">
                        </video>
                    </div>
                    <div class="col-md-7 align-content-center">
                        <p class="mb-2">Quartus® Prime Netlist Viewers: Tools That Help Analyzing and Debugging Your Designs (part 2)</p>
                        <p class="mb-0">The Quartus® Prime RTL Viewer and State Machine Viewer provide powerful ways to view your initial and fully mapped synthesis results during the debugging, optimization, and constraint entry processes.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Netlist --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-0" style="font-weight: 350;">Netlist Viewers Resources</h3>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Optimizing the Design Netlist</a></td>
                        <td>A section in the Quartus® Prime standard edition user guide: Design optimization, covering the use of the Netlist Viewers.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Chip --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-0" style="font-weight: 350;">Chip Planner</h3>
                <p class="mb-2">Design floorplan analysis helps to close timing and ensure optimal performance in highly complex designs. The Chip Planner in the Quartus® Prime software helps you close timing quickly on your designs. You can use the Chip Planner together with Logic Lock Regions to compile your designs hierarchically and assist with floorplanning. Additionally, use partitions to preserve placement and routing results from individual compilation runs.</p>
                <p class="mb-2">You can perform design analysis as well as create and optimize the design floorplan with the Chip Planner. To make I/O assignments, use the Pin Planner.</p>
                <p class="mb-0">Chip Planner resources.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                        <th>
                            <p class="mb-2">Type</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Analyzing and optimizing the design floorplan</a></td>
                        <td>Design Optimization User Guide: Quartus® Prime Pro Edition Chapter</td>
                        <td>Primary documentation for design floorplan and Chip Planner.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Chip Planner instructional video (Part 1 of 2)</a></td>
                        <td>E2E Video</td>
                        <td>Chip Planner tutorial: Cross Reference Timing Paths, Fan-in, Fan-out, Routing Delays, and Clock Regions.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Chip Planner instructional video (Part 2 of 2)</a></td>
                        <td>E2E Video</td>
                        <td>Chip Planner tutorial: Routing Utilization, Design Element Search, and Logic Lock Regions.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Making ECO changes using Intel FPGA Quartus Chip Planner and resource property editor (Part 1 of 3)</a></td>
                        <td>E2E Video</td>
                        <td>Making late, small engineering change order (ECO) changes using the Chip Planner.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Making ECO changes using Intel FPGA Quartus Chip Planner and resource property editor (Part 2 of 3)</a></td>
                        <td>E2E Video</td>
                        <td>Making late, small ECO changes using the Chip Planner.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Making ECO changes using Intel FPGA Quartus Chip Planner and resource property editor (Part 3 of 3)</a></td>
                        <td>E2E Video</td>
                        <td>Making late, small ECO changes using the Chip Planner.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">How to trace the local routing of CDR recovered clock from transceiver channel to I/O pin using the timing analyzer and Chip Planner</a></td>
                        <td>E2E Video</td>
                        <td>An example of how to use the Chip Planner with the timing analyzer.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Design --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-0" style="font-weight: 350;">Design Space Explorer II</h3>
                <p class="mb-2">Design Space Explorer II (DSE) allows you to explore the many parameters available for design compilation.</p>
                <p class="mb-2">You can use the DSE to manage multiple compilations with different parameters to find the best combination of parameters that allow you to achieve timing closure.</p>
                <p class="mb-0">Design Space Explorer II resources.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Optimizing with Design Space Explorer II</a></td>
                        <td></td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Design Space Explorer (DSE) Design Example</a></td>
                        <td>An example of a design space exploration.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Using Design Space Explorer (ODSE)</a></td>
                        <td>Free online training, 21 minutes.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- 8. On-Chip --------------------------------->
    <section id="ds_onchip">
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">8. On-Chip Debugging</h2>
                <p class="mb-0">As FPGAs increase in performance, size, and complexity, the verification process can become a critical part of the FPGA design cycle. To alleviate the complexity of the verification process, Intel provides a portfolio of on-chip debugging tools. The on-chip debugging tools allow real-time capture of internal nodes in your design to help you verify your design quickly without the use of external equipment, such as a bench logic analyzer or protocol analyzer. This can alleviate the number of pins needed for board-level signal probing. For a guide to all the tools in the debug portfolio, refer to the System Debugging Tools section in the Debug Tools User Guide: Quartus® Prime Pro Edition.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">System Console</a></td>
                        <td>Analyzing and Debugging Designs with System Console.</td>
                    </tr>
                    <tr>
                        <td>
                            <p class="mb-2"><a class="b_special_a1" href="">Intel® Cyclone® 10 GX Transceiver PHY User Guide</a></p>
                            <p class="mb-2"><a class="b_special_a1" href="">Intel® Arria® 10 Transceiver PHY User Guide</a></p>
                        </td>
                        <td>Transceiver Native PHY Toolkit.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Signal Tap Logic Analyzer</a></td>
                        <td>Design Debugging with the Signal Tap Logic Analyzer.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Signal Probe</a></td>
                        <td>The Signal Probe incremental routing feature helps reduce the hardware verification process and time-to-market for system-on-a-programmable-chip (SOPC) designs.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Logic Analyzer Interface</a></td>
                        <td>In-System Debugging Using External Logic Analyzers.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">In-System Sources and Probes</a></td>
                        <td>Drive and sample logic values using JTAG.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">In-System Memory Content Editor</a></td>
                        <td>The Quartus® Prime In-System Memory Content Editor (ISMCE) allows to view and update memories and constants at runtime through the JTAG interface.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Virtual JTAG Interface</a></td>
                        <td>This Intel® FPGA IP allows you to build your own JTAG scan chain by exposing all of the JTAG control signals and configuring your JTAG Instruction Registers (IRs) and JTAG Data Registers (DRs).</td>
                    </tr>
                    <tr>
                        <td colspan="2">
                            <p class="mb-2">External memory debugging is facilitated by the&nbsp;Extermal Memory Interface Toolkit, which is detailed in the&nbsp;<a class="b_special_a1" href="">External Memory Interface Support Center</a>.</p>
                            <p class="mb-0">The&nbsp;Transceiver Toolkit&nbsp;offers extensive facilities to verify transceiver signal quality and performance. For more information on this toolkit, see the&nbsp;<a class="b_special_a1" href="">Transceiver Toolkit product page</a>.</p>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
     
    <!----------------------------- On-Chip --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">On-Chip Debug Design Examples</h4>
                <p class="mb-0">Here are some examples to help you leverage the available features for common debug scenarios.</p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">SignalTap* II State-Based Triggering Flow</a></li>
                    <li><a class="b_special_a1" href="">In-System Sources and Probes Example</a></li>
                    <li><a class="b_special_a1" href="">Transceiver Toolkit Examples for Stratix® V GX, Arria® V GX/GT, Cyclone® V GX/GT and Stratix® IV GX/GT Devices</a></li>
                    <li><a class="b_special_a1" href="">System Console Design Examples</a> (.qar Quartus® software archive format)</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- On-Chip Debugging --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-0" style="font-weight: 350;">On-Chip Debugging - Training Courses</h4>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Course</p>
                        </th>
                        <th>
                            <p class="mb-2">Duration</p>
                        </th>
                        <th>
                            <p class="mb-2">Type</p>
                        </th>
                        <th>
                            <p class="mb-2">Course Number</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">SignalTap II Logic Analyzer: Introduction & Getting Started</a></td>
                        <td>47 Minutes</td>
                        <td>Online, Free</td>
                        <td>ODSW1164</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">SignalTap II Logic Analyzer: Basic Trigger Conditions & Configuration</a></td>
                        <td>35 Minutes</td>
                        <td>Online, Free</td>
                        <td>ODSW1171</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Signal Tap Logic Analyzer: State-Based Triggering, Compilation, & Programming</a></td>
                        <td>37 Minutes</td>
                        <td>Online, Free</td>
                        <td>ODSW1172</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">SignalTap II Logic Analyzer: Data Acquisition & Additional Features</a></td>
                        <td>35 Minutes</td>
                        <td>Online, Free</td>
                        <td>ODSW1173</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel® FPGA Debugging Tools</a></td>
                        <td>8 Hours</td>
                        <td>Instructor-Led</td>
                        <td>IDSW135</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Debugging JTAG Chain Integrity</a></td>
                        <td>26 Minutes</td>
                        <td>Online, Free</td>
                        <td>ODJTAG1110</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">On-Chip Debugging of Memory Interfaces IP in Arria® 10 Devices</a></td>
                        <td>30 Minutes</td>
                        <td>Online, Free</td>
                        <td>OMEM1124</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">System Console</a></td>
                        <td>29 Minutes</td>
                        <td>Online, Free</td>
                        <td>OEMB1117</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Advanced System Design Using Platform Designer: System Verification with System Console</a></td>
                        <td>26 Minutes</td>
                        <td>Online, Free</td>
                        <td>OAQSYSSYSCON</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- On-Chip Debug --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-0" style="font-weight: 350;">On-chip Debug - other resources</h4>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Virtual JTAG Intel® FPGA IP Core User Guide (PDF)</a></td>
                        <td>The Virtual JTAG Intel® FPGA IP core provides access to the PLD source through the JTAG interface.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">AN 323: Using SignalTap II Embedded Logic Analyzers in SOPC Builder Systems (PDF)</a></td>
                        <td>Using SignalTap to monitor signals located inside a system module generated by the Platform Designer.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">AN 446: Debugging Nios® II Systems with the SignalTap II Logic Analyzer (PDF)</a></td>
                        <td>This application note examines the use of the Nios® II plug-in within the Signal Tap logic analyzer and presents the capabilities, configuration options, and use-modes for the plug-in.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">AN 799: Quick Intel® Arria® 10 Design Debugging Using Signal Probe and Rapid Recompile (PDF)</a></td>
                        <td>This application note showcases a debugging technique that provides easy access to internal device signals without affecting the design.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Advanced Topics --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-4" style="font-weight: 350;">Advanced Topics</h3>
                <h4 class="mb-0" style="font-weight: 350;">Block-Based Design Flows</h4>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!------------------------------- The Quartus ---------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-2">The Quartus® Prime Pro Edition design software offers block-based design flows. There are of two types- the Incremental Block-Based Compilation and Design Block Reuse flows, which allow your geographically diverse development team to collaborate on a design.</p>
                <p class="mb-2"><b>Incremental Block-Based Compilation</b> is preserving or emptying a partition within a project. This works with core partitions and requires no additional files or floor planning. The partition can be emptied, preserved at Source, Synthesis, and Final snapshots.</p>
                <p class="mb-2">The <b>Design Block Reuse</b> flow enables you to reuse a block of a design in a different project by creating, preserving, and exporting a partition. With this feature, you can expect a clean hand off timing-closed modules between different teams.</p>
                <p class="mb-2"><b>Block-Based Design Resources</b></p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Block-Based design flow</a> section in the Quartus® Prime Pro Edition User Guide</li>
                    <li><a class="b_special_a1" href="">AN 839: Design Block Reuse Tutorial: for Intel® Arria® 10 FPGA Development Board</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Design File (.zip)</a></li>
                    <li><a class="b_special_a1" href="">Training: Design Block Reuse (OBBDR100)</a></li>
                    <li><a class="b_special_a1" href="">Incremental Block-Based Compilation in the Intel Quartus® Prime Pro Software: Introduction</a></li>
                    <li><a class="b_special_a1" href="">Incremental Block-Based Compilation in the Intel Quartus® Prime Pro Software: Design Partitioning
                    </a></li>
                    <li><a class="b_special_a1" href="">Incremental Block-Based Compilation in the Intel Quartus® Prime Pro Software: Timing Closure & Tips</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Rapid Recompile --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-4" style="font-weight: 350;">Rapid Recompile</h3>
                <p class="mb-2">Rapid Recompile allows the reuse of previous synthesis and fitter results when possible, and does not reprocess unchanged design blocks. Rapid Recompile can reduce total compilation time after making small design changes. Rapid Recompile supports HDL-based functional ECO changes and enables you to reduce your compile time while preserving the performance of unchanged logic.</p>
                <p class="mb-0">Rapid Recompile - Support Resources</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Running Rapid Recompile</a></td>
                        <td>Rapid Recompile section in volume 2 of the Quartus® Prime Pro Edition Handbook.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">AN 799: Quick Intel® Arria® 10 Design Debugging Using Signal Probe and Rapid Recompile (PDF)</a></td>
                        <td>An application note showing how Rapid Recompile reduces the compile time for small changes.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Partial --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-4" style="font-weight: 350;">Partial Reconfiguration</h3>
                <p class="mb-2">Partial reconfiguration (PR) allows you to reconfigure a portion of the FPGA dynamically while the remaining FPGA design continues to function.</p>
                <p class="mb-2">You can create multiple personas for a region of your device, and reconfigure that region without impacting operations in areas outside that persona.</p>
                <p class="mb-0">For more information on Partial Reconfiguration, see the <a class="b_special_a1" href="">Partial reconfiguration page</a>.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Scripting --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-4" style="font-weight: 350;">Scripting</h3>
                <p class="mb-2">The Quartus® Prime and Quartus® II software includes comprehensive scripting support for command-line and tool command language (Tcl) script design flows. Separate executables for each stage of the software design flow, such as synthesis, fitting, and timing analysis, include options for making common settings and performing common tasks. The Tcl scripting application programming interface (API) includes commands covering basic to advanced functionality.</p>
                <p><b>Command-Line Scripting</b></p>
                <p class="mb-2">You can use Quartus® Prime or Quartus® II software command-line executables in batch files, shell scripts, makefiles, and other scripts. For instance, use the following command to compile an existing project:</p>
                <p style="margin-left: 40.0px;" class="mb-2">$ quartus_sh --flow compile</p>
                <p class="mb-2">Tcl Scripting</p>
                <p class="mb-2">Use the Tcl API for any of the following tasks:</p>
                <ul class="mb-2">
                    <li>Creating and managing projects</li>
                    <li>Making assignments</li>
                    <li>Compiling designs</li>
                    <li>Extracting report data</li>
                    <li>Performing timing analysis</li>
                </ul>
                <p class="mb-2">You can get started with some of the examples in the Quartus® II software Tcl examples web page. Several other resources are listed below.</p>
                <p class="mb-0">Scripting Resources</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Quartus® II Scripting Reference Manual</a></td>
                        <td>Covers both Quartus® software command-line executables and Tcl packages and commands from within a Quartus® software shell.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Quartus® Prime Standard Edition Settings File Reference Manual</a></td>
                        <td>Covers parameter settings found in the Quartus® software Settings File (.qsf).</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Command Line Scripting</a></td>
                        <td>A section of the Quartus Prime Standard Edition User Guide.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Quartus® II Tcl Examples</a></td>
                        <td>A web page with several useful Tcl script examples.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Command Line Scripting (ODSW1197)</a></td>
                        <td>Online training presenting the command line scripting capabilities in the Quartus® software (30 min).</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Introduction to Tcl (ODSW1180)</a></td>
                        <td>An Introduction to the Tcl scripting syntax.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Quartus® Prime Software Tcl Scripting</a></td>
                        <td>This course presents the Tcl scripting capabilities in the Quartus® Prime software. It covers commonly used Intel Quartus Prime software Tcl packages and four common uses of Tcl scripting in the compilation flow, with examples.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- OpenCL --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-0">OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------- Related Links --------------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 class="mb-3" style="font-weight: 350;">Related Links</h3>
                <ul>
                    <li><a class="b_special_a1" href="">Quartus® Prime Pro and Standard Software User Guides</a></li>
                    <li><a class="b_special_a1" href="">FPGA Software Download Center</a></li>
                    <li><a class="b_special_a1" href="">Quartus® Prime Software Suite and FPGA Development Tools</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!--------------------------------- Still Have Questions ----------------------------->
    <section>
        <div style="padding-bottom: 2.5rem; padding-top: 2.5rem; text-align: center;">
            <div class="container">
                <div class="d-flex justify-content-center align-items-center">
                    <div>
                        <img style="height: 40px; width: 40px; margin-right: 20px;" src="/img/mv_image/icon-why-choose-desktop-rwd.png.rendition.intel.web.64.64.png" alt="">
                    </div>
                    <div>
                        <h2 style="font-weight: 350;"> Still Have Questions?</h2>
                    </div>
                </div>
                <p>Get answers for the most common design issues.</p>
                <a class="mv_coman_btn" href="">Search the Knowledge Base</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- PCI -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/platform-designer-snap.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>

    <!-- Optimize -->
    <div class="modal" id="mv_developer_usability_2" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/blockdiagram-fitter.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ------------------------------------------------------------------------- -->

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>