{
  "Top": "pattern_generator_cross",
  "RtlTop": "pattern_generator_cross",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "735423",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "pattern_generator_cross",
    "Version": "1.0",
    "DisplayName": "PATTERN_GENERATOR_CROSS",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/pattern_generator.cpp"],
    "Vhdl": ["impl\/vhdl\/pattern_generator_cross.vhd"],
    "Verilog": ["impl\/verilog\/pattern_generator_cross.v"],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "outputStream_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "outputStream_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "outputStream_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "outputStream_V_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "outputStream_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "outputStream_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {"outputStream_V": {
      "interfaceRef": "outputStream_V",
      "dir": "out",
      "firstOutLatency": "2"
    }},
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "pattern_generator_cross"},
    "Metrics": {"pattern_generator_cross": {
        "Latency": {
          "LatencyBest": "735423",
          "LatencyAvg": "735423",
          "LatencyWorst": "735423",
          "PipelineII": "735424",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.451"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "510",
            "Latency": "735420",
            "PipelineII": "",
            "PipelineDepth": "1442",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "720",
                "Latency": "1440",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "262",
          "LUT": "421",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-05-24 12:03:35 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
