<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - gcc.info - gcc/config/i386/x86-tune-sched.c</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">gcc/config/i386</a> - x86-tune-sched.c<span style="font-size: 80%;"> (source / <a href="x86-tune-sched.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">gcc.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">138</td>
            <td class="headerCovTableEntry">249</td>
            <td class="headerCovTableEntryLo">55.4 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-09-22 10:58:49</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntry">9</td>
            <td class="headerCovTableEntryLo">66.7 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* Scheduler hooks for IA-32 which implement CPU specific logic.</a>
<span class="lineNum">       2 </span>            :    Copyright (C) 1988-2018 Free Software Foundation, Inc.
<span class="lineNum">       3 </span>            : 
<span class="lineNum">       4 </span>            : This file is part of GCC.
<span class="lineNum">       5 </span>            : 
<span class="lineNum">       6 </span>            : GCC is free software; you can redistribute it and/or modify
<span class="lineNum">       7 </span>            : it under the terms of the GNU General Public License as published by
<span class="lineNum">       8 </span>            : the Free Software Foundation; either version 3, or (at your option)
<span class="lineNum">       9 </span>            : any later version.
<span class="lineNum">      10 </span>            : 
<span class="lineNum">      11 </span>            : GCC is distributed in the hope that it will be useful,
<span class="lineNum">      12 </span>            : but WITHOUT ANY WARRANTY; without even the implied warranty of
<span class="lineNum">      13 </span>            : MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
<span class="lineNum">      14 </span>            : GNU General Public License for more details.
<span class="lineNum">      15 </span>            : 
<span class="lineNum">      16 </span>            : You should have received a copy of the GNU General Public License
<span class="lineNum">      17 </span>            : along with GCC; see the file COPYING3.  If not see
<span class="lineNum">      18 </span>            : &lt;http://www.gnu.org/licenses/&gt;.  */
<span class="lineNum">      19 </span>            : 
<span class="lineNum">      20 </span>            : #define IN_TARGET_CODE 1
<span class="lineNum">      21 </span>            : 
<span class="lineNum">      22 </span>            : #include &quot;config.h&quot;
<span class="lineNum">      23 </span>            : #include &quot;system.h&quot;
<span class="lineNum">      24 </span>            : #include &quot;coretypes.h&quot;
<span class="lineNum">      25 </span>            : #include &quot;backend.h&quot;
<span class="lineNum">      26 </span>            : #include &quot;rtl.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;tree.h&quot;
<span class="lineNum">      28 </span>            : #include &quot;cfghooks.h&quot;
<span class="lineNum">      29 </span>            : #include &quot;tm_p.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;insn-config.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;insn-attr.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;recog.h&quot;
<span class="lineNum">      33 </span>            : #include &quot;target.h&quot;
<span class="lineNum">      34 </span>            : 
<span class="lineNum">      35 </span>            : /* Return the maximum number of instructions a cpu can issue.  */
<a name="36"><span class="lineNum">      36 </span>            : </a>
<span class="lineNum">      37 </span>            : int
<span class="lineNum">      38 </span><span class="lineCov">   22555015 : ix86_issue_rate (void)</span>
<span class="lineNum">      39 </span>            : {
<span class="lineNum">      40 </span><span class="lineCov">   22555015 :   switch (ix86_tune)</span>
<span class="lineNum">      41 </span>            :     {
<span class="lineNum">      42 </span>            :     case PROCESSOR_PENTIUM:
<span class="lineNum">      43 </span>            :     case PROCESSOR_LAKEMONT:
<span class="lineNum">      44 </span>            :     case PROCESSOR_BONNELL:
<span class="lineNum">      45 </span>            :     case PROCESSOR_SILVERMONT:
<span class="lineNum">      46 </span>            :     case PROCESSOR_KNL:
<span class="lineNum">      47 </span>            :     case PROCESSOR_KNM:
<span class="lineNum">      48 </span>            :     case PROCESSOR_INTEL:
<span class="lineNum">      49 </span>            :     case PROCESSOR_K6:
<span class="lineNum">      50 </span>            :     case PROCESSOR_BTVER2:
<span class="lineNum">      51 </span>            :     case PROCESSOR_PENTIUM4:
<span class="lineNum">      52 </span>            :     case PROCESSOR_NOCONA:
<span class="lineNum">      53 </span>            :       return 2;
<span class="lineNum">      54 </span>            : 
<span class="lineNum">      55 </span>            :     case PROCESSOR_PENTIUMPRO:
<span class="lineNum">      56 </span>            :     case PROCESSOR_ATHLON:
<span class="lineNum">      57 </span>            :     case PROCESSOR_K8:
<span class="lineNum">      58 </span>            :     case PROCESSOR_AMDFAM10:
<span class="lineNum">      59 </span>            :     case PROCESSOR_BTVER1:
<span class="lineNum">      60 </span>            :       return 3;
<span class="lineNum">      61 </span>            : 
<span class="lineNum">      62 </span>            :     case PROCESSOR_BDVER1:
<span class="lineNum">      63 </span>            :     case PROCESSOR_BDVER2:
<span class="lineNum">      64 </span>            :     case PROCESSOR_BDVER3:
<span class="lineNum">      65 </span>            :     case PROCESSOR_BDVER4:
<span class="lineNum">      66 </span>            :     case PROCESSOR_ZNVER1:
<span class="lineNum">      67 </span>            :     case PROCESSOR_CORE2:
<span class="lineNum">      68 </span>            :     case PROCESSOR_NEHALEM:
<span class="lineNum">      69 </span>            :     case PROCESSOR_SANDYBRIDGE:
<span class="lineNum">      70 </span>            :     case PROCESSOR_HASWELL:
<span class="lineNum">      71 </span>            :     case PROCESSOR_GENERIC:
<span class="lineNum">      72 </span>            :       return 4;
<span class="lineNum">      73 </span>            : 
<span class="lineNum">      74 </span>            :     default:
<span class="lineNum">      75 </span>            :       return 1;
<span class="lineNum">      76 </span>            :     }
<span class="lineNum">      77 </span>            : }
<span class="lineNum">      78 </span>            : 
<span class="lineNum">      79 </span>            : /* Return true iff USE_INSN has a memory address with operands set by
<span class="lineNum">      80 </span>            :    SET_INSN.  */
<a name="81"><span class="lineNum">      81 </span>            : </a>
<span class="lineNum">      82 </span>            : bool
<span class="lineNum">      83 </span><span class="lineCov">    7053223 : ix86_agi_dependent (rtx_insn *set_insn, rtx_insn *use_insn)</span>
<span class="lineNum">      84 </span>            : {
<span class="lineNum">      85 </span><span class="lineCov">    7053223 :   int i;</span>
<span class="lineNum">      86 </span><span class="lineCov">    7053223 :   extract_insn_cached (use_insn);</span>
<span class="lineNum">      87 </span><span class="lineCov">    8662258 :   for (i = recog_data.n_operands - 1; i &gt;= 0; --i)</span>
<span class="lineNum">      88 </span><span class="lineCov">    8358236 :     if (MEM_P (recog_data.operand[i]))</span>
<span class="lineNum">      89 </span>            :       {
<span class="lineNum">      90 </span><span class="lineCov">    6749201 :         rtx addr = XEXP (recog_data.operand[i], 0);</span>
<span class="lineNum">      91 </span><span class="lineCov">    6749201 :         if (modified_in_p (addr, set_insn) != 0)</span>
<span class="lineNum">      92 </span>            :           {
<span class="lineNum">      93 </span>            :             /* No AGI stall if SET_INSN is a push or pop and USE_INSN
<span class="lineNum">      94 </span>            :                has SP based memory (unless index reg is modified in a pop).  */
<span class="lineNum">      95 </span><span class="lineCov">    3240829 :             rtx set = single_set (set_insn);</span>
<span class="lineNum">      96 </span><span class="lineCov">    3240829 :             if (set</span>
<span class="lineNum">      97 </span><span class="lineCov">    3240829 :                 &amp;&amp; (push_operand (SET_DEST (set), GET_MODE (SET_DEST (set)))</span>
<span class="lineNum">      98 </span><span class="lineCov">    2295561 :                     || pop_operand (SET_SRC (set), GET_MODE (SET_SRC (set)))))</span>
<span class="lineNum">      99 </span>            :               {
<span class="lineNum">     100 </span><span class="lineCov">     780554 :                 struct ix86_address parts;</span>
<span class="lineNum">     101 </span><span class="lineCov">     780554 :                 if (ix86_decompose_address (addr, &amp;parts)</span>
<span class="lineNum">     102 </span><span class="lineCov">     780554 :                     &amp;&amp; parts.base == stack_pointer_rtx</span>
<span class="lineNum">     103 </span><span class="lineCov">    1560904 :                     &amp;&amp; (parts.index == NULL_RTX</span>
<span class="lineNum">     104 </span><span class="lineCov">        344 :                         || MEM_P (SET_DEST (set))</span>
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :                         || !modified_in_p (parts.index, set_insn)))</span>
<span class="lineNum">     106 </span><span class="lineCov">     780350 :                   return false;</span>
<span class="lineNum">     107 </span>            :               }
<span class="lineNum">     108 </span><span class="lineCov">    2460479 :             return true;</span>
<span class="lineNum">     109 </span>            :           }
<span class="lineNum">     110 </span>            :         return false;
<span class="lineNum">     111 </span>            :       }
<span class="lineNum">     112 </span>            :   return false;
<span class="lineNum">     113 </span>            : }
<span class="lineNum">     114 </span>            : 
<span class="lineNum">     115 </span>            : /* A subroutine of ix86_adjust_cost -- return TRUE iff INSN reads flags set
<span class="lineNum">     116 </span>            :    by DEP_INSN and nothing set by DEP_INSN.  */
<a name="117"><span class="lineNum">     117 </span>            : </a>
<span class="lineNum">     118 </span>            : static bool
<span class="lineNum">     119 </span><span class="lineNoCov">          0 : ix86_flags_dependent (rtx_insn *insn, rtx_insn *dep_insn, enum attr_type insn_type)</span>
<span class="lineNum">     120 </span>            : {
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :   rtx set, set2;</span>
<span class="lineNum">     122 </span>            : 
<span class="lineNum">     123 </span>            :   /* Simplify the test for uninteresting insns.  */
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :   if (insn_type != TYPE_SETCC</span>
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :       &amp;&amp; insn_type != TYPE_ICMOV</span>
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :       &amp;&amp; insn_type != TYPE_FCMOV</span>
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :       &amp;&amp; insn_type != TYPE_IBR)</span>
<span class="lineNum">     128 </span>            :     return false;
<span class="lineNum">     129 </span>            : 
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :   if ((set = single_set (dep_insn)) != 0)</span>
<span class="lineNum">     131 </span>            :     {
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :       set = SET_DEST (set);</span>
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :       set2 = NULL_RTX;</span>
<span class="lineNum">     134 </span>            :     }
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :   else if (GET_CODE (PATTERN (dep_insn)) == PARALLEL</span>
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :            &amp;&amp; XVECLEN (PATTERN (dep_insn), 0) == 2</span>
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :            &amp;&amp; GET_CODE (XVECEXP (PATTERN (dep_insn), 0, 0)) == SET</span>
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :            &amp;&amp; GET_CODE (XVECEXP (PATTERN (dep_insn), 0, 1)) == SET)</span>
<span class="lineNum">     139 </span>            :     {
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :       set = SET_DEST (XVECEXP (PATTERN (dep_insn), 0, 0));</span>
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :       set2 = SET_DEST (XVECEXP (PATTERN (dep_insn), 0, 0));</span>
<span class="lineNum">     142 </span>            :     }
<span class="lineNum">     143 </span>            :   else
<span class="lineNum">     144 </span>            :     return false;
<span class="lineNum">     145 </span>            : 
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :   if (!REG_P (set) || REGNO (set) != FLAGS_REG)</span>
<span class="lineNum">     147 </span>            :     return false;
<span class="lineNum">     148 </span>            : 
<span class="lineNum">     149 </span>            :   /* This test is true if the dependent insn reads the flags but
<span class="lineNum">     150 </span>            :      not any other potentially set register.  */
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :   if (!reg_overlap_mentioned_p (set, PATTERN (insn)))</span>
<span class="lineNum">     152 </span>            :     return false;
<span class="lineNum">     153 </span>            : 
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :   if (set2 &amp;&amp; reg_overlap_mentioned_p (set2, PATTERN (insn)))</span>
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :     return false;</span>
<span class="lineNum">     156 </span>            : 
<span class="lineNum">     157 </span>            :   return true;
<span class="lineNum">     158 </span>            : }
<span class="lineNum">     159 </span>            : 
<span class="lineNum">     160 </span>            : /* Helper function for exact_store_load_dependency.
<a name="161"><span class="lineNum">     161 </span>            :    Return true if addr is found in insn.  */</a>
<span class="lineNum">     162 </span>            : static bool
<span class="lineNum">     163 </span><span class="lineNoCov">          0 : exact_dependency_1 (rtx addr, rtx insn)</span>
<span class="lineNum">     164 </span>            : {
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :   enum rtx_code code;</span>
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :   const char *format_ptr;</span>
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :   int i, j;</span>
<span class="lineNum">     168 </span>            : 
<span class="lineNum">     169 </span><span class="lineNoCov">          0 :   code = GET_CODE (insn);</span>
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :   switch (code)</span>
<span class="lineNum">     171 </span>            :     {
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :     case MEM:</span>
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :       if (rtx_equal_p (addr, insn))</span>
<span class="lineNum">     174 </span>            :         return true;
<span class="lineNum">     175 </span>            :       break;
<span class="lineNum">     176 </span>            :     case REG:
<span class="lineNum">     177 </span>            :     CASE_CONST_ANY:
<span class="lineNum">     178 </span>            :     case SYMBOL_REF:
<span class="lineNum">     179 </span>            :     case CODE_LABEL:
<span class="lineNum">     180 </span>            :     case PC:
<span class="lineNum">     181 </span>            :     case CC0:
<span class="lineNum">     182 </span>            :     case EXPR_LIST:
<span class="lineNum">     183 </span>            :       return false;
<span class="lineNum">     184 </span>            :     default:
<span class="lineNum">     185 </span>            :       break;
<span class="lineNum">     186 </span>            :     }
<span class="lineNum">     187 </span>            : 
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :   format_ptr = GET_RTX_FORMAT (code);</span>
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; GET_RTX_LENGTH (code); i++)</span>
<span class="lineNum">     190 </span>            :     {
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :       switch (*format_ptr++)</span>
<span class="lineNum">     192 </span>            :         {
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :         case 'e':</span>
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :           if (exact_dependency_1 (addr, XEXP (insn, i)))</span>
<span class="lineNum">     195 </span>            :             return true;
<span class="lineNum">     196 </span>            :           break;
<span class="lineNum">     197 </span>            :         case 'E':
<span class="lineNum">     198 </span><span class="lineNoCov">          0 :           for (j = 0; j &lt; XVECLEN (insn, i); j++)</span>
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :             if (exact_dependency_1 (addr, XVECEXP (insn, i, j)))</span>
<span class="lineNum">     200 </span>            :               return true;
<span class="lineNum">     201 </span>            :           break;
<span class="lineNum">     202 </span>            :         }
<span class="lineNum">     203 </span>            :     }
<span class="lineNum">     204 </span>            :   return false;
<span class="lineNum">     205 </span>            : }
<span class="lineNum">     206 </span>            : 
<span class="lineNum">     207 </span>            : /* Return true if there exists exact dependency for store &amp; load, i.e.
<a name="208"><span class="lineNum">     208 </span>            :    the same memory address is used in them.  */</a>
<span class="lineNum">     209 </span>            : static bool
<span class="lineNum">     210 </span><span class="lineNoCov">          0 : exact_store_load_dependency (rtx_insn *store, rtx_insn *load)</span>
<span class="lineNum">     211 </span>            : {
<span class="lineNum">     212 </span><span class="lineNoCov">          0 :   rtx set1, set2;</span>
<span class="lineNum">     213 </span>            : 
<span class="lineNum">     214 </span><span class="lineNoCov">          0 :   set1 = single_set (store);</span>
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :   if (!set1)</span>
<span class="lineNum">     216 </span>            :     return false;
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :   if (!MEM_P (SET_DEST (set1)))</span>
<span class="lineNum">     218 </span>            :     return false;
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :   set2 = single_set (load);</span>
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :   if (!set2)</span>
<span class="lineNum">     221 </span>            :     return false;
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :   if (exact_dependency_1 (SET_DEST (set1), SET_SRC (set2)))</span>
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :     return true;</span>
<span class="lineNum">     224 </span>            :   return false;
<span class="lineNum">     225 </span>            : }
<span class="lineNum">     226 </span>            : 
<span class="lineNum">     227 </span>            : 
<span class="lineNum">     228 </span>            : /* This function corrects the value of COST (latency) based on the relationship
<span class="lineNum">     229 </span>            :    between INSN and DEP_INSN through a dependence of type DEP_TYPE, and strength
<span class="lineNum">     230 </span>            :    DW.  It should return the new value.
<span class="lineNum">     231 </span>            : 
<span class="lineNum">     232 </span>            :    On x86 CPUs this is most commonly used to model the fact that valus of
<span class="lineNum">     233 </span>            :    registers used to compute address of memory operand  needs to be ready
<span class="lineNum">     234 </span>            :    earlier than values of registers used in the actual operation.  */
<a name="235"><span class="lineNum">     235 </span>            : </a>
<span class="lineNum">     236 </span>            : int
<span class="lineNum">     237 </span><span class="lineCov">   98504600 : ix86_adjust_cost (rtx_insn *insn, int dep_type, rtx_insn *dep_insn, int cost,</span>
<span class="lineNum">     238 </span>            :                   unsigned int)
<span class="lineNum">     239 </span>            : {
<span class="lineNum">     240 </span><span class="lineCov">   98504600 :   enum attr_type insn_type, dep_insn_type;</span>
<span class="lineNum">     241 </span><span class="lineCov">   98504600 :   enum attr_memory memory;</span>
<span class="lineNum">     242 </span><span class="lineCov">   98504600 :   rtx set, set2;</span>
<span class="lineNum">     243 </span><span class="lineCov">   98504600 :   int dep_insn_code_number;</span>
<span class="lineNum">     244 </span>            : 
<span class="lineNum">     245 </span>            :   /* Anti and output dependencies have zero cost on all CPUs.  */
<span class="lineNum">     246 </span><span class="lineCov">   98504600 :   if (dep_type != 0)</span>
<span class="lineNum">     247 </span>            :     return 0;
<span class="lineNum">     248 </span>            : 
<span class="lineNum">     249 </span><span class="lineCov">   41708992 :   dep_insn_code_number = recog_memoized (dep_insn);</span>
<span class="lineNum">     250 </span>            : 
<span class="lineNum">     251 </span>            :   /* If we can't recognize the insns, we can't really do anything.  */
<span class="lineNum">     252 </span><span class="lineCov">   41708992 :   if (dep_insn_code_number &lt; 0 || recog_memoized (insn) &lt; 0)</span>
<span class="lineNum">     253 </span><span class="lineCov">     273502 :     return cost;</span>
<span class="lineNum">     254 </span>            : 
<span class="lineNum">     255 </span><span class="lineCov">   41435490 :   insn_type = get_attr_type (insn);</span>
<span class="lineNum">     256 </span><span class="lineCov">   41435490 :   dep_insn_type = get_attr_type (dep_insn);</span>
<span class="lineNum">     257 </span>            : 
<span class="lineNum">     258 </span><span class="lineCov">   41435490 :   switch (ix86_tune)</span>
<span class="lineNum">     259 </span>            :     {
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :     case PROCESSOR_PENTIUM:</span>
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :     case PROCESSOR_LAKEMONT:</span>
<span class="lineNum">     262 </span>            :       /* Address Generation Interlock adds a cycle of latency.  */
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :       if (insn_type == TYPE_LEA)</span>
<span class="lineNum">     264 </span>            :         {
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :           rtx addr = PATTERN (insn);</span>
<span class="lineNum">     266 </span>            : 
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :           if (GET_CODE (addr) == PARALLEL)</span>
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :             addr = XVECEXP (addr, 0, 0);</span>
<span class="lineNum">     269 </span>            : 
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :           gcc_assert (GET_CODE (addr) == SET);</span>
<span class="lineNum">     271 </span>            : 
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :           addr = SET_SRC (addr);</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :           if (modified_in_p (addr, dep_insn))</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :             cost += 1;</span>
<span class="lineNum">     275 </span>            :         }
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :       else if (ix86_agi_dependent (dep_insn, insn))</span>
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :         cost += 1;</span>
<span class="lineNum">     278 </span>            : 
<span class="lineNum">     279 </span>            :       /* ??? Compares pair with jump/setcc.  */
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :       if (ix86_flags_dependent (insn, dep_insn, insn_type))</span>
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :         cost = 0;</span>
<span class="lineNum">     282 </span>            : 
<span class="lineNum">     283 </span>            :       /* Floating point stores require value to be ready one cycle earlier.  */
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :       if (insn_type == TYPE_FMOV</span>
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :           &amp;&amp; get_attr_memory (insn) == MEMORY_STORE</span>
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :           &amp;&amp; !ix86_agi_dependent (dep_insn, insn))</span>
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :         cost += 1;</span>
<span class="lineNum">     288 </span>            :       break;
<span class="lineNum">     289 </span>            : 
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :     case PROCESSOR_PENTIUMPRO:</span>
<span class="lineNum">     291 </span>            :       /* INT-&gt;FP conversion is expensive.  */
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :       if (get_attr_fp_int_src (dep_insn))</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :         cost += 5;</span>
<span class="lineNum">     294 </span>            : 
<span class="lineNum">     295 </span>            :       /* There is one cycle extra latency between an FP op and a store.  */
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :       if (insn_type == TYPE_FMOV</span>
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :           &amp;&amp; (set = single_set (dep_insn)) != NULL_RTX</span>
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :           &amp;&amp; (set2 = single_set (insn)) != NULL_RTX</span>
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :           &amp;&amp; rtx_equal_p (SET_DEST (set), SET_SRC (set2))</span>
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :           &amp;&amp; MEM_P (SET_DEST (set2)))</span>
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :         cost += 1;</span>
<span class="lineNum">     302 </span>            : 
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :       memory = get_attr_memory (insn);</span>
<span class="lineNum">     304 </span>            : 
<span class="lineNum">     305 </span>            :       /* Show ability of reorder buffer to hide latency of load by executing
<span class="lineNum">     306 </span>            :          in parallel with previous instruction in case
<span class="lineNum">     307 </span>            :          previous instruction is not needed to compute the address.  */
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :       if ((memory == MEMORY_LOAD || memory == MEMORY_BOTH)</span>
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :           &amp;&amp; !ix86_agi_dependent (dep_insn, insn))</span>
<span class="lineNum">     310 </span>            :         {
<span class="lineNum">     311 </span>            :           /* Claim moves to take one cycle, as core can issue one load
<span class="lineNum">     312 </span>            :              at time and the next load can start cycle later.  */
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :           if (dep_insn_type == TYPE_IMOV</span>
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :               || dep_insn_type == TYPE_FMOV)</span>
<span class="lineNum">     315 </span>            :             cost = 1;
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :           else if (cost &gt; 1)</span>
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :             cost--;</span>
<span class="lineNum">     318 </span>            :         }
<span class="lineNum">     319 </span>            :       break;
<span class="lineNum">     320 </span>            : 
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :     case PROCESSOR_K6:</span>
<span class="lineNum">     322 </span>            :      /* The esp dependency is resolved before
<span class="lineNum">     323 </span>            :         the instruction is really finished.  */
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :       if ((insn_type == TYPE_PUSH || insn_type == TYPE_POP)</span>
<span class="lineNum">     325 </span><span class="lineNoCov">          0 :           &amp;&amp; (dep_insn_type == TYPE_PUSH || dep_insn_type == TYPE_POP))</span>
<span class="lineNum">     326 </span>            :         return 1;
<span class="lineNum">     327 </span>            : 
<span class="lineNum">     328 </span>            :       /* INT-&gt;FP conversion is expensive.  */
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :       if (get_attr_fp_int_src (dep_insn))</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :         cost += 5;</span>
<span class="lineNum">     331 </span>            : 
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :       memory = get_attr_memory (insn);</span>
<span class="lineNum">     333 </span>            : 
<span class="lineNum">     334 </span>            :       /* Show ability of reorder buffer to hide latency of load by executing
<span class="lineNum">     335 </span>            :          in parallel with previous instruction in case
<span class="lineNum">     336 </span>            :          previous instruction is not needed to compute the address.  */
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :       if ((memory == MEMORY_LOAD || memory == MEMORY_BOTH)</span>
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :           &amp;&amp; !ix86_agi_dependent (dep_insn, insn))</span>
<span class="lineNum">     339 </span>            :         {
<span class="lineNum">     340 </span>            :           /* Claim moves to take one cycle, as core can issue one load
<span class="lineNum">     341 </span>            :              at time and the next load can start cycle later.  */
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :           if (dep_insn_type == TYPE_IMOV</span>
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :               || dep_insn_type == TYPE_FMOV)</span>
<span class="lineNum">     344 </span>            :             cost = 1;
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :           else if (cost &gt; 2)</span>
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :             cost -= 2;</span>
<span class="lineNum">     347 </span>            :           else
<span class="lineNum">     348 </span>            :             cost = 1;
<span class="lineNum">     349 </span>            :         }
<span class="lineNum">     350 </span>            :       break;
<span class="lineNum">     351 </span>            : 
<span class="lineNum">     352 </span><span class="lineCov">       7370 :     case PROCESSOR_AMDFAM10:</span>
<span class="lineNum">     353 </span><span class="lineCov">       7370 :     case PROCESSOR_BDVER1:</span>
<span class="lineNum">     354 </span><span class="lineCov">       7370 :     case PROCESSOR_BDVER2:</span>
<span class="lineNum">     355 </span><span class="lineCov">       7370 :     case PROCESSOR_BDVER3:</span>
<span class="lineNum">     356 </span><span class="lineCov">       7370 :     case PROCESSOR_BDVER4:</span>
<span class="lineNum">     357 </span><span class="lineCov">       7370 :     case PROCESSOR_BTVER1:</span>
<span class="lineNum">     358 </span><span class="lineCov">       7370 :     case PROCESSOR_BTVER2:</span>
<span class="lineNum">     359 </span>            :       /* Stack engine allows to execute push&amp;pop instructions in parall.  */
<span class="lineNum">     360 </span><span class="lineCov">       7370 :       if ((insn_type == TYPE_PUSH || insn_type == TYPE_POP)</span>
<span class="lineNum">     361 </span><span class="lineCov">        250 :           &amp;&amp; (dep_insn_type == TYPE_PUSH || dep_insn_type == TYPE_POP))</span>
<span class="lineNum">     362 </span>            :         return 0;
<span class="lineNum">     363 </span>            :       /* FALLTHRU */
<span class="lineNum">     364 </span>            : 
<span class="lineNum">     365 </span><span class="lineCov">      58623 :     case PROCESSOR_ATHLON:</span>
<span class="lineNum">     366 </span><span class="lineCov">      58623 :     case PROCESSOR_K8:</span>
<span class="lineNum">     367 </span><span class="lineCov">      58623 :       memory = get_attr_memory (insn);</span>
<span class="lineNum">     368 </span>            : 
<span class="lineNum">     369 </span>            :       /* Show ability of reorder buffer to hide latency of load by executing
<span class="lineNum">     370 </span>            :          in parallel with previous instruction in case
<span class="lineNum">     371 </span>            :          previous instruction is not needed to compute the address.  */
<span class="lineNum">     372 </span><span class="lineCov">      58623 :       if ((memory == MEMORY_LOAD || memory == MEMORY_BOTH)</span>
<span class="lineNum">     373 </span><span class="lineCov">      58623 :           &amp;&amp; !ix86_agi_dependent (dep_insn, insn))</span>
<span class="lineNum">     374 </span>            :         {
<span class="lineNum">     375 </span><span class="lineCov">       7732 :           enum attr_unit unit = get_attr_unit (insn);</span>
<span class="lineNum">     376 </span><span class="lineCov">       7732 :           int loadcost = 3;</span>
<span class="lineNum">     377 </span>            : 
<span class="lineNum">     378 </span>            :           /* Because of the difference between the length of integer and
<span class="lineNum">     379 </span>            :              floating unit pipeline preparation stages, the memory operands
<span class="lineNum">     380 </span>            :              for floating point are cheaper.
<span class="lineNum">     381 </span>            : 
<span class="lineNum">     382 </span>            :              ??? For Athlon it the difference is most probably 2.  */
<span class="lineNum">     383 </span><span class="lineCov">       7732 :           if (unit == UNIT_INTEGER || unit == UNIT_UNKNOWN)</span>
<span class="lineNum">     384 </span>            :             loadcost = 3;
<span class="lineNum">     385 </span>            :           else
<span class="lineNum">     386 </span><span class="lineCov">       4591 :             loadcost = TARGET_ATHLON ? 2 : 0;</span>
<span class="lineNum">     387 </span>            : 
<span class="lineNum">     388 </span><span class="lineCov">       7732 :           if (cost &gt;= loadcost)</span>
<span class="lineNum">     389 </span><span class="lineCov">       5288 :             cost -= loadcost;</span>
<span class="lineNum">     390 </span>            :           else
<span class="lineNum">     391 </span>            :             cost = 0;
<span class="lineNum">     392 </span>            :         }
<span class="lineNum">     393 </span>            :       break;
<span class="lineNum">     394 </span>            : 
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :     case PROCESSOR_ZNVER1:</span>
<span class="lineNum">     396 </span>            :       /* Stack engine allows to execute push&amp;pop instructions in parall.  */
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :       if ((insn_type == TYPE_PUSH || insn_type == TYPE_POP)</span>
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :           &amp;&amp; (dep_insn_type == TYPE_PUSH || dep_insn_type == TYPE_POP))</span>
<span class="lineNum">     399 </span>            :         return 0;
<span class="lineNum">     400 </span>            : 
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :       memory = get_attr_memory (insn);</span>
<span class="lineNum">     402 </span>            : 
<span class="lineNum">     403 </span>            :       /* Show ability of reorder buffer to hide latency of load by executing
<span class="lineNum">     404 </span>            :          in parallel with previous instruction in case
<span class="lineNum">     405 </span>            :          previous instruction is not needed to compute the address.  */
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :       if ((memory == MEMORY_LOAD || memory == MEMORY_BOTH)</span>
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :           &amp;&amp; !ix86_agi_dependent (dep_insn, insn))</span>
<span class="lineNum">     408 </span>            :         {
<span class="lineNum">     409 </span><span class="lineNoCov">          0 :           enum attr_unit unit = get_attr_unit (insn);</span>
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :           int loadcost;</span>
<span class="lineNum">     411 </span>            : 
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :           if (unit == UNIT_INTEGER || unit == UNIT_UNKNOWN)</span>
<span class="lineNum">     413 </span>            :             loadcost = 4;
<span class="lineNum">     414 </span>            :           else
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :             loadcost = 7;</span>
<span class="lineNum">     416 </span>            : 
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :           if (cost &gt;= loadcost)</span>
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :             cost -= loadcost;</span>
<span class="lineNum">     419 </span>            :           else
<span class="lineNum">     420 </span>            :             cost = 0;
<span class="lineNum">     421 </span>            :         }
<span class="lineNum">     422 </span>            :       break;
<span class="lineNum">     423 </span>            : 
<span class="lineNum">     424 </span><span class="lineCov">   41361692 :     case PROCESSOR_CORE2:</span>
<span class="lineNum">     425 </span><span class="lineCov">   41361692 :     case PROCESSOR_NEHALEM:</span>
<span class="lineNum">     426 </span><span class="lineCov">   41361692 :     case PROCESSOR_SANDYBRIDGE:</span>
<span class="lineNum">     427 </span><span class="lineCov">   41361692 :     case PROCESSOR_HASWELL:</span>
<span class="lineNum">     428 </span><span class="lineCov">   41361692 :     case PROCESSOR_GENERIC:</span>
<span class="lineNum">     429 </span>            :       /* Stack engine allows to execute push&amp;pop instructions in parall.  */
<span class="lineNum">     430 </span><span class="lineCov">   41361692 :       if ((insn_type == TYPE_PUSH || insn_type == TYPE_POP)</span>
<span class="lineNum">     431 </span><span class="lineCov">    9238451 :           &amp;&amp; (dep_insn_type == TYPE_PUSH || dep_insn_type == TYPE_POP))</span>
<span class="lineNum">     432 </span>            :         return 0;
<span class="lineNum">     433 </span>            : 
<span class="lineNum">     434 </span><span class="lineCov">   35081813 :       memory = get_attr_memory (insn);</span>
<span class="lineNum">     435 </span>            : 
<span class="lineNum">     436 </span>            :       /* Show ability of reorder buffer to hide latency of load by executing
<span class="lineNum">     437 </span>            :          in parallel with previous instruction in case
<span class="lineNum">     438 </span>            :          previous instruction is not needed to compute the address.  */
<span class="lineNum">     439 </span><span class="lineCov">   35081813 :       if ((memory == MEMORY_LOAD || memory == MEMORY_BOTH)</span>
<span class="lineNum">     440 </span><span class="lineCov">   35081813 :           &amp;&amp; !ix86_agi_dependent (dep_insn, insn))</span>
<span class="lineNum">     441 </span>            :         {
<span class="lineNum">     442 </span><span class="lineCov">    4584996 :           if (cost &gt;= 4)</span>
<span class="lineNum">     443 </span><span class="lineCov">     174914 :             cost -= 4;</span>
<span class="lineNum">     444 </span>            :           else
<span class="lineNum">     445 </span>            :             cost = 0;
<span class="lineNum">     446 </span>            :         }
<span class="lineNum">     447 </span>            :       break;
<span class="lineNum">     448 </span>            : 
<span class="lineNum">     449 </span><span class="lineCov">      12331 :     case PROCESSOR_SILVERMONT:</span>
<span class="lineNum">     450 </span><span class="lineCov">      12331 :     case PROCESSOR_KNL:</span>
<span class="lineNum">     451 </span><span class="lineCov">      12331 :     case PROCESSOR_KNM:</span>
<span class="lineNum">     452 </span><span class="lineCov">      12331 :     case PROCESSOR_INTEL:</span>
<span class="lineNum">     453 </span><span class="lineCov">      12331 :       if (!reload_completed)</span>
<span class="lineNum">     454 </span>            :         return cost;
<span class="lineNum">     455 </span>            : 
<span class="lineNum">     456 </span>            :       /* Increase cost of integer loads.  */
<span class="lineNum">     457 </span><span class="lineCov">      12331 :       memory = get_attr_memory (dep_insn);</span>
<span class="lineNum">     458 </span><span class="lineCov">      12331 :       if (memory == MEMORY_LOAD || memory == MEMORY_BOTH)</span>
<span class="lineNum">     459 </span>            :         {
<span class="lineNum">     460 </span><span class="lineCov">       3778 :           enum attr_unit unit = get_attr_unit (dep_insn);</span>
<span class="lineNum">     461 </span><span class="lineCov">       3778 :           if (unit == UNIT_INTEGER &amp;&amp; cost == 1)</span>
<span class="lineNum">     462 </span>            :             {
<span class="lineNum">     463 </span><span class="lineCov">       2143 :               if (memory == MEMORY_LOAD)</span>
<span class="lineNum">     464 </span>            :                 cost = 3;
<span class="lineNum">     465 </span>            :               else
<span class="lineNum">     466 </span>            :                 {
<span class="lineNum">     467 </span>            :                   /* Increase cost of ld/st for short int types only
<span class="lineNum">     468 </span>            :                      because of store forwarding issue.  */
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :                   rtx set = single_set (dep_insn);</span>
<span class="lineNum">     470 </span><span class="lineNoCov">          0 :                   if (set &amp;&amp; (GET_MODE (SET_DEST (set)) == QImode</span>
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :                               || GET_MODE (SET_DEST (set)) == HImode))</span>
<span class="lineNum">     472 </span>            :                     {
<span class="lineNum">     473 </span>            :                       /* Increase cost of store/load insn if exact
<span class="lineNum">     474 </span>            :                          dependence exists and it is load insn.  */
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :                       enum attr_memory insn_memory = get_attr_memory (insn);</span>
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :                       if (insn_memory == MEMORY_LOAD</span>
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :                           &amp;&amp; exact_store_load_dependency (dep_insn, insn))</span>
<span class="lineNum">     478 </span>            :                         cost = 3;
<span class="lineNum">     479 </span>            :                     }
<span class="lineNum">     480 </span>            :                 }
<span class="lineNum">     481 </span>            :             }
<span class="lineNum">     482 </span>            :         }
<span class="lineNum">     483 </span>            : 
<span class="lineNum">     484 </span>            :     default:
<span class="lineNum">     485 </span>            :       break;
<span class="lineNum">     486 </span>            :     }
<span class="lineNum">     487 </span>            : 
<span class="lineNum">     488 </span>            :   return cost;
<span class="lineNum">     489 </span>            : }
<span class="lineNum">     490 </span>            : 
<span class="lineNum">     491 </span>            : /* How many alternative schedules to try.  This should be as wide as the
<span class="lineNum">     492 </span>            :    scheduling freedom in the DFA, but no wider.  Making this value too
<span class="lineNum">     493 </span>            :    large results extra work for the scheduler.  */
<a name="494"><span class="lineNum">     494 </span>            : </a>
<span class="lineNum">     495 </span>            : int
<span class="lineNum">     496 </span><span class="lineCov">     584220 : ia32_multipass_dfa_lookahead (void)</span>
<span class="lineNum">     497 </span>            : {
<span class="lineNum">     498 </span>            :   /* Generally, we want haifa-sched:max_issue() to look ahead as far
<span class="lineNum">     499 </span>            :      as many instructions can be executed on a cycle, i.e.,
<span class="lineNum">     500 </span>            :      issue_rate.  */
<span class="lineNum">     501 </span><span class="lineCov">     584220 :   if (reload_completed)</span>
<span class="lineNum">     502 </span><span class="lineCov">     583986 :     return ix86_issue_rate ();</span>
<span class="lineNum">     503 </span>            :   /* Don't use lookahead for pre-reload schedule to save compile time.  */
<span class="lineNum">     504 </span>            :   return 0;
<span class="lineNum">     505 </span>            : }
<span class="lineNum">     506 </span>            : 
<span class="lineNum">     507 </span>            : /* Return true if target platform supports macro-fusion.  */
<a name="508"><span class="lineNum">     508 </span>            : </a>
<span class="lineNum">     509 </span>            : bool
<span class="lineNum">     510 </span><span class="lineCov">   61439895 : ix86_macro_fusion_p ()</span>
<span class="lineNum">     511 </span>            : {
<span class="lineNum">     512 </span><span class="lineCov">   61439895 :   return TARGET_FUSE_CMP_AND_BRANCH;</span>
<span class="lineNum">     513 </span>            : }
<span class="lineNum">     514 </span>            : 
<span class="lineNum">     515 </span>            : /* Check whether current microarchitecture support macro fusion
<span class="lineNum">     516 </span>            :    for insn pair &quot;CONDGEN + CONDJMP&quot;. Refer to
<span class="lineNum">     517 </span>            :    &quot;Intel Architectures Optimization Reference Manual&quot;. */
<a name="518"><span class="lineNum">     518 </span>            : </a>
<span class="lineNum">     519 </span>            : bool
<span class="lineNum">     520 </span><span class="lineCov">   26528727 : ix86_macro_fusion_pair_p (rtx_insn *condgen, rtx_insn *condjmp)</span>
<span class="lineNum">     521 </span>            : {
<span class="lineNum">     522 </span><span class="lineCov">   26528727 :   rtx src, dest;</span>
<span class="lineNum">     523 </span><span class="lineCov">   26528727 :   enum rtx_code ccode;</span>
<span class="lineNum">     524 </span><span class="lineCov">   26528727 :   rtx compare_set = NULL_RTX, test_if, cond;</span>
<span class="lineNum">     525 </span><span class="lineCov">   26528727 :   rtx alu_set = NULL_RTX, addr = NULL_RTX;</span>
<span class="lineNum">     526 </span>            : 
<span class="lineNum">     527 </span><span class="lineCov">   26528727 :   if (!any_condjump_p (condjmp))</span>
<span class="lineNum">     528 </span>            :     return false;
<span class="lineNum">     529 </span>            : 
<span class="lineNum">     530 </span><span class="lineCov">    2680569 :   unsigned int condreg1, condreg2;</span>
<span class="lineNum">     531 </span><span class="lineCov">    2680569 :   rtx cc_reg_1;</span>
<span class="lineNum">     532 </span><span class="lineCov">    2680569 :   targetm.fixed_condition_code_regs (&amp;condreg1, &amp;condreg2);</span>
<span class="lineNum">     533 </span><span class="lineCov">    2680569 :   cc_reg_1 = gen_rtx_REG (CCmode, condreg1);</span>
<span class="lineNum">     534 </span><span class="lineCov">    5361138 :   if (!reg_referenced_p (cc_reg_1, PATTERN (condjmp))</span>
<span class="lineNum">     535 </span><span class="lineCov">    2680569 :       || !condgen</span>
<span class="lineNum">     536 </span><span class="lineCov">    5361138 :       || !modified_in_p (cc_reg_1, condgen))</span>
<span class="lineNum">     537 </span><span class="lineCov">     146774 :     return false;</span>
<span class="lineNum">     538 </span>            : 
<span class="lineNum">     539 </span><span class="lineCov">    2533795 :   if (get_attr_type (condgen) != TYPE_TEST</span>
<span class="lineNum">     540 </span><span class="lineCov">    1662328 :       &amp;&amp; get_attr_type (condgen) != TYPE_ICMP</span>
<span class="lineNum">     541 </span><span class="lineCov">     274968 :       &amp;&amp; get_attr_type (condgen) != TYPE_INCDEC</span>
<span class="lineNum">     542 </span><span class="lineCov">    2805323 :       &amp;&amp; get_attr_type (condgen) != TYPE_ALU)</span>
<span class="lineNum">     543 </span>            :     return false;
<span class="lineNum">     544 </span>            : 
<span class="lineNum">     545 </span><span class="lineCov">    2367683 :   compare_set = single_set (condgen);</span>
<span class="lineNum">     546 </span><span class="lineCov">    2367683 :   if (compare_set == NULL_RTX</span>
<span class="lineNum">     547 </span><span class="lineCov">      41551 :       &amp;&amp; !TARGET_FUSE_ALU_AND_BRANCH)</span>
<span class="lineNum">     548 </span>            :     return false;
<span class="lineNum">     549 </span>            : 
<span class="lineNum">     550 </span><span class="lineCov">    2367672 :   if (compare_set == NULL_RTX)</span>
<span class="lineNum">     551 </span>            :     {
<span class="lineNum">     552 </span><span class="lineCov">      41540 :       int i;</span>
<span class="lineNum">     553 </span><span class="lineCov">      41540 :       rtx pat = PATTERN (condgen);</span>
<span class="lineNum">     554 </span><span class="lineCov">     124620 :       for (i = 0; i &lt; XVECLEN (pat, 0); i++)</span>
<span class="lineNum">     555 </span><span class="lineCov">      83080 :         if (GET_CODE (XVECEXP (pat, 0, i)) == SET)</span>
<span class="lineNum">     556 </span>            :           {
<span class="lineNum">     557 </span><span class="lineCov">      83080 :             rtx set_src = SET_SRC (XVECEXP (pat, 0, i));</span>
<span class="lineNum">     558 </span><span class="lineCov">      83080 :             if (GET_CODE (set_src) == COMPARE)</span>
<span class="lineNum">     559 </span>            :               compare_set = XVECEXP (pat, 0, i);
<span class="lineNum">     560 </span>            :             else
<span class="lineNum">     561 </span><span class="lineCov">      45830 :               alu_set = XVECEXP (pat, 0, i);</span>
<span class="lineNum">     562 </span>            :           }
<span class="lineNum">     563 </span>            :     }
<span class="lineNum">     564 </span><span class="lineCov">    2367672 :   if (compare_set == NULL_RTX)</span>
<span class="lineNum">     565 </span>            :     return false;
<span class="lineNum">     566 </span><span class="lineCov">    2363382 :   src = SET_SRC (compare_set);</span>
<span class="lineNum">     567 </span><span class="lineCov">    2363382 :   if (GET_CODE (src) != COMPARE)</span>
<span class="lineNum">     568 </span>            :     return false;
<span class="lineNum">     569 </span>            : 
<span class="lineNum">     570 </span>            :   /* Macro-fusion for cmp/test MEM-IMM + conditional jmp is not
<span class="lineNum">     571 </span>            :      supported.  */
<span class="lineNum">     572 </span><span class="lineCov">    2357797 :   if ((MEM_P (XEXP (src, 0))</span>
<span class="lineNum">     573 </span><span class="lineCov">     335756 :        &amp;&amp; CONST_INT_P (XEXP (src, 1)))</span>
<span class="lineNum">     574 </span><span class="lineCov">    2164402 :       || (MEM_P (XEXP (src, 1))</span>
<span class="lineNum">     575 </span><span class="lineCov">     218842 :           &amp;&amp; CONST_INT_P (XEXP (src, 0))))</span>
<span class="lineNum">     576 </span>            :     return false;
<span class="lineNum">     577 </span>            : 
<span class="lineNum">     578 </span>            :   /* No fusion for RIP-relative address.  */
<span class="lineNum">     579 </span><span class="lineCov">    2164402 :   if (MEM_P (XEXP (src, 0)))</span>
<span class="lineNum">     580 </span><span class="lineCov">     142361 :     addr = XEXP (XEXP (src, 0), 0);</span>
<span class="lineNum">     581 </span><span class="lineCov">    2022041 :   else if (MEM_P (XEXP (src, 1)))</span>
<span class="lineNum">     582 </span><span class="lineCov">     218842 :     addr = XEXP (XEXP (src, 1), 0);</span>
<span class="lineNum">     583 </span>            : 
<span class="lineNum">     584 </span><span class="lineCov">     361203 :   if (addr) {</span>
<span class="lineNum">     585 </span><span class="lineCov">     361203 :     ix86_address parts;</span>
<span class="lineNum">     586 </span><span class="lineCov">     361203 :     int ok = ix86_decompose_address (addr, &amp;parts);</span>
<span class="lineNum">     587 </span><span class="lineCov">     361203 :     gcc_assert (ok);</span>
<span class="lineNum">     588 </span>            : 
<span class="lineNum">     589 </span><span class="lineCov">     361203 :     if (ix86_rip_relative_addr_p (&amp;parts))</span>
<span class="lineNum">     590 </span><span class="lineCov">      15314 :       return false;</span>
<span class="lineNum">     591 </span>            :   }
<span class="lineNum">     592 </span>            : 
<span class="lineNum">     593 </span><span class="lineCov">    2149088 :   test_if = SET_SRC (pc_set (condjmp));</span>
<span class="lineNum">     594 </span><span class="lineCov">    2149088 :   cond = XEXP (test_if, 0);</span>
<span class="lineNum">     595 </span><span class="lineCov">    2149088 :   ccode = GET_CODE (cond);</span>
<span class="lineNum">     596 </span>            :   /* Check whether conditional jump use Sign or Overflow Flags.  */
<span class="lineNum">     597 </span><span class="lineCov">    2149088 :   if (!TARGET_FUSE_CMP_AND_BRANCH_SOFLAGS</span>
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :       &amp;&amp; (ccode == GE</span>
<span class="lineNum">     599 </span>            :           || ccode == GT
<span class="lineNum">     600 </span>            :           || ccode == LE
<span class="lineNum">     601 </span><span class="lineNoCov">          0 :           || ccode == LT))</span>
<span class="lineNum">     602 </span>            :     return false;
<span class="lineNum">     603 </span>            : 
<span class="lineNum">     604 </span>            :   /* Return true for TYPE_TEST and TYPE_ICMP.  */
<span class="lineNum">     605 </span><span class="lineCov">    2149088 :   if (get_attr_type (condgen) == TYPE_TEST</span>
<span class="lineNum">     606 </span><span class="lineCov">    2149088 :       || get_attr_type (condgen) == TYPE_ICMP)</span>
<span class="lineNum">     607 </span><span class="lineCov">    2050118 :     return true;</span>
<span class="lineNum">     608 </span>            : 
<span class="lineNum">     609 </span>            :   /* The following is the case that macro-fusion for alu + jmp.  */
<span class="lineNum">     610 </span><span class="lineCov">      98970 :   if (!TARGET_FUSE_ALU_AND_BRANCH || !alu_set)</span>
<span class="lineNum">     611 </span>            :     return false;
<span class="lineNum">     612 </span>            : 
<span class="lineNum">     613 </span>            :   /* No fusion for alu op with memory destination operand.  */
<span class="lineNum">     614 </span><span class="lineCov">      37250 :   dest = SET_DEST (alu_set);</span>
<span class="lineNum">     615 </span><span class="lineCov">      37250 :   if (MEM_P (dest))</span>
<span class="lineNum">     616 </span>            :     return false;
<span class="lineNum">     617 </span>            : 
<span class="lineNum">     618 </span>            :   /* Macro-fusion for inc/dec + unsigned conditional jump is not
<span class="lineNum">     619 </span>            :      supported.  */
<span class="lineNum">     620 </span><span class="lineCov">      35891 :   if (get_attr_type (condgen) == TYPE_INCDEC</span>
<span class="lineNum">     621 </span><span class="lineCov">      35891 :       &amp;&amp; (ccode == GEU</span>
<span class="lineNum">     622 </span>            :           || ccode == GTU
<span class="lineNum">     623 </span>            :           || ccode == LEU
<span class="lineNum">     624 </span><span class="lineCov">        721 :           || ccode == LTU))</span>
<span class="lineNum">     625 </span><span class="lineNoCov">          0 :     return false;</span>
<span class="lineNum">     626 </span>            : 
<span class="lineNum">     627 </span>            :   return true;
<span class="lineNum">     628 </span>            : }
<span class="lineNum">     629 </span>            : 
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.0</a></td></tr>
  </table>
  <br>
<h3>LCOV profile is generated on x86_64 machine using following configure options: configure --disable-bootstrap --enable-coverage=opt --enable-languages=c,c++,fortran,go,jit,lto --enable-host-shared. GCC test suite is run with the built compiler.</h3></body></html>
