<html><head><meta charset="UTF-8"><title>Documentation for project SweRV</title><style type="text/css">html {
  width: 100%;
}

h1 {
  font-size: 2.3em;
}
h2 {
  font-size: 2em;
}
h3 {
  font-size: 1.7em;
}
h4 {
  font-size: 1.4em;
  margin-top: 1em;
  margin-bottom: 1em;
}
h5 {
  font-size: 1.1em;
  margin-top: 0.8em;
  margin-bottom: 0.8em;
}

table {
  border-collapse: collapse;
  border-spacing: 0;
}

table,
th,
td {
  border: solid 1px black;
}

table thead,
table tfoot,
.vertical-table > tbody th {
  background: rgb(230, 230, 230);
  font-weight: bold;
}

table tr th,
table tr td {
  padding: 0.5625em 0.625em;
  font-size: inherit;
  color: black;
}

tr td,
.vertical-table tr th {
  vertical-align: top;
}
tr th {
  text-align: left;
}

/* prevent margin around comments */

tr td p:first-of-type {
  margin-top: 0;
}
tr td p:last-of-type {
  margin-bottom: 0;
}

/* center images */

svg,
img,
iframe {
  display: block;
  margin-left: auto;
  margin-right: auto;
}

svg,
img {
  max-width: 100%;
  height: auto;
}

iframe {
  width: 100%;
  height: 100%;
}
table { margin: 0 auto; }</style><script>function resizeIframe(obj) {    obj.style.height = obj.contentWindow.document.body.scrollHeight + 15 + 'px';}</script></head><body><h1 class="title">Documentation for project SweRV</h1><p class="sub">Generated by Sigasi 4.14.0.202112031056</p><p id="revision">Revision 2021-12-07</p><h2 id="toc">Table of Contents</h2><ul><li><a href="#design_units">Design Units</a></li><ul><li>Module <a href="#platform:resourceSweRVlibahb_to_axi4.svid1-17v">ahb&#8203;_to&#8203;_axi4</a></li><ul><li><a href="#platform:resourceSweRVlibahb_to_axi4.svid1-17v.description">Description</a></li><li><a href="#platform:resourceSweRVlibahb_to_axi4.svid1-17v.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlibahb_to_axi4.svid1-17v.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibahb_to_axi4.svid1-17v.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVlibahb_to_axi4.svid1-17v.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibahb_to_axi4.svid1-17v.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibaxi4_to_ahb.svid1-2qa">axi4&#8203;_to&#8203;_ahb</a></li><ul><li><a href="#platform:resourceSweRVlibaxi4_to_ahb.svid1-2qa.description">Description</a></li><li><a href="#platform:resourceSweRVlibaxi4_to_ahb.svid1-2qa.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlibaxi4_to_ahb.svid1-2qa.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibaxi4_to_ahb.svid1-2qa.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVlibaxi4_to_ahb.svid1-2qa.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibaxi4_to_ahb.svid1-2qa.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid5n-6v">clockhdr</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svid5n-6v.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid5n-6v.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid5n-6v.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVpic_ctrl.svid2e5-2ht">cmp&#8203;_and&#8203;_mux</a></li><ul><li><a href="#platform:resourceSweRVpic_ctrl.svid2e5-2ht.description">Description</a></li><li><a href="#platform:resourceSweRVpic_ctrl.svid2e5-2ht.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVpic_ctrl.svid2e5-2ht.ports">Ports</a></li><li><a href="#platform:resourceSweRVpic_ctrl.svid2e5-2ht.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVpic_ctrl.svid2hu-2jq">configurable&#8203;_gw</a></li><ul><li><a href="#platform:resourceSweRVpic_ctrl.svid2hu-2jq.description">Description</a></li><li><a href="#platform:resourceSweRVpic_ctrl.svid2hu-2jq.ports">Ports</a></li><li><a href="#platform:resourceSweRVpic_ctrl.svid2hu-2jq.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVpic_ctrl.svid2hu-2jq.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVincludeglobal.hid1-3hg">dbg</a></li><ul><li><a href="#platform:resourceSweRVincludeglobal.hid1-3hg.description">Description</a></li><li><a href="#platform:resourceSweRVincludeglobal.hid1-3hg.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVincludeglobal.hid1-3hg.ports">Ports</a></li><li><a href="#platform:resourceSweRVincludeglobal.hid1-3hg.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVincludeglobal.hid1-3hg.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVincludeglobal.hid1-3hg.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVdecdec.svid1-19x">dec</a></li><ul><li><a href="#platform:resourceSweRVdecdec.svid1-19x.description">Description</a></li><li><a href="#platform:resourceSweRVdecdec.svid1-19x.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVdecdec.svid1-19x.ports">Ports</a></li><li><a href="#platform:resourceSweRVdecdec.svid1-19x.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVdecdec.svid1-19x.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVdecdec_decode_ctl.sviddek-gmo">dec&#8203;_dec&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRVdecdec_decode_ctl.sviddek-gmo.ports">Ports</a></li><li><a href="#platform:resourceSweRVdecdec_decode_ctl.sviddek-gmo.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVdecdec_decode_ctl.svid1-dej">dec&#8203;_decode&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRVdecdec_decode_ctl.svid1-dej.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVdecdec_decode_ctl.svid1-dej.ports">Ports</a></li><li><a href="#platform:resourceSweRVdecdec_decode_ctl.svid1-dej.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVdecdec_decode_ctl.svid1-dej.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVdecdec_decode_ctl.svid1-dej.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVdecdec_gpr_ctl.svid1-lm">dec&#8203;_gpr&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRVdecdec_gpr_ctl.svid1-lm.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVdecdec_gpr_ctl.svid1-lm.ports">Ports</a></li><li><a href="#platform:resourceSweRVdecdec_gpr_ctl.svid1-lm.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVdecdec_gpr_ctl.svid1-lm.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVdecdec_gpr_ctl.svid1-lm.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVdecdec_ib_ctl.svid1-25x">dec&#8203;_ib&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRVdecdec_ib_ctl.svid1-25x.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVdecdec_ib_ctl.svid1-25x.ports">Ports</a></li><li><a href="#platform:resourceSweRVdecdec_ib_ctl.svid1-25x.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVdecdec_ib_ctl.svid1-25x.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVdecdec_tlu_ctl.svid1-cpc">dec&#8203;_tlu&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRVdecdec_tlu_ctl.svid1-cpc.description">Description</a></li><li><a href="#platform:resourceSweRVdecdec_tlu_ctl.svid1-cpc.ports">Ports</a></li><li><a href="#platform:resourceSweRVdecdec_tlu_ctl.svid1-cpc.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVdecdec_tlu_ctl.svid1-cpc.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVdecdec_trigger.svid1-7y">dec&#8203;_trigger</a></li><ul><li><a href="#platform:resourceSweRVdecdec_trigger.svid1-7y.description">Description</a></li><li><a href="#platform:resourceSweRVdecdec_trigger.svid1-7y.ports">Ports</a></li><li><a href="#platform:resourceSweRVdecdec_trigger.svid1-7y.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVdma_ctrl.svid1-3wk">dma&#8203;_ctrl</a></li><ul><li><a href="#platform:resourceSweRVdma_ctrl.svid1-3wk.description">Description</a></li><li><a href="#platform:resourceSweRVdma_ctrl.svid1-3wk.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVdma_ctrl.svid1-3wk.ports">Ports</a></li><li><a href="#platform:resourceSweRVdma_ctrl.svid1-3wk.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVdma_ctrl.svid1-3wk.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVdma_ctrl.svid1-3wk.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVdmidmi_jtag_to_core_sync.vid1-34">dmi&#8203;_jtag&#8203;_to&#8203;_core&#8203;_sync</a></li><ul><li><a href="#platform:resourceSweRVdmidmi_jtag_to_core_sync.vid1-34.ports">Ports</a></li><li><a href="#platform:resourceSweRVdmidmi_jtag_to_core_sync.vid1-34.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVdmidmi_jtag_to_core_sync.vid1-34.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVdmidmi_wrapper.vid1-4a">dmi&#8203;_wrapper</a></li><ul><li><a href="#platform:resourceSweRVdmidmi_wrapper.vid1-4a.ports">Ports</a></li><li><a href="#platform:resourceSweRVdmidmi_wrapper.vid1-4a.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVdmidmi_wrapper.vid1-4a.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVexuexu.svid1-3ow">exu</a></li><ul><li><a href="#platform:resourceSweRVexuexu.svid1-3ow.description">Description</a></li><li><a href="#platform:resourceSweRVexuexu.svid1-3ow.ports">Ports</a></li><li><a href="#platform:resourceSweRVexuexu.svid1-3ow.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVexuexu.svid1-3ow.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVexuexu.svid1-3ow.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVexuexu_alu_ctl.svid1-wb">exu&#8203;_alu&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRVexuexu_alu_ctl.svid1-wb.description">Description</a></li><li><a href="#platform:resourceSweRVexuexu_alu_ctl.svid1-wb.ports">Ports</a></li><li><a href="#platform:resourceSweRVexuexu_alu_ctl.svid1-wb.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVexuexu_alu_ctl.svid1-wb.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVexuexu_alu_ctl.svid1-wb.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVexuexu_div_ctl.svid1-282">exu&#8203;_div&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRVexuexu_div_ctl.svid1-282.description">Description</a></li><li><a href="#platform:resourceSweRVexuexu_div_ctl.svid1-282.ports">Ports</a></li><li><a href="#platform:resourceSweRVexuexu_div_ctl.svid1-282.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVexuexu_div_ctl.svid1-282.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVexuexu_mul_ctl.svid1-gs">exu&#8203;_mul&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRVexuexu_mul_ctl.svid1-gs.description">Description</a></li><li><a href="#platform:resourceSweRVexuexu_mul_ctl.svid1-gs.ports">Ports</a></li><li><a href="#platform:resourceSweRVexuexu_mul_ctl.svid1-gs.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVexuexu_mul_ctl.svid1-gs.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVifuifu_ic_mem.svid9f-15h">IC&#8203;_DATA</a></li><ul><li><a href="#platform:resourceSweRVifuifu_ic_mem.svid9f-15h.description">Description</a></li><li><a href="#platform:resourceSweRVifuifu_ic_mem.svid9f-15h.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVifuifu_ic_mem.svid9f-15h.ports">Ports</a></li><li><a href="#platform:resourceSweRVifuifu_ic_mem.svid9f-15h.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVifuifu_ic_mem.svid9f-15h.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVifuifu_ic_mem.svid15i-1vj">IC&#8203;_TAG</a></li><ul><li><a href="#platform:resourceSweRVifuifu_ic_mem.svid15i-1vj.description">Description</a></li><li><a href="#platform:resourceSweRVifuifu_ic_mem.svid15i-1vj.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVifuifu_ic_mem.svid15i-1vj.ports">Ports</a></li><li><a href="#platform:resourceSweRVifuifu_ic_mem.svid15i-1vj.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVifuifu_ic_mem.svid15i-1vj.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVifuifu.svid1-n7">ifu</a></li><ul><li><a href="#platform:resourceSweRVifuifu.svid1-n7.description">Description</a></li><li><a href="#platform:resourceSweRVifuifu.svid1-n7.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVifuifu.svid1-n7.ports">Ports</a></li><li><a href="#platform:resourceSweRVifuifu.svid1-n7.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVifuifu.svid1-n7.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVifuifu_aln_ctl.svid1-7uc">ifu&#8203;_aln&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRVifuifu_aln_ctl.svid1-7uc.description">Description</a></li><li><a href="#platform:resourceSweRVifuifu_aln_ctl.svid1-7uc.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVifuifu_aln_ctl.svid1-7uc.ports">Ports</a></li><li><a href="#platform:resourceSweRVifuifu_aln_ctl.svid1-7uc.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVifuifu_aln_ctl.svid1-7uc.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVifuifu_aln_ctl.svid1-7uc.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVifuifu_bp_ctl.svid1-850">ifu&#8203;_bp&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRVifuifu_bp_ctl.svid1-850.description">Description</a></li><li><a href="#platform:resourceSweRVifuifu_bp_ctl.svid1-850.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVifuifu_bp_ctl.svid1-850.ports">Ports</a></li><li><a href="#platform:resourceSweRVifuifu_bp_ctl.svid1-850.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVifuifu_bp_ctl.svid1-850.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVifuifu_bp_ctl.svid1-850.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVifuifu_compress_ctl.svid1-3dk">ifu&#8203;_compress&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRVifuifu_compress_ctl.svid1-3dk.ports">Ports</a></li><li><a href="#platform:resourceSweRVifuifu_compress_ctl.svid1-3dk.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVifuifu_ic_mem.svid1-9e">ifu&#8203;_ic&#8203;_mem</a></li><ul><li><a href="#platform:resourceSweRVifuifu_ic_mem.svid1-9e.description">Description</a></li><li><a href="#platform:resourceSweRVifuifu_ic_mem.svid1-9e.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVifuifu_ic_mem.svid1-9e.ports">Ports</a></li><li><a href="#platform:resourceSweRVifuifu_ic_mem.svid1-9e.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVifuifu_ic_mem.svid1-9e.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVifuifu_iccm_mem.svid1-rb">ifu&#8203;_iccm&#8203;_mem</a></li><ul><li><a href="#platform:resourceSweRVifuifu_iccm_mem.svid1-rb.description">Description</a></li><li><a href="#platform:resourceSweRVifuifu_iccm_mem.svid1-rb.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVifuifu_iccm_mem.svid1-rb.ports">Ports</a></li><li><a href="#platform:resourceSweRVifuifu_iccm_mem.svid1-rb.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVifuifu_ifc_ctl.svid1-114">ifu&#8203;_ifc&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRVifuifu_ifc_ctl.svid1-114.description">Description</a></li><li><a href="#platform:resourceSweRVifuifu_ifc_ctl.svid1-114.ports">Ports</a></li><li><a href="#platform:resourceSweRVifuifu_ifc_ctl.svid1-114.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVifuifu_ifc_ctl.svid1-114.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVifuifu_mem_ctl.svid1-60a">ifu&#8203;_mem&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRVifuifu_mem_ctl.svid1-60a.description">Description</a></li><li><a href="#platform:resourceSweRVifuifu_mem_ctl.svid1-60a.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVifuifu_mem_ctl.svid1-60a.ports">Ports</a></li><li><a href="#platform:resourceSweRVifuifu_mem_ctl.svid1-60a.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVifuifu_mem_ctl.svid1-60a.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVifuifu_mem_ctl.svid1-60a.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlsulsu.svid1-1fr">lsu</a></li><ul><li><a href="#platform:resourceSweRVlsulsu.svid1-1fr.description">Description</a></li><li><a href="#platform:resourceSweRVlsulsu.svid1-1fr.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlsulsu.svid1-1fr.ports">Ports</a></li><li><a href="#platform:resourceSweRVlsulsu.svid1-1fr.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVlsulsu.svid1-1fr.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlsulsu_addrcheck.svid1-tb">lsu&#8203;_addrcheck</a></li><ul><li><a href="#platform:resourceSweRVlsulsu_addrcheck.svid1-tb.description">Description</a></li><li><a href="#platform:resourceSweRVlsulsu_addrcheck.svid1-tb.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlsulsu_addrcheck.svid1-tb.ports">Ports</a></li><li><a href="#platform:resourceSweRVlsulsu_addrcheck.svid1-tb.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVlsulsu_addrcheck.svid1-tb.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlsulsu_bus_buffer.svid2g-6nx">lsu&#8203;_bus&#8203;_buffer</a></li><ul><li><a href="#platform:resourceSweRVlsulsu_bus_buffer.svid2g-6nx.description">Description</a></li><li><a href="#platform:resourceSweRVlsulsu_bus_buffer.svid2g-6nx.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlsulsu_bus_buffer.svid2g-6nx.ports">Ports</a></li><li><a href="#platform:resourceSweRVlsulsu_bus_buffer.svid2g-6nx.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVlsulsu_bus_buffer.svid2g-6nx.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlsulsu_bus_buffer.svid2g-6nx.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlsulsu_bus_intf.svid1-2el">lsu&#8203;_bus&#8203;_intf</a></li><ul><li><a href="#platform:resourceSweRVlsulsu_bus_intf.svid1-2el.description">Description</a></li><li><a href="#platform:resourceSweRVlsulsu_bus_intf.svid1-2el.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlsulsu_bus_intf.svid1-2el.ports">Ports</a></li><li><a href="#platform:resourceSweRVlsulsu_bus_intf.svid1-2el.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVlsulsu_bus_intf.svid1-2el.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlsulsu_bus_intf.svid1-2el.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlsulsu_clkdomain.svid1-rv">lsu&#8203;_clkdomain</a></li><ul><li><a href="#platform:resourceSweRVlsulsu_clkdomain.svid1-rv.ports">Ports</a></li><li><a href="#platform:resourceSweRVlsulsu_clkdomain.svid1-rv.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVlsulsu_clkdomain.svid1-rv.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlsulsu_dccm_ctl.svid1-151">lsu&#8203;_dccm&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRVlsulsu_dccm_ctl.svid1-151.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlsulsu_dccm_ctl.svid1-151.ports">Ports</a></li><li><a href="#platform:resourceSweRVlsulsu_dccm_ctl.svid1-151.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVlsulsu_dccm_ctl.svid1-151.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlsulsu_dccm_mem.svid1-k4">lsu&#8203;_dccm&#8203;_mem</a></li><ul><li><a href="#platform:resourceSweRVlsulsu_dccm_mem.svid1-k4.description">Description</a></li><li><a href="#platform:resourceSweRVlsulsu_dccm_mem.svid1-k4.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlsulsu_dccm_mem.svid1-k4.ports">Ports</a></li><li><a href="#platform:resourceSweRVlsulsu_dccm_mem.svid1-k4.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVlsulsu_dccm_mem.svid1-k4.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlsulsu_ecc.svid1-rf">lsu&#8203;_ecc</a></li><ul><li><a href="#platform:resourceSweRVlsulsu_ecc.svid1-rf.description">Description</a></li><li><a href="#platform:resourceSweRVlsulsu_ecc.svid1-rf.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlsulsu_ecc.svid1-rf.ports">Ports</a></li><li><a href="#platform:resourceSweRVlsulsu_ecc.svid1-rf.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlsulsu_lsc_ctl.svid1-230">lsu&#8203;_lsc&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRVlsulsu_lsc_ctl.svid1-230.description">Description</a></li><li><a href="#platform:resourceSweRVlsulsu_lsc_ctl.svid1-230.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlsulsu_lsc_ctl.svid1-230.ports">Ports</a></li><li><a href="#platform:resourceSweRVlsulsu_lsc_ctl.svid1-230.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVlsulsu_lsc_ctl.svid1-230.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlsulsu_lsc_ctl.svid1-230.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlsulsu_stbuf.svid1-2zc">lsu&#8203;_stbuf</a></li><ul><li><a href="#platform:resourceSweRVlsulsu_stbuf.svid1-2zc.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlsulsu_stbuf.svid1-2zc.ports">Ports</a></li><li><a href="#platform:resourceSweRVlsulsu_stbuf.svid1-2zc.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVlsulsu_stbuf.svid1-2zc.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlsulsu_stbuf.svid1-2zc.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlsulsu_trigger.svid1-7d">lsu&#8203;_trigger</a></li><ul><li><a href="#platform:resourceSweRVlsulsu_trigger.svid1-7d.description">Description</a></li><li><a href="#platform:resourceSweRVlsulsu_trigger.svid1-7d.ports">Ports</a></li><li><a href="#platform:resourceSweRVlsulsu_trigger.svid1-7d.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVmem.svid1-9w">mem</a></li><ul><li><a href="#platform:resourceSweRVmem.svid1-9w.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVmem.svid1-9w.ports">Ports</a></li><li><a href="#platform:resourceSweRVmem.svid1-9w.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVmem.svid1-9w.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVpic_ctrl.svid1-2e4">pic&#8203;_ctrl</a></li><ul><li><a href="#platform:resourceSweRVpic_ctrl.svid1-2e4.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVpic_ctrl.svid1-2e4.ports">Ports</a></li><li><a href="#platform:resourceSweRVpic_ctrl.svid1-2e4.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVpic_ctrl.svid1-2e4.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVpic_ctrl.svid1-2e4.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidip-k8">ram&#8203;_1024x20</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svidip-k8.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidip-k8.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidip-k8.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidip-k8.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1c9-1ds">ram&#8203;_1024x21</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid1c9-1ds.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1c9-1ds.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1c9-1ds.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1c9-1ds.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1k1-1lk">ram&#8203;_1024x25</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid1k1-1lk.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1k1-1lk.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1k1-1lk.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1k1-1lk.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidtl-v4">ram&#8203;_1024x34</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svidtl-v4.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidtl-v4.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidtl-v4.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidtl-v4.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidax-cg">ram&#8203;_1024x39</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svidax-cg.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidax-cg.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidax-cg.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidax-cg.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid14h-160">ram&#8203;_1024x42</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid14h-160.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid14h-160.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid14h-160.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid14h-160.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidnd-ow">ram&#8203;_128x20</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svidnd-ow.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidnd-ow.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidnd-ow.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidnd-ow.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1gx-1ig">ram&#8203;_128x21</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid1gx-1ig.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1gx-1ig.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1gx-1ig.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1gx-1ig.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1op-1q8">ram&#8203;_128x25</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid1op-1q8.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1op-1q8.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1op-1q8.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1op-1q8.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidy9-zs">ram&#8203;_128x34</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svidy9-zs.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidy9-zs.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidy9-zs.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidy9-zs.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidh5-io">ram&#8203;_128x39</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svidh5-io.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidh5-io.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidh5-io.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidh5-io.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid195-1ao">ram&#8203;_128x42</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid195-1ao.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid195-1ao.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid195-1ao.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid195-1ao.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid9d-aw">ram&#8203;_1536x39</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid9d-aw.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid9d-aw.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid9d-aw.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid9d-aw.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1l-34">ram&#8203;_16384x39</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid1l-34.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1l-34.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1l-34.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1l-34.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svids1-tk">ram&#8203;_2048x34</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svids1-tk.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svids1-tk.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svids1-tk.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svids1-tk.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid7t-9c">ram&#8203;_2048x39</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid7t-9c.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid7t-9c.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid7t-9c.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid7t-9c.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid12x-14g">ram&#8203;_2048x42</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid12x-14g.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid12x-14g.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid12x-14g.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid12x-14g.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidlt-nc">ram&#8203;_256x20</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svidlt-nc.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidlt-nc.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidlt-nc.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidlt-nc.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1fd-1gw">ram&#8203;_256x21</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid1fd-1gw.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1fd-1gw.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1fd-1gw.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1fd-1gw.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1n5-1oo">ram&#8203;_256x25</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid1n5-1oo.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1n5-1oo.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1n5-1oo.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1n5-1oo.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidwp-y8">ram&#8203;_256x34</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svidwp-y8.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidwp-y8.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidwp-y8.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidwp-y8.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidfl-h4">ram&#8203;_256x39</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svidfl-h4.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidfl-h4.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidfl-h4.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidfl-h4.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid17l-194">ram&#8203;_256x42</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid17l-194.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid17l-194.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid17l-194.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid17l-194.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid69-7s">ram&#8203;_3072x39</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid69-7s.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid69-7s.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid69-7s.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid69-7s.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1-1k">ram&#8203;_32768x39</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid1-1k.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1-1k.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1-1k.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1-1k.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidqh-s0">ram&#8203;_4096x34</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svidqh-s0.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidqh-s0.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidqh-s0.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidqh-s0.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid4p-68">ram&#8203;_4096x39</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid4p-68.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid4p-68.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid4p-68.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid4p-68.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid11d-12w">ram&#8203;_4096x42</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid11d-12w.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid11d-12w.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid11d-12w.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid11d-12w.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidk9-ls">ram&#8203;_512x20</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svidk9-ls.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidk9-ls.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidk9-ls.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidk9-ls.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1dt-1fc">ram&#8203;_512x21</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid1dt-1fc.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1dt-1fc.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1dt-1fc.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1dt-1fc.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1ll-1n4">ram&#8203;_512x25</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid1ll-1n4.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1ll-1n4.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1ll-1n4.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1ll-1n4.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidv5-wo">ram&#8203;_512x34</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svidv5-wo.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidv5-wo.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidv5-wo.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidv5-wo.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svide1-fk">ram&#8203;_512x39</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svide1-fk.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svide1-fk.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svide1-fk.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svide1-fk.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid161-17k">ram&#8203;_512x42</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid161-17k.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid161-17k.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid161-17k.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid161-17k.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidox-qg">ram&#8203;_64x20</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svidox-qg.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidox-qg.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidox-qg.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidox-qg.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1ih-1k0">ram&#8203;_64x21</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid1ih-1k0.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1ih-1k0.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1ih-1k0.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1ih-1k0.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1q9-1rs">ram&#8203;_64x25</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid1q9-1rs.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1q9-1rs.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1q9-1rs.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1q9-1rs.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidzt-11c">ram&#8203;_64x34</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svidzt-11c.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidzt-11c.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidzt-11c.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidzt-11c.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1ap-1c8">ram&#8203;_64x42</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid1ap-1c8.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1ap-1c8.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1ap-1c8.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid1ap-1c8.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidch-e0">ram&#8203;_768x39</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svidch-e0.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidch-e0.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidch-e0.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svidch-e0.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid35-4o">ram&#8203;_8192x39</a></li><ul><li><a href="#platform:resourceSweRVlibmem_lib.svid35-4o.description">Description</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid35-4o.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid35-4o.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibmem_lib.svid35-4o.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svidhb-lm">rvbradder</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svidhb-lm.description">Description</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidhb-lm.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidhb-lm.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svidwu-xv">rvbtb&#8203;_addr&#8203;_hash</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svidwu-xv.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidwu-xv.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svidxw-zl">rvbtb&#8203;_ghr&#8203;_hash</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svidxw-zl.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidxw-zl.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svidvm-wt">rvbtb&#8203;_tag&#8203;_hash</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svidvm-wt.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidvm-wt.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svid1-1q.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid1-1q.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid1-1q.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid1-1q.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae.description">Description</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svid1r-39.description">Description</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid1r-39.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid1r-39.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid1r-39.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid1r-39.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid3a-5m">rvdffsc</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svid3a-5m.description">Description</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid3a-5m.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid3a-5m.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid3a-5m.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid3a-5m.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid1hk-218">rvecc&#8203;_decode</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svid1hk-218.description">Description</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid1hk-218.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid1hk-218.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid15e-1hj">rvecc&#8203;_encode</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svid15e-1hj.description">Description</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid15e-1hj.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid15e-1hj.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid14i-15d">rveven&#8203;_paritycheck</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svid14i-15d.description">Description</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid14i-15d.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid14i-15d.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid14i-15d.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid13q-14h">rveven&#8203;_paritygen</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svid13q-14h.description">Description</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid13q-14h.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid13q-14h.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid13q-14h.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svido2-q9">rvfindfirst1</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svido2-q9.description">Description</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svido2-q9.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svido2-q9.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svido2-q9.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svido2-q9.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svidqa-s7">rvfindfirst1hot</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svidqa-s7.description">Description</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidqa-s7.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidqa-s7.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidqa-s7.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidqa-s7.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVdmirvjtag_tap.svid1-n4">rvjtag&#8203;_tap</a></li><ul><li><a href="#platform:resourceSweRVdmirvjtag_tap.svid1-n4.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVdmirvjtag_tap.svid1-n4.ports">Ports</a></li><li><a href="#platform:resourceSweRVdmirvjtag_tap.svid1-n4.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRVdmirvjtag_tap.svid1-n4.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svidcw-ha">rvlsadder</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svidcw-ha.description">Description</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidcw-ha.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidcw-ha.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svids8-vl">rvmaskandmatch</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svids8-vl.description">Description</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svids8-vl.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svids8-vl.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svids8-vl.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svidzm-13p">rvrangecheck</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svidzm-13p.description">Description</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidzm-13p.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidzm-13p.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidzm-13p.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svidaf-cv">rvsyncss</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svidaf-cv.description">Description</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidaf-cv.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidaf-cv.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidaf-cv.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidaf-cv.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svidln-o1">rvtwoscomp</a></li><ul><li><a href="#platform:resourceSweRVlibbeh_lib.svidln-o1.description">Description</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidln-o1.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidln-o1.ports">Ports</a></li><li><a href="#platform:resourceSweRVlibbeh_lib.svidln-o1.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRVswerv.svid1-2ek">swerv</a></li><ul><li><a href="#platform:resourceSweRVswerv.svid1-2ek.description">Description</a></li><li><a href="#platform:resourceSweRVswerv.svid1-2ek.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVswerv.svid1-2ek.ports">Ports</a></li><li><a href="#platform:resourceSweRVswerv.svid1-2ek.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVswerv.svid1-2ek.blockDiagram">Block Diagram</a></li></ul><li>Package <a href="#platform:resourceSweRVincludeswerv_types.svid1-q5">swerv&#8203;_types</a></li><ul><li><a href="#platform:resourceSweRVincludeswerv_types.svid1-q5.description">Description</a></li></ul><li>Module <a href="#platform:resourceSweRVswerv_wrapper.svid1-yf">swerv&#8203;_wrapper</a></li><ul><li><a href="#platform:resourceSweRVswerv_wrapper.svid1-yf.description">Description</a></li><li><a href="#platform:resourceSweRVswerv_wrapper.svid1-yf.parameters">Parameters</a></li><li><a href="#platform:resourceSweRVswerv_wrapper.svid1-yf.ports">Ports</a></li><li><a href="#platform:resourceSweRVswerv_wrapper.svid1-yf.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRVswerv_wrapper.svid1-yf.blockDiagram">Block Diagram</a></li></ul></ul></ul><div id="dependencies"><h3>Project files overview</h3><img src="SweRV.svg"></div><div id="design_units"><h2>Design Units</h2><p>This projects has 109 design units.</p><ul><li>Module <a href="#platform:resourceSweRVlibahb_to_axi4.svid1-17v">ahb&#8203;_to&#8203;_axi4</a></li><li>Module <a href="#platform:resourceSweRVlibaxi4_to_ahb.svid1-2qa">axi4&#8203;_to&#8203;_ahb</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid5n-6v">clockhdr</a></li><li>Module <a href="#platform:resourceSweRVpic_ctrl.svid2e5-2ht">cmp&#8203;_and&#8203;_mux</a></li><li>Module <a href="#platform:resourceSweRVpic_ctrl.svid2hu-2jq">configurable&#8203;_gw</a></li><li>Module <a href="#platform:resourceSweRVincludeglobal.hid1-3hg">dbg</a></li><li>Module <a href="#platform:resourceSweRVdecdec.svid1-19x">dec</a></li><li>Module <a href="#platform:resourceSweRVdecdec_decode_ctl.sviddek-gmo">dec&#8203;_dec&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRVdecdec_decode_ctl.svid1-dej">dec&#8203;_decode&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRVdecdec_gpr_ctl.svid1-lm">dec&#8203;_gpr&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRVdecdec_ib_ctl.svid1-25x">dec&#8203;_ib&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRVdecdec_tlu_ctl.svid1-cpc">dec&#8203;_tlu&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRVdecdec_trigger.svid1-7y">dec&#8203;_trigger</a></li><li>Module <a href="#platform:resourceSweRVdma_ctrl.svid1-3wk">dma&#8203;_ctrl</a></li><li>Module <a href="#platform:resourceSweRVdmidmi_jtag_to_core_sync.vid1-34">dmi&#8203;_jtag&#8203;_to&#8203;_core&#8203;_sync</a></li><li>Module <a href="#platform:resourceSweRVdmidmi_wrapper.vid1-4a">dmi&#8203;_wrapper</a></li><li>Module <a href="#platform:resourceSweRVexuexu.svid1-3ow">exu</a></li><li>Module <a href="#platform:resourceSweRVexuexu_alu_ctl.svid1-wb">exu&#8203;_alu&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRVexuexu_div_ctl.svid1-282">exu&#8203;_div&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRVexuexu_mul_ctl.svid1-gs">exu&#8203;_mul&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRVifuifu_ic_mem.svid9f-15h">IC&#8203;_DATA</a></li><li>Module <a href="#platform:resourceSweRVifuifu_ic_mem.svid15i-1vj">IC&#8203;_TAG</a></li><li>Module <a href="#platform:resourceSweRVifuifu.svid1-n7">ifu</a></li><li>Module <a href="#platform:resourceSweRVifuifu_aln_ctl.svid1-7uc">ifu&#8203;_aln&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRVifuifu_bp_ctl.svid1-850">ifu&#8203;_bp&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRVifuifu_compress_ctl.svid1-3dk">ifu&#8203;_compress&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRVifuifu_ic_mem.svid1-9e">ifu&#8203;_ic&#8203;_mem</a></li><li>Module <a href="#platform:resourceSweRVifuifu_iccm_mem.svid1-rb">ifu&#8203;_iccm&#8203;_mem</a></li><li>Module <a href="#platform:resourceSweRVifuifu_ifc_ctl.svid1-114">ifu&#8203;_ifc&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRVifuifu_mem_ctl.svid1-60a">ifu&#8203;_mem&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRVlsulsu.svid1-1fr">lsu</a></li><li>Module <a href="#platform:resourceSweRVlsulsu_addrcheck.svid1-tb">lsu&#8203;_addrcheck</a></li><li>Module <a href="#platform:resourceSweRVlsulsu_bus_buffer.svid2g-6nx">lsu&#8203;_bus&#8203;_buffer</a></li><li>Module <a href="#platform:resourceSweRVlsulsu_bus_intf.svid1-2el">lsu&#8203;_bus&#8203;_intf</a></li><li>Module <a href="#platform:resourceSweRVlsulsu_clkdomain.svid1-rv">lsu&#8203;_clkdomain</a></li><li>Module <a href="#platform:resourceSweRVlsulsu_dccm_ctl.svid1-151">lsu&#8203;_dccm&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRVlsulsu_dccm_mem.svid1-k4">lsu&#8203;_dccm&#8203;_mem</a></li><li>Module <a href="#platform:resourceSweRVlsulsu_ecc.svid1-rf">lsu&#8203;_ecc</a></li><li>Module <a href="#platform:resourceSweRVlsulsu_lsc_ctl.svid1-230">lsu&#8203;_lsc&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRVlsulsu_stbuf.svid1-2zc">lsu&#8203;_stbuf</a></li><li>Module <a href="#platform:resourceSweRVlsulsu_trigger.svid1-7d">lsu&#8203;_trigger</a></li><li>Module <a href="#platform:resourceSweRVmem.svid1-9w">mem</a></li><li>Module <a href="#platform:resourceSweRVpic_ctrl.svid1-2e4">pic&#8203;_ctrl</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidip-k8">ram&#8203;_1024x20</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1c9-1ds">ram&#8203;_1024x21</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1k1-1lk">ram&#8203;_1024x25</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidtl-v4">ram&#8203;_1024x34</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidax-cg">ram&#8203;_1024x39</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid14h-160">ram&#8203;_1024x42</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidnd-ow">ram&#8203;_128x20</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1gx-1ig">ram&#8203;_128x21</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1op-1q8">ram&#8203;_128x25</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidy9-zs">ram&#8203;_128x34</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidh5-io">ram&#8203;_128x39</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid195-1ao">ram&#8203;_128x42</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid9d-aw">ram&#8203;_1536x39</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1l-34">ram&#8203;_16384x39</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svids1-tk">ram&#8203;_2048x34</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid7t-9c">ram&#8203;_2048x39</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid12x-14g">ram&#8203;_2048x42</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidlt-nc">ram&#8203;_256x20</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1fd-1gw">ram&#8203;_256x21</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1n5-1oo">ram&#8203;_256x25</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidwp-y8">ram&#8203;_256x34</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidfl-h4">ram&#8203;_256x39</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid17l-194">ram&#8203;_256x42</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid69-7s">ram&#8203;_3072x39</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1-1k">ram&#8203;_32768x39</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidqh-s0">ram&#8203;_4096x34</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid4p-68">ram&#8203;_4096x39</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid11d-12w">ram&#8203;_4096x42</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidk9-ls">ram&#8203;_512x20</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1dt-1fc">ram&#8203;_512x21</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1ll-1n4">ram&#8203;_512x25</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidv5-wo">ram&#8203;_512x34</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svide1-fk">ram&#8203;_512x39</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid161-17k">ram&#8203;_512x42</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidox-qg">ram&#8203;_64x20</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1ih-1k0">ram&#8203;_64x21</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1q9-1rs">ram&#8203;_64x25</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidzt-11c">ram&#8203;_64x34</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid1ap-1c8">ram&#8203;_64x42</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svidch-e0">ram&#8203;_768x39</a></li><li>Module <a href="#platform:resourceSweRVlibmem_lib.svid35-4o">ram&#8203;_8192x39</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svidhb-lm">rvbradder</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svidwu-xv">rvbtb&#8203;_addr&#8203;_hash</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svidxw-zl">rvbtb&#8203;_ghr&#8203;_hash</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svidvm-wt">rvbtb&#8203;_tag&#8203;_hash</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid3a-5m">rvdffsc</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid1hk-218">rvecc&#8203;_decode</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid15e-1hj">rvecc&#8203;_encode</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid14i-15d">rveven&#8203;_paritycheck</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid13q-14h">rveven&#8203;_paritygen</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svido2-q9">rvfindfirst1</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svidqa-s7">rvfindfirst1hot</a></li><li>Module <a href="#platform:resourceSweRVdmirvjtag_tap.svid1-n4">rvjtag&#8203;_tap</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svidcw-ha">rvlsadder</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svids8-vl">rvmaskandmatch</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svidzm-13p">rvrangecheck</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svidaf-cv">rvsyncss</a></li><li>Module <a href="#platform:resourceSweRVlibbeh_lib.svidln-o1">rvtwoscomp</a></li><li>Module <a href="#platform:resourceSweRVswerv.svid1-2ek">swerv</a></li><li>Package <a href="#platform:resourceSweRVincludeswerv_types.svid1-q5">swerv&#8203;_types</a></li><li>Module <a href="#platform:resourceSweRVswerv_wrapper.svid1-yf">swerv&#8203;_wrapper</a></li></ul></div><div class="module" id="platform:resourceSweRVlibahb_to_axi4.svid1-17v"><h2>Module ahb&#8203;_to&#8203;_axi4</h2><p>This design unit is implemented in <code>ahb&#8203;_to&#8203;_axi4.sv</code></p><p>This file depends on: <code>beh_lib.sv</code></p><div id="platform:resourceSweRVlibahb_to_axi4.svid1-17v.description"><h3>Description</h3><p>ahb_to_axi4</p></div><div id="platform:resourceSweRVlibahb_to_axi4.svid1-17v.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibahb_to_axi4.svid1-17v.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TAG</td><td>unknown</td><td>1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlibahb_to_axi4.svid1-17v.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>AXI signals<br>AXI Write Channels</p></td></tr><tr><td>axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_awid</td><td>out</td><td>[TAG-1:0] logic</td><td></td></tr><tr><td>axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>axi&#8203;_bid</td><td>in</td><td>[TAG-1:0] logic</td><td></td></tr><tr><td>axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_arid</td><td>out</td><td>[TAG-1:0] logic</td><td></td></tr><tr><td>axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_rid</td><td>in</td><td>[TAG-1:0] logic</td><td></td></tr><tr><td>axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>ahb&#8203;_haddr</td><td>in</td><td>[31:0] logic</td><td><p>ahb bus address</p></td></tr><tr><td>ahb&#8203;_hburst</td><td>in</td><td>[2:0] logic</td><td><p>tied to 0</p></td></tr><tr><td>ahb&#8203;_hmastlock</td><td>in</td><td>logic</td><td><p>tied to 0</p></td></tr><tr><td>ahb&#8203;_hprot</td><td>in</td><td>[3:0] logic</td><td><p>tied to 4&#x27;b0011</p></td></tr><tr><td>ahb&#8203;_hsize</td><td>in</td><td>[2:0] logic</td><td><p>size of bus transaction (possible values 0,1,2,3)</p></td></tr><tr><td>ahb&#8203;_htrans</td><td>in</td><td>[1:0] logic</td><td><p>Transaction type (possible values 0,2 only right now)</p></td></tr><tr><td>ahb&#8203;_hwrite</td><td>in</td><td>logic</td><td><p>ahb bus write</p></td></tr><tr><td>ahb&#8203;_hwdata</td><td>in</td><td>[63:0] logic</td><td><p>ahb bus write data</p></td></tr><tr><td>ahb&#8203;_hsel</td><td>in</td><td>logic</td><td><p>this slave was selected</p></td></tr><tr><td>ahb&#8203;_hreadyin</td><td>in</td><td>logic</td><td><p>previous hready was accepted or not</p></td></tr><tr><td>ahb&#8203;_hrdata</td><td>out</td><td>[63:0] logic</td><td><p>ahb bus read data</p></td></tr><tr><td>ahb&#8203;_hreadyout</td><td>out</td><td>logic</td><td><p>slave ready to accept transaction</p></td></tr><tr><td>ahb&#8203;_hresp</td><td>out</td><td>logic</td><td><p>slave response (high indicates erro)</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibahb_to_axi4.svid1-17v.instantiations"><h3>Instantiations</h3><ul><li>state&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_rdata&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_read&#8203;_error&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li><p>buf_read_error will be high only one cycle</p></li></ul></ul><ul><li>hresp&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li><p>All the Master signals are captured before presenting it to the command buffer. We check for Hresp before sending it to the cmd buffer.</p></li></ul></ul><ul><li>hready&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>htrans&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>hsize&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>hwrite&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>haddr&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ahb&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ahb&#8203;_addr&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_rdata&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_dccm&#8203;_rangecheck : <a href="#platform:resourceSweRVlibbeh_lib.svidzm-13p">rvrangecheck</a></li><ul style="list-style-type:none"><li><p>Address check  dccm</p></li></ul></ul><ul><li>addr&#8203;_pic&#8203;_rangecheck : <a href="#platform:resourceSweRVlibbeh_lib.svidzm-13p">rvrangecheck</a></li><ul style="list-style-type:none"><li><p>PIC memory address check</p></li></ul></ul><ul><li>cmdbuf&#8203;_vldff : <a href="#platform:resourceSweRVlibbeh_lib.svid3a-5m">rvdffsc</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>cmdbuf&#8203;_writeff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>cmdbuf&#8203;_sizeff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>cmdbuf&#8203;_wstrbff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>cmdbuf&#8203;_addrff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>cmdbuf&#8203;_wdataff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li><p>Clock header logic</p></li></ul></ul></div><div id="platform:resourceSweRVlibahb_to_axi4.svid1-17v.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ahb_to_axi4.svg"></div><div id="platform:resourceSweRVlibahb_to_axi4.svid1-17v.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>always_comb begin</p><div id="platform:resourceSweRVlibahb_to_axi4.svid1-17v.always-blocks.processStateMachine"><h4>Statemachine</h4><img src="statemachines/ahb_to_axi4_buf_state.svg"></div></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibaxi4_to_ahb.svid1-2qa"><h2>Module axi4&#8203;_to&#8203;_ahb</h2><p>This design unit is implemented in <code>axi4&#8203;_to&#8203;_ahb.sv</code></p><p>This file depends on: <code>beh_lib.sv</code></p><div id="platform:resourceSweRVlibaxi4_to_ahb.svid1-2qa.description"><h3>Description</h3><p>axi4_to_ahb</p></div><div id="platform:resourceSweRVlibaxi4_to_ahb.svid1-2qa.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibaxi4_to_ahb.svid1-2qa.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>ID</td><td>unknown</td><td>1</td><td></td></tr><tr><td>PRTY</td><td>unknown</td><td>1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlibaxi4_to_ahb.svid1-2qa.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_awvalid</td><td>in</td><td>logic</td><td><p>AXI signals<br>AXI Write Channels</p></td></tr><tr><td>axi&#8203;_awready</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_awid</td><td>in</td><td>[TAG-1:0] logic</td><td></td></tr><tr><td>axi&#8203;_awaddr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>axi&#8203;_awsize</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>axi&#8203;_awprot</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>axi&#8203;_wvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_wready</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_wdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>axi&#8203;_wstrb</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>axi&#8203;_wlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_bvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_bready</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_bresp</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>axi&#8203;_bid</td><td>out</td><td>[TAG-1:0] logic</td><td></td></tr><tr><td>axi&#8203;_arvalid</td><td>in</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>axi&#8203;_arready</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_arid</td><td>in</td><td>[TAG-1:0] logic</td><td></td></tr><tr><td>axi&#8203;_araddr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>axi&#8203;_arsize</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>axi&#8203;_arprot</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>axi&#8203;_rvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_rready</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_rid</td><td>out</td><td>[TAG-1:0] logic</td><td></td></tr><tr><td>axi&#8203;_rdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>axi&#8203;_rresp</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>axi&#8203;_rlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>ahb&#8203;_haddr</td><td>out</td><td>[31:0] logic</td><td><p>ahb bus address</p></td></tr><tr><td>ahb&#8203;_hburst</td><td>out</td><td>[2:0] logic</td><td><p>tied to 0</p></td></tr><tr><td>ahb&#8203;_hmastlock</td><td>out</td><td>logic</td><td><p>tied to 0</p></td></tr><tr><td>ahb&#8203;_hprot</td><td>out</td><td>[3:0] logic</td><td><p>tied to 4&#x27;b0011</p></td></tr><tr><td>ahb&#8203;_hsize</td><td>out</td><td>[2:0] logic</td><td><p>size of bus transaction (possible values 0,1,2,3)</p></td></tr><tr><td>ahb&#8203;_htrans</td><td>out</td><td>[1:0] logic</td><td><p>Transaction type (possible values 0,2 only right now)</p></td></tr><tr><td>ahb&#8203;_hwrite</td><td>out</td><td>logic</td><td><p>ahb bus write</p></td></tr><tr><td>ahb&#8203;_hwdata</td><td>out</td><td>[63:0] logic</td><td><p>ahb bus write data</p></td></tr><tr><td>ahb&#8203;_hrdata</td><td>in</td><td>[63:0] logic</td><td><p>ahb bus read data</p></td></tr><tr><td>ahb&#8203;_hready</td><td>in</td><td>logic</td><td><p>slave ready to accept transaction</p></td></tr><tr><td>ahb&#8203;_hresp</td><td>in</td><td>logic</td><td><p>slave response (high indicates erro)</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibaxi4_to_ahb.svid1-2qa.instantiations"><h3>Instantiations</h3><ul><li>bus&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_write&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_vldff : <a href="#platform:resourceSweRVlibbeh_lib.svid3a-5m">rvdffsc</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_data&#8203;_vldff : <a href="#platform:resourceSweRVlibbeh_lib.svid3a-5m">rvdffsc</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_tagff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_sizeff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_addrff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_dataff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_byteenff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>last&#8203;_bus&#8203;_addrff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_state&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid3a-5m">rvdffsc</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_writeff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_tagff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_addrff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_sizeff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_alignedff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_byteenff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_dataff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>slvbuf&#8203;_writeff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>slvbuf&#8203;_tagff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>slvbuf&#8203;_errorff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_cmd&#8203;_doneff : <a href="#platform:resourceSweRVlibbeh_lib.svid3a-5m">rvdffsc</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_cmd&#8203;_byte&#8203;_ptrff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>hready&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>htrans&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>hwrite&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>hresp&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>hrdata&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ahbm&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ahbm&#8203;_addr&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ahbm&#8203;_data&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVlibaxi4_to_ahb.svid1-2qa.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.axi4_to_ahb.svg"></div><div id="platform:resourceSweRVlibaxi4_to_ahb.svid1-2qa.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><div id="platform:resourceSweRVlibaxi4_to_ahb.svid1-2qa.always-blocks.processStateMachine"><h4>Statemachine</h4><img src="statemachines/axi4_to_ahb_buf_state.svg"></div></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svid5n-6v"><h2>Module clockhdr</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svid5n-6v.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svid5n-6v.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>TE</td><td>in</td><td>logic</td><td></td></tr><tr><td>E</td><td>in</td><td>logic</td><td></td></tr><tr><td>CP</td><td>in</td><td>logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svid5n-6v.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.clockhdr.svg"></div><div id="platform:resourceSweRVlibbeh_lib.svid5n-6v.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRVpic_ctrl.svid2e5-2ht"><h2>Module cmp&#8203;_and&#8203;_mux</h2><p>This design unit is implemented in <code>pic&#8203;_ctrl.sv</code></p><p>This file depends on: <code>beh_lib.sv</code></p><div id="platform:resourceSweRVpic_ctrl.svid2e5-2ht.description"><h3>Description</h3><p>cmp_and_mux</p></div><div id="platform:resourceSweRVpic_ctrl.svid2e5-2ht.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVpic_ctrl.svid2e5-2ht.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>ID&#8203;_BITS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>INTPRIORITY&#8203;_BITS</td><td>unknown</td><td>4</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVpic_ctrl.svid2e5-2ht.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>a&#8203;_id</td><td>in</td><td>[ID_BITS-1:0] logic</td><td></td></tr><tr><td>a&#8203;_priority</td><td>in</td><td>[INTPRIORITY_BITS-1:0] logic</td><td></td></tr><tr><td>b&#8203;_id</td><td>in</td><td>[ID_BITS-1:0] logic</td><td></td></tr><tr><td>b&#8203;_priority</td><td>in</td><td>[INTPRIORITY_BITS-1:0] logic</td><td></td></tr><tr><td>out&#8203;_id</td><td>out</td><td>[ID_BITS-1:0] logic</td><td></td></tr><tr><td>out&#8203;_priority</td><td>out</td><td>[INTPRIORITY_BITS-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVpic_ctrl.svid2e5-2ht.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.cmp_and_mux.svg"></div></div><div class="module" id="platform:resourceSweRVpic_ctrl.svid2hu-2jq"><h2>Module configurable&#8203;_gw</h2><p>This design unit is implemented in <code>pic&#8203;_ctrl.sv</code></p><p>This file depends on: <code>beh_lib.sv</code></p><div id="platform:resourceSweRVpic_ctrl.svid2hu-2jq.description"><h3>Description</h3><p>configurable_gw</p></div><div id="platform:resourceSweRVpic_ctrl.svid2hu-2jq.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVpic_ctrl.svid2hu-2jq.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>extintsrc&#8203;_req&#8203;_sync</td><td>in</td><td>logic</td><td></td></tr><tr><td>meigwctrl&#8203;_polarity</td><td>in</td><td>logic</td><td></td></tr><tr><td>meigwctrl&#8203;_type</td><td>in</td><td>logic</td><td></td></tr><tr><td>meigwclr</td><td>in</td><td>logic</td><td></td></tr><tr><td>extintsrc&#8203;_req&#8203;_config</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVpic_ctrl.svid2hu-2jq.instantiations"><h3>Instantiations</h3><ul><li>int&#8203;_pend&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVpic_ctrl.svid2hu-2jq.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.configurable_gw.svg"></div></div><div class="module" id="platform:resourceSweRVincludeglobal.hid1-3hg"><h2>Module dbg</h2><p>This design unit is implemented in <code>global.h</code></p><div id="platform:resourceSweRVincludeglobal.hid1-3hg.description"><h3>Description</h3><p>SPDX-License-Identifier: Apache-2.0
Copyright 2019 Western Digital Corporation or its affiliates.</p><p>Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);
you may not use this file except in compliance with the License.
You may obtain a copy of the License at</p><p>http://www.apache.org/licenses/LICENSE-2.0</p><p>Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an &quot;AS IS&quot; BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.</p><p>$Id$</p><p>Function: Top level SWERV core file to control the debug mode
Comments: Responsible to put the rest of the core in quiesce mode,
Send the commands/address. sends WrData and Recieve read Data.
And then Resume the core to do the normal mode<br>Author  :</p></div><div id="platform:resourceSweRVincludeglobal.hid1-3hg.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVincludeglobal.hid1-3hg.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVincludeglobal.hid1-3hg.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>dbg&#8203;_cmd&#8203;_addr</td><td>out</td><td>[31:0] logic</td><td><p>outputs to the core for command and data interface</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_wrdata</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dbg&#8203;_cmd&#8203;_valid</td><td>out</td><td>logic</td><td></td></tr><tr><td>dbg&#8203;_cmd&#8203;_write</td><td>out</td><td>logic</td><td><p>1: write command, 0: read_command</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_type</td><td>out</td><td>[1:0] logic</td><td><p>0:gpr 1:csr 2: memory</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_size</td><td>out</td><td>[1:0] logic</td><td><p>size of the abstract mem access debug command</p></td></tr><tr><td>dbg&#8203;_core&#8203;_rst&#8203;_l</td><td>out</td><td>logic</td><td><p>core reset from dm</p></td></tr><tr><td>core&#8203;_dbg&#8203;_rddata</td><td>in</td><td>[31:0] logic</td><td><p>inputs back from the core/dec</p></td></tr><tr><td>core&#8203;_dbg&#8203;_cmd&#8203;_done</td><td>in</td><td>logic</td><td><p>This will be treated like a valid signal</p></td></tr><tr><td>core&#8203;_dbg&#8203;_cmd&#8203;_fail</td><td>in</td><td>logic</td><td><p>Exception during command run</p></td></tr><tr><td>dbg&#8203;_dma&#8203;_bubble</td><td>out</td><td>logic</td><td><p>Debug needs a bubble to send a valid</p></td></tr><tr><td>dma&#8203;_dbg&#8203;_ready</td><td>in</td><td>logic</td><td><p>DMA is ready to accept debug request</p></td></tr><tr><td>dbg&#8203;_halt&#8203;_req</td><td>out</td><td>logic</td><td><p>This is a pulse</p></td></tr><tr><td>dbg&#8203;_resume&#8203;_req</td><td>out</td><td>logic</td><td><p>Debug sends a resume requests. Pulse</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_debug&#8203;_mode</td><td>in</td><td>logic</td><td><p>Core is in debug mode</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dbg&#8203;_halted</td><td>in</td><td>logic</td><td><p>The core has finished the queiscing sequence. Core is halted now</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mpc&#8203;_halted&#8203;_only</td><td>in</td><td>logic</td><td><p>Only halted due to MPC</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_resume&#8203;_ack</td><td>in</td><td>logic</td><td><p>core sends back an ack for the resume (pulse)</p></td></tr><tr><td>dmi&#8203;_reg&#8203;_en</td><td>in</td><td>logic</td><td><p>read or write</p></td></tr><tr><td>dmi&#8203;_reg&#8203;_addr</td><td>in</td><td>[6:0] logic</td><td><p>address of DM register</p></td></tr><tr><td>dmi&#8203;_reg&#8203;_wr&#8203;_en</td><td>in</td><td>logic</td><td><p>write instruction</p></td></tr><tr><td>dmi&#8203;_reg&#8203;_wdata</td><td>in</td><td>[31:0] logic</td><td><p>write data</p></td></tr><tr><td>dmi&#8203;_reg&#8203;_rdata</td><td>out</td><td>[31:0] logic</td><td><p>read data</p></td></tr><tr><td>sb&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>AXI signals<br>AXI Write Channels</p></td></tr><tr><td>sb&#8203;_axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awid</td><td>out</td><td>[1-1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_bid</td><td>in</td><td>[1-1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>sb&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arid</td><td>out</td><td>[1-1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rid</td><td>in</td><td>[1-1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>dbg&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td><p>general inputs</p></td></tr><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVincludeglobal.hid1-3hg.instantiations"><h3>Instantiations</h3><ul><li>dbg&#8203;_free&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sb&#8203;_free&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sbcs&#8203;_sbbusyerror&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sbcs&#8203;_sbbusy&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sbcs&#8203;_sbreadonaddr&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sbcs&#8203;_misc&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sbcs&#8203;_error&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dbg&#8203;_sbdata0&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dbg&#8203;_sbdata1&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dbg&#8203;_sbaddress0&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dmcontrolff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dmcontrol&#8203;_dmactive&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dmcontrol&#8203;_wrenff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dmstatus&#8203;_resumeack&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dmstatus&#8203;_halted&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dmstatus&#8203;_havereset&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid3a-5m">rvdffsc</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dmabstractcs&#8203;_busy&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dmabstractcs&#8203;_error&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dmcommand&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dbg&#8203;_data0&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dbg&#8203;_data1&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dbg&#8203;_state&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dmi&#8203;_rddata&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sb&#8203;_state&#8203;_reg : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_awvalid&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_awready&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_wvalid&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_wready&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_arvalid&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_arready&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_bvalid&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_bready&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_bresp&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_rvalid&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_rready&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_rresp&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_rdata&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVincludeglobal.hid1-3hg.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.dbg.svg"></div><div id="platform:resourceSweRVincludeglobal.hid1-3hg.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>always_comb begin</p><div id="platform:resourceSweRVincludeglobal.hid1-3hg.always-blocks.processStateMachine"><h4>Statemachine</h4><img src="statemachines/dbg_dbg_state.svg"></div></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>always_comb begin</p><div id="platform:resourceSweRVincludeglobal.hid1-3hg.always-blocks.processStateMachine"><h4>Statemachine</h4><img src="statemachines/dbg_sb_state.svg"></div></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRVdecdec.svid1-19x"><h2>Module dec</h2><p>This design unit is implemented in <code>dec.sv</code></p><p>This file depends on: <code>dec_decode_ctl.sv</code>, <code>dec_ib_ctl.sv</code>, <code>dec_gpr_ctl.sv</code>, <code>dec_tlu_ctl.sv</code>, <code>dec_trigger.sv</code>, <code>swerv_types.sv</code></p><div id="platform:resourceSweRVdecdec.svid1-19x.description"><h3>Description</h3><p>dec</p></div><div id="platform:resourceSweRVdecdec.svid1-19x.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVdecdec.svid1-19x.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>GPR&#8203;_BANKS</td><td>unknown</td><td>1</td><td></td></tr><tr><td>GPR&#8203;_BANKS&#8203;_LOG2</td><td>unknown</td><td>(GPR_BANKS == 1) ? 1 : $clog2(GPR_BANKS)</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVdecdec.svid1-19x.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_pause&#8203;_state&#8203;_cg</td><td>out</td><td>logic</td><td><p>pause state for clock-gating</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>reset, active low</p></td></tr><tr><td>rst&#8203;_vec</td><td>in</td><td>[31:1] logic</td><td><p>reset vector, from core pins</p></td></tr><tr><td>nmi&#8203;_int</td><td>in</td><td>logic</td><td><p>NMI pin</p></td></tr><tr><td>nmi&#8203;_vec</td><td>in</td><td>[31:1] logic</td><td><p>NMI vector, from pins</p></td></tr><tr><td>i&#8203;_cpu&#8203;_halt&#8203;_req</td><td>in</td><td>logic</td><td><p>Asynchronous Halt request to CPU</p></td></tr><tr><td>i&#8203;_cpu&#8203;_run&#8203;_req</td><td>in</td><td>logic</td><td><p>Asynchronous Restart request to CPU</p></td></tr><tr><td>o&#8203;_cpu&#8203;_halt&#8203;_status</td><td>out</td><td>logic</td><td><p>Halt status of core (pmu/fw)</p></td></tr><tr><td>o&#8203;_cpu&#8203;_halt&#8203;_ack</td><td>out</td><td>logic</td><td><p>Halt request ack</p></td></tr><tr><td>o&#8203;_cpu&#8203;_run&#8203;_ack</td><td>out</td><td>logic</td><td><p>Run request ack</p></td></tr><tr><td>o&#8203;_debug&#8203;_mode&#8203;_status</td><td>out</td><td>logic</td><td><p>Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_halt&#8203;_req</td><td>in</td><td>logic</td><td><p>Async halt request</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_run&#8203;_req</td><td>in</td><td>logic</td><td><p>Async run request</p></td></tr><tr><td>mpc&#8203;_reset&#8203;_run&#8203;_req</td><td>in</td><td>logic</td><td><p>Run/halt after reset</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_halt&#8203;_ack</td><td>out</td><td>logic</td><td><p>Halt ack</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_run&#8203;_ack</td><td>out</td><td>logic</td><td><p>Run ack</p></td></tr><tr><td>debug&#8203;_brkpt&#8203;_status</td><td>out</td><td>logic</td><td><p>debug breakpoint</p></td></tr><tr><td>dec&#8203;_ib0&#8203;_valid&#8203;_eff&#8203;_d</td><td>out</td><td>logic</td><td><p>effective valid taking decode into account</p></td></tr><tr><td>dec&#8203;_ib1&#8203;_valid&#8203;_eff&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_br&#8203;_misp</td><td>in</td><td>logic</td><td><p>slot 0 branch misp</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_br&#8203;_ataken</td><td>in</td><td>logic</td><td><p>slot 0 branch actual taken</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_pc4</td><td>in</td><td>logic</td><td><p>slot 0 4 byte branch</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_br&#8203;_misp</td><td>in</td><td>logic</td><td><p>slot 1 branch misp</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_br&#8203;_ataken</td><td>in</td><td>logic</td><td><p>slot 1 branch actual taken</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_pc4</td><td>in</td><td>logic</td><td><p>slot 1 4 byte branch</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_valid&#8203;_dc3</td><td>in</td><td>logic</td><td><p>valid nonblock load at dc3</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_tag&#8203;_dc3</td><td>in</td><td>[3-1:0] logic</td><td><p>-&gt; corresponding tag</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_dc5</td><td>in</td><td>logic</td><td><p>invalidate request for nonblock load dc5</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_tag&#8203;_dc5</td><td>in</td><td>[3-1:0] logic</td><td><p>-&gt; corresponding tag</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_valid</td><td>in</td><td>logic</td><td><p>valid nonblock load data back</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_error</td><td>in</td><td>logic</td><td><p>nonblock load bus error</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_tag</td><td>in</td><td>[3-1:0] logic</td><td><p>-&gt; corresponding tag</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data</td><td>in</td><td>[31:0] logic</td><td><p>nonblock load data</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_trxn</td><td>in</td><td>logic</td><td><p>D side bus transaction</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_misaligned</td><td>in</td><td>logic</td><td><p>D side bus misaligned</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_error</td><td>in</td><td>logic</td><td><p>D side bus error</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_busy</td><td>in</td><td>logic</td><td><p>D side bus busy</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_misaligned&#8203;_dc3</td><td>in</td><td>logic</td><td><p>D side load or store misaligned</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_instr&#8203;_aligned</td><td>in</td><td>[1:0] logic</td><td><p>aligned instructions</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_align&#8203;_stall</td><td>in</td><td>logic</td><td><p>aligner stalled</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_fetch&#8203;_stall</td><td>in</td><td>logic</td><td><p>fetch unit stalled</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_ic&#8203;_miss</td><td>in</td><td>logic</td><td><p>icache miss</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_ic&#8203;_hit</td><td>in</td><td>logic</td><td><p>icache hit</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_error</td><td>in</td><td>logic</td><td><p>Instruction side bus error</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_busy</td><td>in</td><td>logic</td><td><p>Instruction side bus busy</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_trxn</td><td>in</td><td>logic</td><td><p>Instruction side bus transaction</p></td></tr><tr><td>lsu&#8203;_trigger&#8203;_match&#8203;_dc3</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>dbg&#8203;_cmd&#8203;_valid</td><td>in</td><td>logic</td><td><p>debugger abstract command valid</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_size</td><td>in</td><td>[1:0] logic</td><td><p>size of the abstract mem access debug command</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_write</td><td>in</td><td>logic</td><td><p>command is a write</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_type</td><td>in</td><td>[1:0] logic</td><td><p>command type</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_addr</td><td>in</td><td>[31:0] logic</td><td><p>command address</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_wrdata</td><td>in</td><td>[1:0] logic</td><td><p>command write data, for fence/fence_i</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_icaf</td><td>in</td><td>logic</td><td><p>icache access fault</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_icaf</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_icaf&#8203;_f1</td><td>in</td><td>logic</td><td><p>i0 has access fault on second fetch group</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_icaf&#8203;_f1</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_perr</td><td>in</td><td>logic</td><td><p>icache parity error</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_perr</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_sbecc</td><td>in</td><td>logic</td><td><p>icache/iccm single-bit error</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_sbecc</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_dbecc</td><td>in</td><td>logic</td><td><p>icache/iccm double-bit error</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_dbecc</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_dc3</td><td>in</td><td>logic</td><td><p>freeze pipe: decode -&gt; dc3</p></td></tr><tr><td>lsu&#8203;_idle&#8203;_any</td><td>in</td><td>logic</td><td><p>lsu idle for fence instructions</p></td></tr><tr><td>lsu&#8203;_halt&#8203;_idle&#8203;_any</td><td>in</td><td>logic</td><td><p>lsu idle for halting</p></td></tr><tr><td>i0&#8203;_brp</td><td>in</td><td>br_pkt_t</td><td><p>branch packet</p></td></tr><tr><td>i1&#8203;_brp</td><td>in</td><td>br_pkt_t</td><td></td></tr><tr><td>lsu&#8203;_error&#8203;_pkt&#8203;_dc3</td><td>in</td><td>lsu_error_pkt_t</td><td><p>LSU exception/error packet</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_load&#8203;_any</td><td>in</td><td>logic</td><td><p>LSU imprecise load bus error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_store&#8203;_any</td><td>in</td><td>logic</td><td><p>LSU imprecise store bus error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_addr&#8203;_any</td><td>in</td><td>[31:0] logic</td><td><p>LSU imprecise bus error address</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_external&#8203;_ints&#8203;_dc3</td><td>in</td><td>logic</td><td><p>load to side effect region</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_lower&#8203;_e4</td><td>in</td><td>logic</td><td><p>slot 0 flush for mp</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_lower&#8203;_e4</td><td>in</td><td>logic</td><td><p>slot 1 flush for mp</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_path&#8203;_e4</td><td>in</td><td>[31:1] logic</td><td><p>slot 0 flush target for mp</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_path&#8203;_e4</td><td>in</td><td>[31:1] logic</td><td><p>slot 1 flush target for mp</p></td></tr><tr><td>ifu&#8203;_illegal&#8203;_inst</td><td>in</td><td>[15:0] logic</td><td><p>16b opcode for illegal inst</p></td></tr><tr><td>exu&#8203;_div&#8203;_stall</td><td>in</td><td>logic</td><td><p>stall decode for div executing</p></td></tr><tr><td>exu&#8203;_div&#8203;_result</td><td>in</td><td>[31:0] logic</td><td><p>final div result</p></td></tr><tr><td>exu&#8203;_div&#8203;_finish</td><td>in</td><td>logic</td><td><p>cycle div finishes</p></td></tr><tr><td>exu&#8203;_mul&#8203;_result&#8203;_e3</td><td>in</td><td>[31:0] logic</td><td><p>32b mul result</p></td></tr><tr><td>exu&#8203;_csr&#8203;_rs1&#8203;_e1</td><td>in</td><td>[31:0] logic</td><td><p>rs1 for csr instruction</p></td></tr><tr><td>lsu&#8203;_result&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>load result</p></td></tr><tr><td>lsu&#8203;_result&#8203;_corr&#8203;_dc4</td><td>in</td><td>[31:0] logic</td><td><p>corrected load result</p></td></tr><tr><td>lsu&#8203;_load&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>This is for blocking loads</p></td></tr><tr><td>lsu&#8203;_store&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>This is for blocking stores</p></td></tr><tr><td>dma&#8203;_dccm&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>stall any load/store at decode, pmu event</p></td></tr><tr><td>dma&#8203;_iccm&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>iccm stalled, pmu event</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_sb&#8203;_error</td><td>in</td><td>logic</td><td><p>ICCM DMA single bit error</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_final</td><td>in</td><td>logic</td><td><p>slot0 flush</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_final</td><td>in</td><td>logic</td><td><p>slot1 flush</p></td></tr><tr><td>exu&#8203;_npc&#8203;_e4</td><td>in</td><td>[31:1] logic</td><td><p>next PC</p></td></tr><tr><td>exu&#8203;_flush&#8203;_final</td><td>in</td><td>logic</td><td><p>final flush</p></td></tr><tr><td>exu&#8203;_i0&#8203;_result&#8203;_e1</td><td>in</td><td>[31:0] logic</td><td><p>alu result e1</p></td></tr><tr><td>exu&#8203;_i1&#8203;_result&#8203;_e1</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>exu&#8203;_i0&#8203;_result&#8203;_e4</td><td>in</td><td>[31:0] logic</td><td><p>alu result e4</p></td></tr><tr><td>exu&#8203;_i1&#8203;_result&#8203;_e4</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_valid</td><td>in</td><td>logic</td><td><p>fetch valids to instruction buffer</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_valid</td><td>in</td><td>logic</td><td><p>fetch valids to instruction buffer</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_instr</td><td>in</td><td>[31:0] logic</td><td><p>fetch inst&#x27;s to instruction buffer</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_instr</td><td>in</td><td>[31:0] logic</td><td><p>fetch inst&#x27;s to instruction buffer</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_pc</td><td>in</td><td>[31:1] logic</td><td><p>pc&#x27;s for instruction buffer</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_pc</td><td>in</td><td>[31:1] logic</td><td><p>pc&#x27;s for instruction buffer</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_pc4</td><td>in</td><td>logic</td><td><p>indication of 4B or 2B for corresponding inst</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_pc4</td><td>in</td><td>logic</td><td><p>indication of 4B or 2B for corresponding inst</p></td></tr><tr><td>exu&#8203;_i0&#8203;_pc&#8203;_e1</td><td>in</td><td>[31:1] logic</td><td><p>pc&#x27;s for e1 from the alu&#x27;s</p></td></tr><tr><td>exu&#8203;_i1&#8203;_pc&#8203;_e1</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>mexintpend</td><td>in</td><td>logic</td><td><p>External interrupt pending</p></td></tr><tr><td>timer&#8203;_int</td><td>in</td><td>logic</td><td><p>Timer interrupt pending (from pin)</p></td></tr><tr><td>pic&#8203;_claimid</td><td>in</td><td>[7:0] logic</td><td><p>PIC claimid</p></td></tr><tr><td>pic&#8203;_pl</td><td>in</td><td>[3:0] logic</td><td><p>PIC priv level</p></td></tr><tr><td>mhwakeup</td><td>in</td><td>logic</td><td><p>High priority wakeup</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_meicurpl</td><td>out</td><td>[3:0] logic</td><td><p>to PIC, Current priv level</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_meipt</td><td>out</td><td>[3:0] logic</td><td><p>to PIC</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_debug&#8203;_rd&#8203;_data</td><td>in</td><td>[33:0] logic</td><td><p>diagnostic icache read data</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_debug&#8203;_rd&#8203;_data&#8203;_valid</td><td>in</td><td>logic</td><td><p>diagnostic icache read data valid</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_ic&#8203;_diag&#8203;_pkt</td><td>out</td><td>cache_debug_pkt_t</td><td><p>packet of DICAWICS, DICAD0/1, DICAGO info for icache diagnostics</p></td></tr><tr><td>dbg&#8203;_halt&#8203;_req</td><td>in</td><td>logic</td><td><p>DM requests a halt</p></td></tr><tr><td>dbg&#8203;_resume&#8203;_req</td><td>in</td><td>logic</td><td><p>DM requests a resume</p></td></tr><tr><td>ifu&#8203;_miss&#8203;_state&#8203;_idle</td><td>in</td><td>logic</td><td><p>I-side miss buffer empty</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_noredir&#8203;_wb</td><td>out</td><td>logic</td><td><p>Tell fetch to idle on this flush</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mpc&#8203;_halted&#8203;_only</td><td>out</td><td>logic</td><td><p>Core is halted only due to MPC</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dbg&#8203;_halted</td><td>out</td><td>logic</td><td><p>Core is halted and ready for debug command</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_pmu&#8203;_fw&#8203;_halted</td><td>out</td><td>logic</td><td><p>Core is halted due to Power management unit or firmware halt</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_debug&#8203;_mode</td><td>out</td><td>logic</td><td><p>Core is in debug mode</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_resume&#8203;_ack</td><td>out</td><td>logic</td><td><p>Resume acknowledge</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_leak&#8203;_one&#8203;_wb</td><td>out</td><td>logic</td><td><p>single step</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_err&#8203;_wb</td><td>out</td><td>logic</td><td><p>iside perr/ecc rfpc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_stall&#8203;_dma</td><td>out</td><td>logic</td><td><p>stall dma access when there&#x27;s a halt request</p></td></tr><tr><td>dec&#8203;_debug&#8203;_wdata&#8203;_rs1&#8203;_d</td><td>out</td><td>logic</td><td><p>insert debug write data into rs1 at decode</p></td></tr><tr><td>dec&#8203;_dbg&#8203;_rddata</td><td>out</td><td>[31:0] logic</td><td><p>debug command read data</p></td></tr><tr><td>dec&#8203;_dbg&#8203;_cmd&#8203;_done</td><td>out</td><td>logic</td><td><p>abstract command is done</p></td></tr><tr><td>dec&#8203;_dbg&#8203;_cmd&#8203;_fail</td><td>out</td><td>logic</td><td><p>abstract command failed (illegal reg address)</p></td></tr><tr><td>trigger&#8203;_pkt&#8203;_any</td><td>out</td><td>[3:0] trigger_pkt_t</td><td><p>info needed by debug trigger blocks</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_index&#8203;_e4</td><td>in</td><td>[5:4] logic</td><td><p>index</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_hist&#8203;_e4</td><td>in</td><td>[1:0] logic</td><td><p>history</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_bank&#8203;_e4</td><td>in</td><td>[1:0] logic</td><td><p>bank</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>error</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_start&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>start error</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_valid&#8203;_e4</td><td>in</td><td>logic</td><td><p>valid</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_mp&#8203;_e4</td><td>in</td><td>logic</td><td><p>mispredict</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_middle&#8203;_e4</td><td>in</td><td>logic</td><td><p>middle of bank</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_fghr&#8203;_e4</td><td>in</td><td>[4:0] logic</td><td><p>FGHR when predicted</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_index&#8203;_e4</td><td>in</td><td>[5:4] logic</td><td><p>index</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_hist&#8203;_e4</td><td>in</td><td>[1:0] logic</td><td><p>history</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_bank&#8203;_e4</td><td>in</td><td>[1:0] logic</td><td><p>bank</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>error</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_start&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>start error</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_valid&#8203;_e4</td><td>in</td><td>logic</td><td><p>valid</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_mp&#8203;_e4</td><td>in</td><td>logic</td><td><p>mispredict</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_middle&#8203;_e4</td><td>in</td><td>logic</td><td><p>middle of bank</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_fghr&#8203;_e4</td><td>in</td><td>[4:0] logic</td><td><p>FGHR when predicted</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_way&#8203;_e4</td><td>in</td><td>logic</td><td><p>way hit or repl</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_way&#8203;_e4</td><td>in</td><td>logic</td><td><p>way hit or repl</p></td></tr><tr><td>gpr&#8203;_i0&#8203;_rs1&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>gpr rs1 data</p></td></tr><tr><td>gpr&#8203;_i0&#8203;_rs2&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>gpr rs2 data</p></td></tr><tr><td>gpr&#8203;_i1&#8203;_rs1&#8203;_d</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>gpr&#8203;_i1&#8203;_rs2&#8203;_d</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_immed&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>immediate data</p></td></tr><tr><td>dec&#8203;_i1&#8203;_immed&#8203;_d</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_br&#8203;_immed&#8203;_d</td><td>out</td><td>[12:1] logic</td><td><p>br immediate data</p></td></tr><tr><td>dec&#8203;_i1&#8203;_br&#8203;_immed&#8203;_d</td><td>out</td><td>[12:1] logic</td><td></td></tr><tr><td>i0&#8203;_ap</td><td>out</td><td>alu_pkt_t</td><td><p>alu packet</p></td></tr><tr><td>i1&#8203;_ap</td><td>out</td><td>alu_pkt_t</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_alu&#8203;_decode&#8203;_d</td><td>out</td><td>logic</td><td><p>alu schedule on primary alu</p></td></tr><tr><td>dec&#8203;_i1&#8203;_alu&#8203;_decode&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_select&#8203;_pc&#8203;_d</td><td>out</td><td>logic</td><td><p>select pc onto rs1 for jal&#x27;s</p></td></tr><tr><td>dec&#8203;_i1&#8203;_select&#8203;_pc&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_pc&#8203;_d</td><td>out</td><td>[31:1] logic</td><td><p>pc&#x27;s at decode</p></td></tr><tr><td>dec&#8203;_i1&#8203;_pc&#8203;_d</td><td>out</td><td>[31:1] logic</td><td><p>pc&#x27;s at decode</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td><p>rs1 bypass enable</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td><p>rs2 bypass enable</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>rs1 bypass data</p></td></tr><tr><td>i0&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>rs2 bypass data</p></td></tr><tr><td>i1&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_d</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>i1&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_d</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_ib3&#8203;_valid&#8203;_d</td><td>out</td><td>logic</td><td><p>ib3 buffer valid</p></td></tr><tr><td>dec&#8203;_ib2&#8203;_valid&#8203;_d</td><td>out</td><td>logic</td><td><p>ib2 buffer valid</p></td></tr><tr><td>lsu&#8203;_p</td><td>out</td><td>lsu_pkt_t</td><td><p>lsu packet</p></td></tr><tr><td>mul&#8203;_p</td><td>out</td><td>mul_pkt_t</td><td><p>mul packet</p></td></tr><tr><td>div&#8203;_p</td><td>out</td><td>div_pkt_t</td><td><p>div packet</p></td></tr><tr><td>dec&#8203;_lsu&#8203;_offset&#8203;_d</td><td>out</td><td>[11:0] logic</td><td><p>12b offset for load/store addresses</p></td></tr><tr><td>dec&#8203;_i0&#8203;_lsu&#8203;_d</td><td>out</td><td>logic</td><td><p>is load/store</p></td></tr><tr><td>dec&#8203;_i1&#8203;_lsu&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>flush&#8203;_final&#8203;_e3</td><td>out</td><td>logic</td><td><p>final flush</p></td></tr><tr><td>i0&#8203;_flush&#8203;_final&#8203;_e3</td><td>out</td><td>logic</td><td><p>final flush from i0</p></td></tr><tr><td>dec&#8203;_csr&#8203;_ren&#8203;_d</td><td>out</td><td>logic</td><td><p>csr read enable</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_cancel&#8203;_e4</td><td>out</td><td>logic</td><td><p>Cancel lsu op at DC4 due to future trigger hit</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb</td><td>out</td><td>logic</td><td><p>tlu flush due to late mp, exception, rfpc, or int</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_path&#8203;_wb</td><td>out</td><td>[31:1] logic</td><td><p>tlu flush target</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>out</td><td>logic</td><td><p>I0 is flushed, don&#x27;t writeback any results to arch state</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>out</td><td>logic</td><td><p>I1 is flushed, don&#x27;t writeback any results to arch state</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_fence&#8203;_i&#8203;_wb</td><td>out</td><td>logic</td><td><p>flush is a fence_i rfnpc, flush icache</p></td></tr><tr><td>dec&#8203;_i0&#8203;_mul&#8203;_d</td><td>out</td><td>logic</td><td><p>chose which gpr value to use</p></td></tr><tr><td>dec&#8203;_i1&#8203;_mul&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_div&#8203;_d</td><td>out</td><td>logic</td><td><p>chose which gpr value to use</p></td></tr><tr><td>dec&#8203;_i1&#8203;_div&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_valid&#8203;_e1</td><td>out</td><td>logic</td><td><p>i1 valid at e1 stage</p></td></tr><tr><td>dec&#8203;_div&#8203;_decode&#8203;_e4</td><td>out</td><td>logic</td><td><p>div at e4 stage</p></td></tr><tr><td>pred&#8203;_correct&#8203;_npc&#8203;_e2</td><td>out</td><td>[31:1] logic</td><td><p>npc if prediction is correct at e2 stage</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e3</td><td>out</td><td>logic</td><td><p>rs1 bypass enable e3</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e3</td><td>out</td><td>logic</td><td><p>rs2 bypass enable e3</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e3</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e3</td><td>out</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e3</td><td>out</td><td>[31:0] logic</td><td><p>rs1 bypass data e3</p></td></tr><tr><td>i0&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e3</td><td>out</td><td>[31:0] logic</td><td><p>rs2 bypass data e3</p></td></tr><tr><td>i1&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e3</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>i1&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e3</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_sec&#8203;_decode&#8203;_e3</td><td>out</td><td>logic</td><td><p>secondary decode e3</p></td></tr><tr><td>dec&#8203;_i1&#8203;_sec&#8203;_decode&#8203;_e3</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_pc&#8203;_e3</td><td>out</td><td>[31:1] logic</td><td><p>pc at e3</p></td></tr><tr><td>dec&#8203;_i1&#8203;_pc&#8203;_e3</td><td>out</td><td>[31:1] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e2</td><td>out</td><td>logic</td><td><p>rs1 bypass enable e2</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e2</td><td>out</td><td>logic</td><td><p>rs2 bypass enable e2</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e2</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e2</td><td>out</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td><p>rs1 bypass data e2</p></td></tr><tr><td>i0&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td><p>rs2 bypass data e2</p></td></tr><tr><td>i1&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>i1&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_br0&#8203;_wb&#8203;_pkt</td><td>out</td><td>br_tlu_pkt_t</td><td><p>slot 0 branch predictor update packet</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br1&#8203;_wb&#8203;_pkt</td><td>out</td><td>br_tlu_pkt_t</td><td><p>slot 1 branch predictor update packet</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt0</td><td>out</td><td>[1:0] logic</td><td><p>toggles when perf counter 0 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt1</td><td>out</td><td>[1:0] logic</td><td><p>toggles when perf counter 1 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt2</td><td>out</td><td>[1:0] logic</td><td><p>toggles when perf counter 2 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt3</td><td>out</td><td>[1:0] logic</td><td><p>toggles when perf counter 3 has an event inc</p></td></tr><tr><td>i0&#8203;_predict&#8203;_p&#8203;_d</td><td>out</td><td>predict_pkt_t</td><td><p>prediction packet to alus</p></td></tr><tr><td>i1&#8203;_predict&#8203;_p&#8203;_d</td><td>out</td><td>predict_pkt_t</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_lsu&#8203;_decode&#8203;_d</td><td>out</td><td>logic</td><td><p>load/store decode</p></td></tr><tr><td>i0&#8203;_result&#8203;_e4&#8203;_eff</td><td>out</td><td>[31:0] logic</td><td><p>alu result e4</p></td></tr><tr><td>i1&#8203;_result&#8203;_e4&#8203;_eff</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_valid&#8203;_e4</td><td>out</td><td>logic</td><td><p>slot 0 instruction is valid at e4</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_valid&#8203;_e4</td><td>out</td><td>logic</td><td><p>slot 1 instruction is valid at e4, implies i0_valid_e4</p></td></tr><tr><td>i0&#8203;_result&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td><p>i0 result data e2</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mrac&#8203;_ff</td><td>out</td><td>[31:0] logic</td><td><p>CSR for memory region control</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_pc&#8203;_e4</td><td>out</td><td>[31:1] logic</td><td><p>pc e4</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_pc&#8203;_e4</td><td>out</td><td>[31:1] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_data&#8203;_en</td><td>out</td><td>[4:2] logic</td><td><p>clock-gate control logic</p></td></tr><tr><td>dec&#8203;_i0&#8203;_ctl&#8203;_en</td><td>out</td><td>[4:1] logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_data&#8203;_en</td><td>out</td><td>[4:2] logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_ctl&#8203;_en</td><td>out</td><td>[4:1] logic</td><td></td></tr><tr><td>dec&#8203;_nonblock&#8203;_load&#8203;_freeze&#8203;_dc2</td><td>out</td><td>logic</td><td><p>lsu must freeze nonblock load due to younger dependency in pipe</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_cinst</td><td>in</td><td>[15:0] logic</td><td><p>16b compressed instruction</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_cinst</td><td>in</td><td>[15:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_trace&#8203;_pkt</td><td>out</td><td>trace_pkt_t</td><td><p>trace packet</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_sideeffect&#8203;_posted&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable posted writes to side-effect address</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable core ECC</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_sec&#8203;_alu&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable secondary ALU</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_non&#8203;_blocking&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable non blocking loads</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_fast&#8203;_div&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable fast divider</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_bpred&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable branch prediction</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_wb&#8203;_coalescing&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable writebuffer coalescing</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_ld&#8203;_miss&#8203;_byp&#8203;_wb&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable loads miss bypass write buffer</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dma&#8203;_qos&#8203;_prty</td><td>out</td><td>[2:0] logic</td><td><p>DMA QoS priority coming from MFDC 18:16</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_misc&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override misc clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_exu&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override exu clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_ifu&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override fetch clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_lsu&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override load/store clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_bus&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override bus clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_pic&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override PIC clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dccm&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override DCCM clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_icm&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override ICCM clock domain gating</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVdecdec.svid1-19x.instantiations"><h3>Instantiations</h3><ul><li>instbuff : <a href="#platform:resourceSweRVdecdec_ib_ctl.svid1-25x">dec&#8203;_ib&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>decode : <a href="#platform:resourceSweRVdecdec_decode_ctl.svid1-dej">dec&#8203;_decode&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>tlu : <a href="#platform:resourceSweRVdecdec_tlu_ctl.svid1-cpc">dec&#8203;_tlu&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>arf : <a href="#platform:resourceSweRVdecdec_gpr_ctl.svid1-lm">dec&#8203;_gpr&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dec&#8203;_trigger : <a href="#platform:resourceSweRVdecdec_trigger.svid1-7y">dec&#8203;_trigger</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVdecdec.svid1-19x.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.dec.svg"></div></div><div class="module" id="platform:resourceSweRVdecdec_decode_ctl.sviddek-gmo"><h2>Module dec&#8203;_dec&#8203;_ctl</h2><p>This design unit is implemented in <code>dec&#8203;_decode&#8203;_ctl.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVdecdec_decode_ctl.sviddek-gmo.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVdecdec_decode_ctl.sviddek-gmo.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>inst</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>out</td><td>out</td><td>dec_pkt_t</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVdecdec_decode_ctl.sviddek-gmo.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.dec_dec_ctl.svg"></div></div><div class="module" id="platform:resourceSweRVdecdec_decode_ctl.svid1-dej"><h2>Module dec&#8203;_decode&#8203;_ctl</h2><p>This design unit is implemented in <code>dec&#8203;_decode&#8203;_ctl.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVdecdec_decode_ctl.svid1-dej.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVdecdec_decode_ctl.svid1-dej.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>NBLOAD&#8203;_SIZE</td><td>unknown</td><td>8</td><td></td></tr><tr><td>NBLOAD&#8203;_SIZE&#8203;_MSB</td><td>unknown</td><td>8-1</td><td></td></tr><tr><td>NBLOAD&#8203;_TAG&#8203;_MSB</td><td>unknown</td><td>3-1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVdecdec_decode_ctl.svid1-dej.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>dec&#8203;_i0&#8203;_cinst&#8203;_d</td><td>in</td><td>[15:0] logic</td><td><p>16b compressed instruction</p></td></tr><tr><td>dec&#8203;_i1&#8203;_cinst&#8203;_d</td><td>in</td><td>[15:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_inst&#8203;_wb1</td><td>out</td><td>[31:0] logic</td><td><p>32b instruction at wb+1 for trace encoder</p></td></tr><tr><td>dec&#8203;_i1&#8203;_inst&#8203;_wb1</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_pc&#8203;_wb1</td><td>out</td><td>[31:1] logic</td><td><p>31b pc at wb+1 for trace encoder</p></td></tr><tr><td>dec&#8203;_i1&#8203;_pc&#8203;_wb1</td><td>out</td><td>[31:1] logic</td><td></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_valid&#8203;_dc3</td><td>in</td><td>logic</td><td><p>valid nonblock load at dc3</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_tag&#8203;_dc3</td><td>in</td><td>[3-1:0] logic</td><td><p>-&gt; corresponding tag</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_dc5</td><td>in</td><td>logic</td><td><p>invalidate request for nonblock load dc5</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_tag&#8203;_dc5</td><td>in</td><td>[3-1:0] logic</td><td><p>-&gt; corresponding tag</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_valid</td><td>in</td><td>logic</td><td><p>valid nonblock load data back</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_error</td><td>in</td><td>logic</td><td><p>nonblock load bus error</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_tag</td><td>in</td><td>[3-1:0] logic</td><td><p>-&gt; corresponding tag</p></td></tr><tr><td>dec&#8203;_i0&#8203;_trigger&#8203;_match&#8203;_d</td><td>in</td><td>[3:0] logic</td><td><p>i0 decode trigger matches</p></td></tr><tr><td>dec&#8203;_i1&#8203;_trigger&#8203;_match&#8203;_d</td><td>in</td><td>[3:0] logic</td><td><p>i1 decode trigger matches</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_wr&#8203;_pause&#8203;_wb</td><td>in</td><td>logic</td><td><p>pause instruction at wb</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_pipelining&#8203;_disable</td><td>in</td><td>logic</td><td><p>pipeline disable - presync, i0 decode only</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dual&#8203;_issue&#8203;_disable</td><td>in</td><td>logic</td><td><p>i0 decode only</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_sec&#8203;_alu&#8203;_disable</td><td>in</td><td>logic</td><td><p>no alu ops sent to secondary alus</p></td></tr><tr><td>lsu&#8203;_trigger&#8203;_match&#8203;_dc3</td><td>in</td><td>[3:0] logic</td><td><p>lsu trigger matches</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_misaligned&#8203;_dc3</td><td>in</td><td>logic</td><td><p>perf mon: load/store misalign</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_debug&#8203;_stall</td><td>in</td><td>logic</td><td><p>debug stall decode</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_leak&#8203;_one&#8203;_wb</td><td>in</td><td>logic</td><td><p>leak1 instruction</p></td></tr><tr><td>dec&#8203;_debug&#8203;_fence&#8203;_d</td><td>in</td><td>logic</td><td><p>debug fence instruction</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_wrdata</td><td>in</td><td>[1:0] logic</td><td><p>disambiguate fence, fence_i</p></td></tr><tr><td>dec&#8203;_i0&#8203;_icaf&#8203;_d</td><td>in</td><td>logic</td><td><p>icache access fault</p></td></tr><tr><td>dec&#8203;_i1&#8203;_icaf&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_icaf&#8203;_f1&#8203;_d</td><td>in</td><td>logic</td><td><p>i0 instruction access fault at decode for f1 fetch group</p></td></tr><tr><td>dec&#8203;_i0&#8203;_perr&#8203;_d</td><td>in</td><td>logic</td><td><p>icache parity error</p></td></tr><tr><td>dec&#8203;_i1&#8203;_perr&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_sbecc&#8203;_d</td><td>in</td><td>logic</td><td><p>icache/iccm single-bit error</p></td></tr><tr><td>dec&#8203;_i1&#8203;_sbecc&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_dbecc&#8203;_d</td><td>in</td><td>logic</td><td><p>icache/iccm double-bit error</p></td></tr><tr><td>dec&#8203;_i1&#8203;_dbecc&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_brp</td><td>in</td><td>br_pkt_t</td><td><p>branch packet</p></td></tr><tr><td>dec&#8203;_i1&#8203;_brp</td><td>in</td><td>br_pkt_t</td><td></td></tr><tr><td>ifu&#8203;_illegal&#8203;_inst</td><td>in</td><td>[15:0] logic</td><td><p>16b illegal inst from aligner</p></td></tr><tr><td>dec&#8203;_i0&#8203;_pc&#8203;_d</td><td>in</td><td>[31:1] logic</td><td><p>pc</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_dc3</td><td>in</td><td>logic</td><td><p>freeze pipe: decode -&gt; dc3</p></td></tr><tr><td>lsu&#8203;_halt&#8203;_idle&#8203;_any</td><td>in</td><td>logic</td><td><p>lsu idle: if fence instr &amp; ~lsu_halt_idle_any then stall decode</p></td></tr><tr><td>lsu&#8203;_load&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>stall any store at load</p></td></tr><tr><td>lsu&#8203;_store&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>stall any store at decode</p></td></tr><tr><td>dma&#8203;_dccm&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>stall any load/store at decode</p></td></tr><tr><td>exu&#8203;_div&#8203;_finish</td><td>in</td><td>logic</td><td><p>div finish this cycle</p></td></tr><tr><td>exu&#8203;_div&#8203;_stall</td><td>in</td><td>logic</td><td><p>div executing: stall decode</p></td></tr><tr><td>exu&#8203;_div&#8203;_result</td><td>in</td><td>[31:0] logic</td><td><p>div result</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>in</td><td>logic</td><td><p>I0 is flushed, don&#x27;t writeback any results to arch state</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>in</td><td>logic</td><td><p>I1 is flushed, don&#x27;t writeback any results to arch state</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb</td><td>in</td><td>logic</td><td><p>trap lower flush</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_pause&#8203;_wb</td><td>in</td><td>logic</td><td><p>don&#x27;t clear pause state on initial lower flush</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_presync&#8203;_d</td><td>in</td><td>logic</td><td><p>CSR read needs to be presync&#x27;d</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_postsync&#8203;_d</td><td>in</td><td>logic</td><td><p>CSR ops that need to be postsync&#x27;d</p></td></tr><tr><td>exu&#8203;_mul&#8203;_result&#8203;_e3</td><td>in</td><td>[31:0] logic</td><td><p>multiply result</p></td></tr><tr><td>dec&#8203;_i0&#8203;_pc4&#8203;_d</td><td>in</td><td>logic</td><td><p>inst is 4B inst else 2B</p></td></tr><tr><td>dec&#8203;_i1&#8203;_pc4&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_csr&#8203;_rddata&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>csr read data at wb</p></td></tr><tr><td>dec&#8203;_csr&#8203;_legal&#8203;_d</td><td>in</td><td>logic</td><td><p>csr indicates legal operation</p></td></tr><tr><td>exu&#8203;_csr&#8203;_rs1&#8203;_e1</td><td>in</td><td>[31:0] logic</td><td><p>rs1 for csr instr</p></td></tr><tr><td>lsu&#8203;_result&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>load result</p></td></tr><tr><td>lsu&#8203;_result&#8203;_corr&#8203;_dc4</td><td>in</td><td>[31:0] logic</td><td><p>corrected load result</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_final</td><td>in</td><td>logic</td><td><p>lower flush or i0 flush at e2</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_final</td><td>in</td><td>logic</td><td><p>lower flush or i1 flush at e2</p></td></tr><tr><td>exu&#8203;_i0&#8203;_pc&#8203;_e1</td><td>in</td><td>[31:1] logic</td><td><p>pcs at e1</p></td></tr><tr><td>exu&#8203;_i1&#8203;_pc&#8203;_e1</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_instr&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>inst at decode</p></td></tr><tr><td>dec&#8203;_i1&#8203;_instr&#8203;_d</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_ib0&#8203;_valid&#8203;_d</td><td>in</td><td>logic</td><td><p>inst valid at decode</p></td></tr><tr><td>dec&#8203;_ib1&#8203;_valid&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>exu&#8203;_i0&#8203;_result&#8203;_e1</td><td>in</td><td>[31:0] logic</td><td><p>from primary alu&#x27;s</p></td></tr><tr><td>exu&#8203;_i1&#8203;_result&#8203;_e1</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>exu&#8203;_i0&#8203;_result&#8203;_e4</td><td>in</td><td>[31:0] logic</td><td><p>from secondary alu&#x27;s</p></td></tr><tr><td>exu&#8203;_i1&#8203;_result&#8203;_e4</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td><p>for rvdffe&#x27;s</p></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td><p>clk except for halt / pause</p></td></tr><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td><p>free running clock</p></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td><p>test stuff</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td><p>rs1 enable at decode</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_d</td><td>out</td><td>[4:0] logic</td><td><p>rs1 logical source</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_d</td><td>out</td><td>[4:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_immed&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>32b immediate data decode</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_d</td><td>out</td><td>[4:0] logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_d</td><td>out</td><td>[4:0] logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_immed&#8203;_d</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_br&#8203;_immed&#8203;_d</td><td>out</td><td>[12:1] logic</td><td><p>12b branch immediate</p></td></tr><tr><td>dec&#8203;_i1&#8203;_br&#8203;_immed&#8203;_d</td><td>out</td><td>[12:1] logic</td><td></td></tr><tr><td>i0&#8203;_ap</td><td>out</td><td>alu_pkt_t</td><td><p>alu packets</p></td></tr><tr><td>i1&#8203;_ap</td><td>out</td><td>alu_pkt_t</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_decode&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 decode</p></td></tr><tr><td>dec&#8203;_i1&#8203;_decode&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_ib0&#8203;_valid&#8203;_eff&#8203;_d</td><td>out</td><td>logic</td><td><p>effective valid taking decode into account</p></td></tr><tr><td>dec&#8203;_ib1&#8203;_valid&#8203;_eff&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_alu&#8203;_decode&#8203;_d</td><td>out</td><td>logic</td><td><p>decode to primary alu&#x27;s</p></td></tr><tr><td>dec&#8203;_i1&#8203;_alu&#8203;_decode&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>i0 rs1 bypass data</p></td></tr><tr><td>i0&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>i0 rs2 bypass data</p></td></tr><tr><td>i1&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_d</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>i1&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_d</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_waddr&#8203;_wb</td><td>out</td><td>[4:0] logic</td><td><p>i0 logical source to write to gpr&#x27;s</p></td></tr><tr><td>dec&#8203;_i0&#8203;_wen&#8203;_wb</td><td>out</td><td>logic</td><td><p>i0 write enable</p></td></tr><tr><td>dec&#8203;_i0&#8203;_wdata&#8203;_wb</td><td>out</td><td>[31:0] logic</td><td><p>i0 write data</p></td></tr><tr><td>dec&#8203;_i1&#8203;_waddr&#8203;_wb</td><td>out</td><td>[4:0] logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_wen&#8203;_wb</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_wdata&#8203;_wb</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_select&#8203;_pc&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 select pc for rs1 - branches</p></td></tr><tr><td>dec&#8203;_i1&#8203;_select&#8203;_pc&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 rs1 bypass enable</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 rs2 bypass enable</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_p</td><td>out</td><td>lsu_pkt_t</td><td><p>load/store packet</p></td></tr><tr><td>mul&#8203;_p</td><td>out</td><td>mul_pkt_t</td><td><p>multiply packet</p></td></tr><tr><td>div&#8203;_p</td><td>out</td><td>div_pkt_t</td><td><p>divide packet</p></td></tr><tr><td>dec&#8203;_lsu&#8203;_offset&#8203;_d</td><td>out</td><td>[11:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_lsu&#8203;_d</td><td>out</td><td>logic</td><td><p>chose which gpr value to use</p></td></tr><tr><td>dec&#8203;_i1&#8203;_lsu&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_mul&#8203;_d</td><td>out</td><td>logic</td><td><p>chose which gpr value to use</p></td></tr><tr><td>dec&#8203;_i1&#8203;_mul&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_div&#8203;_d</td><td>out</td><td>logic</td><td><p>chose which gpr value to use</p></td></tr><tr><td>dec&#8203;_i1&#8203;_div&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>flush&#8203;_final&#8203;_e3</td><td>out</td><td>logic</td><td><p>flush final at e3: i0  or i1</p></td></tr><tr><td>i0&#8203;_flush&#8203;_final&#8203;_e3</td><td>out</td><td>logic</td><td><p>i0 flush final at e3</p></td></tr><tr><td>dec&#8203;_csr&#8203;_ren&#8203;_d</td><td>out</td><td>logic</td><td><p>valid csr decode</p></td></tr><tr><td>dec&#8203;_csr&#8203;_wen&#8203;_unq&#8203;_d</td><td>out</td><td>logic</td><td><p>valid csr with write - for csr legal</p></td></tr><tr><td>dec&#8203;_csr&#8203;_any&#8203;_unq&#8203;_d</td><td>out</td><td>logic</td><td><p>valid csr - for csr legal</p></td></tr><tr><td>dec&#8203;_csr&#8203;_wen&#8203;_wb</td><td>out</td><td>logic</td><td><p>csr write enable at wb</p></td></tr><tr><td>dec&#8203;_csr&#8203;_rdaddr&#8203;_d</td><td>out</td><td>[11:0] logic</td><td><p>read address for csr</p></td></tr><tr><td>dec&#8203;_csr&#8203;_wraddr&#8203;_wb</td><td>out</td><td>[11:0] logic</td><td><p>write address for csr</p></td></tr><tr><td>dec&#8203;_csr&#8203;_wrdata&#8203;_wb</td><td>out</td><td>[31:0] logic</td><td><p>csr write data at wb</p></td></tr><tr><td>dec&#8203;_csr&#8203;_stall&#8203;_int&#8203;_ff</td><td>out</td><td>logic</td><td><p>csr is mie/mstatus</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_valid&#8203;_e4</td><td>out</td><td>logic</td><td><p>i0 valid inst at e4</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_valid&#8203;_e4</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_packet&#8203;_e4</td><td>out</td><td>trap_pkt_t</td><td><p>trap packet</p></td></tr><tr><td>dec&#8203;_fence&#8203;_pending</td><td>out</td><td>logic</td><td><p>tell TLU to stall DMA</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_pc&#8203;_e4</td><td>out</td><td>[31:1] logic</td><td><p>i0 trap pc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_pc&#8203;_e4</td><td>out</td><td>[31:1] logic</td><td></td></tr><tr><td>dec&#8203;_illegal&#8203;_inst</td><td>out</td><td>[31:0] logic</td><td><p>illegal inst</p></td></tr><tr><td>dec&#8203;_i1&#8203;_valid&#8203;_e1</td><td>out</td><td>logic</td><td><p>i1 valid e1</p></td></tr><tr><td>dec&#8203;_div&#8203;_decode&#8203;_e4</td><td>out</td><td>logic</td><td><p>i0 div e4</p></td></tr><tr><td>pred&#8203;_correct&#8203;_npc&#8203;_e2</td><td>out</td><td>[31:1] logic</td><td><p>npc e2 if the prediction is correct</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e3</td><td>out</td><td>logic</td><td><p>i0 rs1 bypass enables e3</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e3</td><td>out</td><td>logic</td><td><p>i1 rs1 bypass enables e3</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e3</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e3</td><td>out</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e3</td><td>out</td><td>[31:0] logic</td><td><p>i0 rs1 bypass data e3</p></td></tr><tr><td>i0&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e3</td><td>out</td><td>[31:0] logic</td><td><p>i1 rs1 bypass data e3</p></td></tr><tr><td>i1&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e3</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>i1&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e3</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_sec&#8203;_decode&#8203;_e3</td><td>out</td><td>logic</td><td><p>i0 secondary alu e3</p></td></tr><tr><td>dec&#8203;_i1&#8203;_sec&#8203;_decode&#8203;_e3</td><td>out</td><td>logic</td><td><p>i1 secondary alu e3</p></td></tr><tr><td>dec&#8203;_i0&#8203;_pc&#8203;_e3</td><td>out</td><td>[31:1] logic</td><td><p>i0 pc e3</p></td></tr><tr><td>dec&#8203;_i1&#8203;_pc&#8203;_e3</td><td>out</td><td>[31:1] logic</td><td><p>i1 pc e3</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e2</td><td>out</td><td>logic</td><td><p>i0 rs1 bypass enable e2</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e2</td><td>out</td><td>logic</td><td><p>i0 rs2 bypass enable e2</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e2</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e2</td><td>out</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td><p>i0 rs1 bypass data e2</p></td></tr><tr><td>i0&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td><p>i0 rs2 bypass data e2</p></td></tr><tr><td>i1&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>i1&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>i0&#8203;_predict&#8203;_p&#8203;_d</td><td>out</td><td>predict_pkt_t</td><td><p>i0 predict packet decode</p></td></tr><tr><td>i1&#8203;_predict&#8203;_p&#8203;_d</td><td>out</td><td>predict_pkt_t</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_lsu&#8203;_decode&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 lsu decode</p></td></tr><tr><td>i0&#8203;_result&#8203;_e4&#8203;_eff</td><td>out</td><td>[31:0] logic</td><td><p>i0 e4 result taking freeze into account</p></td></tr><tr><td>i1&#8203;_result&#8203;_e4&#8203;_eff</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>i0&#8203;_result&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td><p>i0 result e2</p></td></tr><tr><td>dec&#8203;_i0&#8203;_data&#8203;_en</td><td>out</td><td>[4:2] logic</td><td><p>clock-gating logic</p></td></tr><tr><td>dec&#8203;_i0&#8203;_ctl&#8203;_en</td><td>out</td><td>[4:1] logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_data&#8203;_en</td><td>out</td><td>[4:2] logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_ctl&#8203;_en</td><td>out</td><td>[4:1] logic</td><td></td></tr><tr><td>dec&#8203;_pmu&#8203;_instr&#8203;_decoded</td><td>out</td><td>[1:0] logic</td><td><p>number of instructions decode this cycle encoded</p></td></tr><tr><td>dec&#8203;_pmu&#8203;_decode&#8203;_stall</td><td>out</td><td>logic</td><td><p>decode is stalled</p></td></tr><tr><td>dec&#8203;_pmu&#8203;_presync&#8203;_stall</td><td>out</td><td>logic</td><td><p>decode has presync stall</p></td></tr><tr><td>dec&#8203;_pmu&#8203;_postsync&#8203;_stall</td><td>out</td><td>logic</td><td><p>decode has postsync stall</p></td></tr><tr><td>dec&#8203;_nonblock&#8203;_load&#8203;_wen</td><td>out</td><td>logic</td><td><p>write enable for nonblock load</p></td></tr><tr><td>dec&#8203;_nonblock&#8203;_load&#8203;_waddr</td><td>out</td><td>[4:0] logic</td><td><p>logical write addr for nonblock load</p></td></tr><tr><td>dec&#8203;_nonblock&#8203;_load&#8203;_freeze&#8203;_dc2</td><td>out</td><td>logic</td><td><p>lsu must freeze nonblock load due to younger dependency in pipe</p></td></tr><tr><td>dec&#8203;_pause&#8203;_state</td><td>out</td><td>logic</td><td><p>core in pause state</p></td></tr><tr><td>dec&#8203;_pause&#8203;_state&#8203;_cg</td><td>out</td><td>logic</td><td><p>pause state for clock-gating</p></td></tr><tr><td>dec&#8203;_i0&#8203;_load&#8203;_e4</td><td>out</td><td>logic</td><td><p>pipe down if load is i0 or not in case of lsu_freeze</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVdecdec_decode_ctl.svid1-dej.instantiations"><h3>Instantiations</h3><ul><li>e1loadff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e2loadff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e4nbloadff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wbnbloadff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_dec : <a href="#platform:resourceSweRVdecdec_decode_ctl.sviddek-gmo">dec&#8203;_dec&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_dec : <a href="#platform:resourceSweRVdecdec_decode_ctl.sviddek-gmo">dec&#8203;_dec&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_idle&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>leak1&#8203;_i1&#8203;_stall&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>leak1&#8203;_i0&#8203;_stall&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>csrmiscff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>csr&#8203;_data&#8203;_e1ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pause&#8203;_state&#8203;_f : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pause&#8203;_state&#8203;_wb&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>write&#8203;_csr&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li><p>will hold until write-back at which time the CSR will be updated while GPR is possibly written with prior CSR</p></li></ul></ul><ul><li>illegal&#8203;_any&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>illegal&#8203;_lockout&#8203;_any&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>postsync&#8203;_stallff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>flushff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>freezeff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>freeze&#8203;_i0&#8203;_e4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>freeze&#8203;_i1&#8203;_e4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>freeze&#8203;_i0&#8203;_wbff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>freeze&#8203;_i1&#8203;_wbff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>trap&#8203;_e1ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>trap&#8203;_e2ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>trap&#8203;_e3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>trap&#8203;_e4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>freeze&#8203;_before&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>freeze&#8203;_e4&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e4&#8203;_trigger&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_e1c&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_e2c&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_e3c&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_e4c&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_wbc&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_e1c&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_e2c&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_e3c&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_e4c&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_wbc&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0cg0ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0cg1ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1cg0ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1cg1ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e1ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e2ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wbff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>divstallff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>divpcff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>divtriggerff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>divwbaddrff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>divwbff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li><p>active_clk -&gt; used for clockgating for wb stage ctl logic</p></li></ul></ul><ul><li>i0e2resultff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li><p>pipe the results down the pipe</p></li></ul></ul><ul><li>i1e2resultff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0e3resultff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1e3resultff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0e4resultff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1e4resultff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0wbresultff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1wbresultff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e1brpcff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e2brpcff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>divinstff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0e1instff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0e2instff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0e3instff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0e4instff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0wbinstff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0wb1instff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1e1instff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1e2instff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1e3instff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1e4instff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1wbinstff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1wb1instff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0wbpcff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0wb1pcff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1wb1pcff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0e2pcff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0e3pcff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0e4pcff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1e2pcff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1e3pcff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1e4pcff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibradder&#8203;_correct : <a href="#platform:resourceSweRVlibbeh_lib.svidhb-lm">rvbradder</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1wbpcff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li><p>needed for debug triggers</p></li></ul></ul></div><div id="platform:resourceSweRVdecdec_decode_ctl.svid1-dej.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.dec_decode_ctl.svg"></div><div id="platform:resourceSweRVdecdec_decode_ctl.svid1-dej.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRVdecdec_gpr_ctl.svid1-lm"><h2>Module dec&#8203;_gpr&#8203;_ctl</h2><p>This design unit is implemented in <code>dec&#8203;_gpr&#8203;_ctl.sv</code></p><p>This file depends on: <code>beh_lib.sv</code></p><div id="platform:resourceSweRVdecdec_gpr_ctl.svid1-lm.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVdecdec_gpr_ctl.svid1-lm.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>GPR&#8203;_BANKS</td><td>unknown</td><td>1</td><td></td></tr><tr><td>GPR&#8203;_BANKS&#8203;_LOG2</td><td>unknown</td><td>1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVdecdec_gpr_ctl.svid1-lm.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>raddr0</td><td>in</td><td>[4:0] logic</td><td><p>logical read addresses</p></td></tr><tr><td>raddr1</td><td>in</td><td>[4:0] logic</td><td></td></tr><tr><td>raddr2</td><td>in</td><td>[4:0] logic</td><td></td></tr><tr><td>raddr3</td><td>in</td><td>[4:0] logic</td><td></td></tr><tr><td>rden0</td><td>in</td><td>logic</td><td><p>read enables</p></td></tr><tr><td>rden1</td><td>in</td><td>logic</td><td></td></tr><tr><td>rden2</td><td>in</td><td>logic</td><td></td></tr><tr><td>rden3</td><td>in</td><td>logic</td><td></td></tr><tr><td>waddr0</td><td>in</td><td>[4:0] logic</td><td><p>logical write addresses</p></td></tr><tr><td>waddr1</td><td>in</td><td>[4:0] logic</td><td></td></tr><tr><td>waddr2</td><td>in</td><td>[4:0] logic</td><td></td></tr><tr><td>wen0</td><td>in</td><td>logic</td><td><p>write enables</p></td></tr><tr><td>wen1</td><td>in</td><td>logic</td><td></td></tr><tr><td>wen2</td><td>in</td><td>logic</td><td></td></tr><tr><td>wd0</td><td>in</td><td>[31:0] logic</td><td><p>write data</p></td></tr><tr><td>wd1</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>wd2</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>wen&#8203;_bank&#8203;_id</td><td>in</td><td>logic</td><td><p>write enable for banks</p></td></tr><tr><td>wr&#8203;_bank&#8203;_id</td><td>in</td><td>[GPR_BANKS_LOG2-1:0] logic</td><td><p>read enable for banks</p></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>rd0</td><td>out</td><td>[31:0] logic</td><td><p>read data</p></td></tr><tr><td>rd1</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>rd2</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>rd3</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVdecdec_gpr_ctl.svid1-lm.instantiations"><h3>Instantiations</h3><ul><li>bankid&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li><p>assign gpr_bank_id[GPR_BANKS_LOG2-1:0] = &#x27;0;</p></li></ul></ul></div><div id="platform:resourceSweRVdecdec_gpr_ctl.svid1-lm.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.dec_gpr_ctl.svg"></div><div id="platform:resourceSweRVdecdec_gpr_ctl.svid1-lm.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>always_comb begin</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRVdecdec_ib_ctl.svid1-25x"><h2>Module dec&#8203;_ib&#8203;_ctl</h2><p>This design unit is implemented in <code>dec&#8203;_ib&#8203;_ctl.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVdecdec_ib_ctl.svid1-25x.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVdecdec_ib_ctl.svid1-25x.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVdecdec_ib_ctl.svid1-25x.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td><p>free clk</p></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td><p>active clk if not halt / pause</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_valid</td><td>in</td><td>logic</td><td><p>valid dbg cmd</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_write</td><td>in</td><td>logic</td><td><p>dbg cmd is write</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_type</td><td>in</td><td>[1:0] logic</td><td><p>dbg type</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_size</td><td>in</td><td>[1:0] logic</td><td><p>00 - 1B, 01 - 2B, 10 - 4B, 11 - reserved</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_addr</td><td>in</td><td>[31:0] logic</td><td><p>expand to 31:0</p></td></tr><tr><td>exu&#8203;_flush&#8203;_final</td><td>in</td><td>logic</td><td><p>all flush sources: primary/secondary alu&#x27;s, trap</p></td></tr><tr><td>dec&#8203;_ib0&#8203;_valid&#8203;_eff&#8203;_d</td><td>in</td><td>logic</td><td><p>effective valid taking decode into account</p></td></tr><tr><td>dec&#8203;_ib1&#8203;_valid&#8203;_eff&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_brp</td><td>in</td><td>br_pkt_t</td><td><p>i0 branch packet from aligner</p></td></tr><tr><td>i1&#8203;_brp</td><td>in</td><td>br_pkt_t</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_pc4</td><td>in</td><td>logic</td><td><p>i0 is 4B inst else 2B</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_pc4</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_valid</td><td>in</td><td>logic</td><td><p>i0 valid from ifu</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_valid</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_icaf</td><td>in</td><td>logic</td><td><p>i0 instruction access fault</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_icaf</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_icaf&#8203;_f1</td><td>in</td><td>logic</td><td><p>i0 has access fault on second fetch group</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_icaf&#8203;_f1</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_perr</td><td>in</td><td>logic</td><td><p>i0 instruction parity error</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_perr</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_sbecc</td><td>in</td><td>logic</td><td><p>i0 single-bit error</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_sbecc</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_dbecc</td><td>in</td><td>logic</td><td><p>i0 double-bit error</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_dbecc</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_instr</td><td>in</td><td>[31:0] logic</td><td><p>i0 instruction from the aligner</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_instr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_pc</td><td>in</td><td>[31:1] logic</td><td><p>i0 pc from the aligner</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_pc</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_decode&#8203;_d</td><td>in</td><td>logic</td><td><p>i0 decode</p></td></tr><tr><td>dec&#8203;_i1&#8203;_decode&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>test stuff</p></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_ib3&#8203;_valid&#8203;_d</td><td>out</td><td>logic</td><td><p>ib3 valid</p></td></tr><tr><td>dec&#8203;_ib2&#8203;_valid&#8203;_d</td><td>out</td><td>logic</td><td><p>ib2 valid</p></td></tr><tr><td>dec&#8203;_ib1&#8203;_valid&#8203;_d</td><td>out</td><td>logic</td><td><p>ib1 valid</p></td></tr><tr><td>dec&#8203;_ib0&#8203;_valid&#8203;_d</td><td>out</td><td>logic</td><td><p>ib0 valid</p></td></tr><tr><td>dec&#8203;_i0&#8203;_instr&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>i0 inst at decode</p></td></tr><tr><td>dec&#8203;_i1&#8203;_instr&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>i1 inst at decode</p></td></tr><tr><td>dec&#8203;_i0&#8203;_pc&#8203;_d</td><td>out</td><td>[31:1] logic</td><td><p>i0 pc at decode</p></td></tr><tr><td>dec&#8203;_i1&#8203;_pc&#8203;_d</td><td>out</td><td>[31:1] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_pc4&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 is 4B inst else 2B</p></td></tr><tr><td>dec&#8203;_i1&#8203;_pc4&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_brp</td><td>out</td><td>br_pkt_t</td><td><p>i0 branch packet at decode</p></td></tr><tr><td>dec&#8203;_i1&#8203;_brp</td><td>out</td><td>br_pkt_t</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_icaf&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 instruction access fault at decode</p></td></tr><tr><td>dec&#8203;_i1&#8203;_icaf&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_icaf&#8203;_f1&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 instruction access fault at decode for f1 fetch group</p></td></tr><tr><td>dec&#8203;_i0&#8203;_perr&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 instruction parity error at decode</p></td></tr><tr><td>dec&#8203;_i1&#8203;_perr&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_sbecc&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 single-bit error at decode</p></td></tr><tr><td>dec&#8203;_i1&#8203;_sbecc&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_dbecc&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 double-bit error at decode</p></td></tr><tr><td>dec&#8203;_i1&#8203;_dbecc&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_debug&#8203;_wdata&#8203;_rs1&#8203;_d</td><td>out</td><td>logic</td><td><p>put debug write data onto rs1 source: machine is halted</p></td></tr><tr><td>dec&#8203;_debug&#8203;_fence&#8203;_d</td><td>out</td><td>logic</td><td><p>debug fence inst</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_cinst</td><td>in</td><td>[15:0] logic</td><td><p>16b compressed inst from aligner</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_cinst</td><td>in</td><td>[15:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_cinst&#8203;_d</td><td>out</td><td>[15:0] logic</td><td><p>16b compress inst at decode</p></td></tr><tr><td>dec&#8203;_i1&#8203;_cinst&#8203;_d</td><td>out</td><td>[15:0] logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVdecdec_ib_ctl.svid1-25x.instantiations"><h3>Instantiations</h3><ul><li>flush&#8203;_upperff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibvalff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>cinst1ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>cinst0ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pc1ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pc0ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bp1ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bp0ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ib1ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>debug&#8203;_wdata&#8203;_rs1ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li><p>machine is in halted state, pipe empty, write will always happen next cycle</p></li></ul></ul><ul><li>debug&#8203;_fence&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ib0ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVdecdec_ib_ctl.svid1-25x.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.dec_ib_ctl.svg"></div></div><div class="module" id="platform:resourceSweRVdecdec_tlu_ctl.svid1-cpc"><h2>Module dec&#8203;_tlu&#8203;_ctl</h2><p>This design unit is implemented in <code>dec&#8203;_tlu&#8203;_ctl.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVdecdec_tlu_ctl.svid1-cpc.description"><h3>Description</h3><p>dec_tlu_ctl</p></div><div id="platform:resourceSweRVdecdec_tlu_ctl.svid1-cpc.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVdecdec_tlu_ctl.svid1-cpc.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_vec</td><td>in</td><td>[31:1] logic</td><td><p>reset vector, from core pins</p></td></tr><tr><td>nmi&#8203;_int</td><td>in</td><td>logic</td><td><p>nmi pin</p></td></tr><tr><td>nmi&#8203;_vec</td><td>in</td><td>[31:1] logic</td><td><p>nmi vector</p></td></tr><tr><td>i&#8203;_cpu&#8203;_halt&#8203;_req</td><td>in</td><td>logic</td><td><p>Asynchronous Halt request to CPU</p></td></tr><tr><td>i&#8203;_cpu&#8203;_run&#8203;_req</td><td>in</td><td>logic</td><td><p>Asynchronous Restart request to CPU</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_halt&#8203;_req</td><td>in</td><td>logic</td><td><p>Async halt request</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_run&#8203;_req</td><td>in</td><td>logic</td><td><p>Async run request</p></td></tr><tr><td>mpc&#8203;_reset&#8203;_run&#8203;_req</td><td>in</td><td>logic</td><td><p>Run/halt after reset</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_instr&#8203;_aligned</td><td>in</td><td>[1:0] logic</td><td><p>aligned instructions</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_align&#8203;_stall</td><td>in</td><td>logic</td><td><p>aligner stalled</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_fetch&#8203;_stall</td><td>in</td><td>logic</td><td><p>fetch unit stalled</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_ic&#8203;_miss</td><td>in</td><td>logic</td><td><p>icache miss</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_ic&#8203;_hit</td><td>in</td><td>logic</td><td><p>icache hit</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_error</td><td>in</td><td>logic</td><td><p>Instruction side bus error</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_busy</td><td>in</td><td>logic</td><td><p>Instruction side bus busy</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_trxn</td><td>in</td><td>logic</td><td><p>Instruction side bus transaction</p></td></tr><tr><td>dec&#8203;_pmu&#8203;_instr&#8203;_decoded</td><td>in</td><td>[1:0] logic</td><td><p>decoded instructions</p></td></tr><tr><td>dec&#8203;_pmu&#8203;_decode&#8203;_stall</td><td>in</td><td>logic</td><td><p>decode stall</p></td></tr><tr><td>dec&#8203;_pmu&#8203;_presync&#8203;_stall</td><td>in</td><td>logic</td><td><p>decode stall due to presync&#x27;d inst</p></td></tr><tr><td>dec&#8203;_pmu&#8203;_postsync&#8203;_stall</td><td>in</td><td>logic</td><td><p>decode stall due to postsync&#x27;d inst</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_dc3</td><td>in</td><td>logic</td><td><p>lsu freeze stall</p></td></tr><tr><td>lsu&#8203;_store&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>SB or WB is full, stall decode</p></td></tr><tr><td>dma&#8203;_dccm&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>DMA stall of lsu</p></td></tr><tr><td>dma&#8203;_iccm&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>DMA stall of ifu</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_br&#8203;_misp</td><td>in</td><td>logic</td><td><p>pipe 0 branch misp</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_br&#8203;_ataken</td><td>in</td><td>logic</td><td><p>pipe 0 branch actual taken</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_pc4</td><td>in</td><td>logic</td><td><p>pipe 0 4 byte branch</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_br&#8203;_misp</td><td>in</td><td>logic</td><td><p>pipe 1 branch misp</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_br&#8203;_ataken</td><td>in</td><td>logic</td><td><p>pipe 1 branch actual taken</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_pc4</td><td>in</td><td>logic</td><td><p>pipe 1 4 byte branch</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_trxn</td><td>in</td><td>logic</td><td><p>D side bus transaction</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_misaligned</td><td>in</td><td>logic</td><td><p>D side bus misaligned</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_error</td><td>in</td><td>logic</td><td><p>D side bus error</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_busy</td><td>in</td><td>logic</td><td><p>D side bus busy</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_sb&#8203;_error</td><td>in</td><td>logic</td><td><p>I side dma single bit error</p></td></tr><tr><td>lsu&#8203;_error&#8203;_pkt&#8203;_dc3</td><td>in</td><td>lsu_error_pkt_t</td><td><p>lsu precise exception/error packet</p></td></tr><tr><td>dec&#8203;_pause&#8203;_state</td><td>in</td><td>logic</td><td><p>Pause counter not zero</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_store&#8203;_any</td><td>in</td><td>logic</td><td><p>store bus error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_load&#8203;_any</td><td>in</td><td>logic</td><td><p>store bus error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_addr&#8203;_any</td><td>in</td><td>[31:0] logic</td><td><p>store bus error address</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_external&#8203;_ints&#8203;_dc3</td><td>in</td><td>logic</td><td><p>load to side effect region</p></td></tr><tr><td>dec&#8203;_csr&#8203;_wen&#8203;_unq&#8203;_d</td><td>in</td><td>logic</td><td><p>valid csr with write - for csr legal</p></td></tr><tr><td>dec&#8203;_csr&#8203;_any&#8203;_unq&#8203;_d</td><td>in</td><td>logic</td><td><p>valid csr - for csr legal</p></td></tr><tr><td>dec&#8203;_csr&#8203;_wen&#8203;_wb</td><td>in</td><td>logic</td><td><p>csr write enable at wb</p></td></tr><tr><td>dec&#8203;_csr&#8203;_rdaddr&#8203;_d</td><td>in</td><td>[11:0] logic</td><td><p>read address for csr</p></td></tr><tr><td>dec&#8203;_csr&#8203;_wraddr&#8203;_wb</td><td>in</td><td>[11:0] logic</td><td><p>write address for csr</p></td></tr><tr><td>dec&#8203;_csr&#8203;_wrdata&#8203;_wb</td><td>in</td><td>[31:0] logic</td><td><p>csr write data at wb</p></td></tr><tr><td>dec&#8203;_csr&#8203;_stall&#8203;_int&#8203;_ff</td><td>in</td><td>logic</td><td><p>csr is mie/mstatus</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_valid&#8203;_e4</td><td>in</td><td>logic</td><td><p>pipe 0 op at e4 is valid</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_valid&#8203;_e4</td><td>in</td><td>logic</td><td><p>pipe 1 op at e4 is valid</p></td></tr><tr><td>dec&#8203;_i0&#8203;_load&#8203;_e4</td><td>in</td><td>logic</td><td><p>during cycle after freeze asserts, load is in i0</p></td></tr><tr><td>dec&#8203;_fence&#8203;_pending</td><td>in</td><td>logic</td><td><p>tell TLU to stall DMA</p></td></tr><tr><td>exu&#8203;_npc&#8203;_e4</td><td>in</td><td>[31:1] logic</td><td><p>for NPC tracking</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_lower&#8203;_e4</td><td>in</td><td>logic</td><td><p>pipe 0 branch mp flush</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_lower&#8203;_e4</td><td>in</td><td>logic</td><td><p>pipe 1 branch mp flush</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_path&#8203;_e4</td><td>in</td><td>[31:1] logic</td><td><p>pipe 0 correct path for mp, merge with lower path</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_path&#8203;_e4</td><td>in</td><td>[31:1] logic</td><td><p>pipe 1 correct path for mp, merge with lower path</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_pc&#8203;_e4</td><td>in</td><td>[31:1] logic</td><td><p>for PC/NPC tracking</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_pc&#8203;_e4</td><td>in</td><td>[31:1] logic</td><td><p>for PC/NPC tracking</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_packet&#8203;_e4</td><td>in</td><td>trap_pkt_t</td><td><p>exceptions known at decode</p></td></tr><tr><td>dec&#8203;_illegal&#8203;_inst</td><td>in</td><td>[31:0] logic</td><td><p>For mtval</p></td></tr><tr><td>dec&#8203;_i0&#8203;_decode&#8203;_d</td><td>in</td><td>logic</td><td><p>decode valid, used for clean icache diagnostics</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_index&#8203;_e4</td><td>in</td><td>[5:4] logic</td><td><p>index</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_hist&#8203;_e4</td><td>in</td><td>[1:0] logic</td><td><p>history</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_bank&#8203;_e4</td><td>in</td><td>[1:0] logic</td><td><p>bank</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>error</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_start&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>start error</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_valid&#8203;_e4</td><td>in</td><td>logic</td><td><p>valid</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_mp&#8203;_e4</td><td>in</td><td>logic</td><td><p>mispredict</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_middle&#8203;_e4</td><td>in</td><td>logic</td><td><p>middle of bank</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_fghr&#8203;_e4</td><td>in</td><td>[4:0] logic</td><td><p>FGHR when predicted</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_index&#8203;_e4</td><td>in</td><td>[5:4] logic</td><td><p>index</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_hist&#8203;_e4</td><td>in</td><td>[1:0] logic</td><td><p>history</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_bank&#8203;_e4</td><td>in</td><td>[1:0] logic</td><td><p>bank</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>error</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_start&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>start error</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_valid&#8203;_e4</td><td>in</td><td>logic</td><td><p>valid</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_mp&#8203;_e4</td><td>in</td><td>logic</td><td><p>mispredict</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_middle&#8203;_e4</td><td>in</td><td>logic</td><td><p>middle of bank</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_fghr&#8203;_e4</td><td>in</td><td>[4:0] logic</td><td><p>FGHR when predicted</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_way&#8203;_e4</td><td>in</td><td>logic</td><td><p>way hit or repl</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_way&#8203;_e4</td><td>in</td><td>logic</td><td><p>way hit or repl</p></td></tr><tr><td>dec&#8203;_dbg&#8203;_cmd&#8203;_done</td><td>out</td><td>logic</td><td><p>abstract command done</p></td></tr><tr><td>dec&#8203;_dbg&#8203;_cmd&#8203;_fail</td><td>out</td><td>logic</td><td><p>abstract command failed</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_noredir&#8203;_wb</td><td>out</td><td>logic</td><td><p>Tell fetch to idle on this flush</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mpc&#8203;_halted&#8203;_only</td><td>out</td><td>logic</td><td><p>Core is halted only due to MPC</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dbg&#8203;_halted</td><td>out</td><td>logic</td><td><p>Core is halted and ready for debug command</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_pmu&#8203;_fw&#8203;_halted</td><td>out</td><td>logic</td><td><p>Core is halted due to Power management unit or firmware halt</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_debug&#8203;_mode</td><td>out</td><td>logic</td><td><p>Core is in debug mode</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_resume&#8203;_ack</td><td>out</td><td>logic</td><td><p>Resume acknowledge</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_debug&#8203;_stall</td><td>out</td><td>logic</td><td><p>stall decode while waiting on core to empty</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_leak&#8203;_one&#8203;_wb</td><td>out</td><td>logic</td><td><p>single step</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_err&#8203;_wb</td><td>out</td><td>logic</td><td><p>iside perr/ecc rfpc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_stall&#8203;_dma</td><td>out</td><td>logic</td><td><p>stall dma access when there&#x27;s a halt request</p></td></tr><tr><td>dbg&#8203;_halt&#8203;_req</td><td>in</td><td>logic</td><td><p>DM requests a halt</p></td></tr><tr><td>dbg&#8203;_resume&#8203;_req</td><td>in</td><td>logic</td><td><p>DM requests a resume</p></td></tr><tr><td>ifu&#8203;_miss&#8203;_state&#8203;_idle</td><td>in</td><td>logic</td><td><p>I-side miss buffer empty</p></td></tr><tr><td>lsu&#8203;_halt&#8203;_idle&#8203;_any</td><td>in</td><td>logic</td><td><p>lsu is idle</p></td></tr><tr><td>trigger&#8203;_pkt&#8203;_any</td><td>out</td><td>[3:0] trigger_pkt_t</td><td><p>trigger info for trigger blocks</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_debug&#8203;_rd&#8203;_data</td><td>in</td><td>[33:0] logic</td><td><p>diagnostic icache read data</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_debug&#8203;_rd&#8203;_data&#8203;_valid</td><td>in</td><td>logic</td><td><p>diagnostic icache read data valid</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_ic&#8203;_diag&#8203;_pkt</td><td>out</td><td>cache_debug_pkt_t</td><td><p>packet of DICAWICS, DICAD0/1, DICAGO info for icache diagnostics</p></td></tr><tr><td>pic&#8203;_claimid</td><td>in</td><td>[7:0] logic</td><td><p>pic claimid for csr</p></td></tr><tr><td>pic&#8203;_pl</td><td>in</td><td>[3:0] logic</td><td><p>pic priv level for csr</p></td></tr><tr><td>mhwakeup</td><td>in</td><td>logic</td><td><p>high priority external int, wakeup if halted</p></td></tr><tr><td>mexintpend</td><td>in</td><td>logic</td><td><p>external interrupt pending</p></td></tr><tr><td>timer&#8203;_int</td><td>in</td><td>logic</td><td><p>timer interrupt pending</p></td></tr><tr><td>o&#8203;_cpu&#8203;_halt&#8203;_status</td><td>out</td><td>logic</td><td><p>PMU interface, halted</p></td></tr><tr><td>o&#8203;_cpu&#8203;_halt&#8203;_ack</td><td>out</td><td>logic</td><td><p>halt req ack</p></td></tr><tr><td>o&#8203;_cpu&#8203;_run&#8203;_ack</td><td>out</td><td>logic</td><td><p>run req ack</p></td></tr><tr><td>o&#8203;_debug&#8203;_mode&#8203;_status</td><td>out</td><td>logic</td><td><p>Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_halt&#8203;_ack</td><td>out</td><td>logic</td><td><p>Halt ack</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_run&#8203;_ack</td><td>out</td><td>logic</td><td><p>Run ack</p></td></tr><tr><td>debug&#8203;_brkpt&#8203;_status</td><td>out</td><td>logic</td><td><p>debug breakpoint</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_meicurpl</td><td>out</td><td>[3:0] logic</td><td><p>to PIC</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_meipt</td><td>out</td><td>[3:0] logic</td><td><p>to PIC</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br0&#8203;_wb&#8203;_pkt</td><td>out</td><td>br_tlu_pkt_t</td><td><p>branch pkt to bp</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br1&#8203;_wb&#8203;_pkt</td><td>out</td><td>br_tlu_pkt_t</td><td><p>branch pkt to bp</p></td></tr><tr><td>dec&#8203;_csr&#8203;_rddata&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>csr read data at wb</p></td></tr><tr><td>dec&#8203;_csr&#8203;_legal&#8203;_d</td><td>out</td><td>logic</td><td><p>csr indicates legal operation</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>out</td><td>logic</td><td><p>I0 is flushed, don&#x27;t writeback any results to arch state</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>out</td><td>logic</td><td><p>I1 is flushed, don&#x27;t writeback any results to arch state</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb</td><td>out</td><td>logic</td><td><p>commit has a flush (exception, int, mispredict at e4)</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_path&#8203;_wb</td><td>out</td><td>[31:1] logic</td><td><p>flush pc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_fence&#8203;_i&#8203;_wb</td><td>out</td><td>logic</td><td><p>flush is a fence_i rfnpc, flush icache</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_presync&#8203;_d</td><td>out</td><td>logic</td><td><p>CSR read needs to be presync&#x27;d</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_postsync&#8203;_d</td><td>out</td><td>logic</td><td><p>CSR needs to be presync&#x27;d</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mrac&#8203;_ff</td><td>out</td><td>[31:0] logic</td><td><p>CSR for memory region control</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_cancel&#8203;_e4</td><td>out</td><td>logic</td><td><p>Cancel lsu op at DC4 due to future trigger hit</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_wr&#8203;_pause&#8203;_wb</td><td>out</td><td>logic</td><td><p>CSR write to pause reg is at WB.</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_pause&#8203;_wb</td><td>out</td><td>logic</td><td><p>Flush is due to pause</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt0</td><td>out</td><td>[1:0] logic</td><td><p>toggles when pipe0 perf counter 0 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt1</td><td>out</td><td>[1:0] logic</td><td><p>toggles when pipe0 perf counter 1 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt2</td><td>out</td><td>[1:0] logic</td><td><p>toggles when pipe0 perf counter 2 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt3</td><td>out</td><td>[1:0] logic</td><td><p>toggles when pipe0 perf counter 3 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_valid&#8203;_wb1</td><td>out</td><td>logic</td><td><p>pipe 0 valid</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_valid&#8203;_wb1</td><td>out</td><td>logic</td><td><p>pipe 1 valid</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_exc&#8203;_valid&#8203;_wb1</td><td>out</td><td>logic</td><td><p>pipe 0 exception valid</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_exc&#8203;_valid&#8203;_wb1</td><td>out</td><td>logic</td><td><p>pipe 1 exception valid</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_int&#8203;_valid&#8203;_wb1</td><td>out</td><td>logic</td><td><p>pipe 2 int valid</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_exc&#8203;_cause&#8203;_wb1</td><td>out</td><td>[4:0] logic</td><td><p>exception or int cause</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mtval&#8203;_wb1</td><td>out</td><td>[31:0] logic</td><td><p>MTVAL value</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_sideeffect&#8203;_posted&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable posted writes to side-effect address</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dual&#8203;_issue&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable dual issue</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable core ECC</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_sec&#8203;_alu&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable secondary ALU</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_non&#8203;_blocking&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable non blocking loads</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_fast&#8203;_div&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable fast divider</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_bpred&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable branch prediction</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_wb&#8203;_coalescing&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable writebuffer coalescing</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_ld&#8203;_miss&#8203;_byp&#8203;_wb&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable loads miss bypass write buffer</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_pipelining&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable pipelining</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dma&#8203;_qos&#8203;_prty</td><td>out</td><td>[2:0] logic</td><td><p>DMA QoS priority coming from MFDC 18:16</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_misc&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override misc clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dec&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override decode clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_exu&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override exu clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_ifu&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override fetch clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_lsu&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override load/store clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_bus&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override bus clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_pic&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override PIC clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dccm&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override DCCM clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_icm&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override ICCM clock domain gating</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRVdecdec_tlu_ctl.svid1-cpc.instantiations"><h3>Instantiations</h3><ul><li>syncro&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svidaf-cv">rvsyncss</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>csrwr&#8203;_wb&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_e3&#8203;_e4&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_e4&#8203;_e5&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e4e5&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e4e5&#8203;_int&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>freeff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>reset&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>nmi&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mpvhalt&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>halt&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>exthaltff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_error&#8203;_dc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_dccm&#8203;_errorff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_error&#8203;_wbff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bp&#8203;_wb&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bp&#8203;_wb&#8203;_ghrff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bp&#8203;_wb&#8203;_index&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>exctype&#8203;_wb&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>flush&#8203;_lower&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>excinfo&#8203;_wb&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mstatus&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtvec&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mip&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mie&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mcyclel&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mcyclef&#8203;_cout&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mcycleh&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>minstretl&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>minstretf&#8203;_cout&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>minstreth&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mscratch&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>npwbc&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pwbc&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mepc&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mcause&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtval&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mcgc&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mfdc&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mrac&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mdseac&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>micect&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>miccmect&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mdccmect&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>meivt&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>meihap&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>meicurpl&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>meicidpl&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>meipt&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dcsr&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dpc&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dicawics&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dicad0&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dicad1&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dicgo&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtsel&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtdata1&#8203;_t0&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtdata1&#8203;_t1&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtdata1&#8203;_t2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtdata1&#8203;_t3&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtdata2&#8203;_t0&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtdata2&#8203;_t1&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtdata2&#8203;_t2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtdata2&#8203;_t3&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pmu0inc&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pmu1inc&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pmu2inc&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pmu3inc&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpmc3&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpmc3h&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpmc4&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpmc4h&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpmc5&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpmc5h&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpmc6&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpmc6h&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpme3&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpme4&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpme5&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpme6&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mgpmc&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>usoctrace&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>traceff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVdecdec_tlu_ctl.svid1-cpc.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.dec_tlu_ctl.svg"></div></div><div class="module" id="platform:resourceSweRVdecdec_trigger.svid1-7y"><h2>Module dec&#8203;_trigger</h2><p>This design unit is implemented in <code>dec&#8203;_trigger.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVdecdec_trigger.svid1-7y.description"><h3>Description</h3><p>dec_trigger</p></div><div id="platform:resourceSweRVdecdec_trigger.svid1-7y.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVdecdec_trigger.svid1-7y.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>trigger&#8203;_pkt&#8203;_any</td><td>in</td><td>[3:0] trigger_pkt_t</td><td><p>Packet from tlu. &#x27;select&#x27;:0-pc,1-Opcode  &#x27;Execute&#x27; needs to be set for dec triggers to fire. &#x27;match&#x27;-1 do mask, 0: full match</p></td></tr><tr><td>dec&#8203;_i0&#8203;_pc&#8203;_d</td><td>in</td><td>[31:1] logic</td><td><p>i0 pc</p></td></tr><tr><td>dec&#8203;_i1&#8203;_pc&#8203;_d</td><td>in</td><td>[31:1] logic</td><td><p>i1 pc</p></td></tr><tr><td>dec&#8203;_i0&#8203;_trigger&#8203;_match&#8203;_d</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_trigger&#8203;_match&#8203;_d</td><td>out</td><td>[3:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVdecdec_trigger.svid1-7y.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.dec_trigger.svg"></div></div><div class="module" id="platform:resourceSweRVdma_ctrl.svid1-3wk"><h2>Module dma&#8203;_ctrl</h2><p>This design unit is implemented in <code>dma&#8203;_ctrl.sv</code></p><p>This file depends on: <code>beh_lib.sv</code></p><div id="platform:resourceSweRVdma_ctrl.svid1-3wk.description"><h3>Description</h3><p>dma_ctrl</p></div><div id="platform:resourceSweRVdma_ctrl.svid1-3wk.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVdma_ctrl.svid1-3wk.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DEPTH</td><td>unknown</td><td>DMA_BUF_DEPTH</td><td></td></tr><tr><td>DEPTH&#8203;_PTR</td><td>unknown</td><td>$clog2(DEPTH)</td><td></td></tr><tr><td>NACK&#8203;_COUNT</td><td>unknown</td><td>7</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVdma_ctrl.svid1-3wk.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td><p>slave bus clock enable</p></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awvalid</td><td>in</td><td>logic</td><td><p>AXI signals<br>AXI Write Channels</p></td></tr><tr><td>dma&#8203;_axi&#8203;_awready</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awid</td><td>in</td><td>[1-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awaddr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awsize</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awprot</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awlen</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awburst</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wready</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wstrb</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bready</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bresp</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bid</td><td>out</td><td>[1-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arvalid</td><td>in</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>dma&#8203;_axi&#8203;_arready</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arid</td><td>in</td><td>[1-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_araddr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arsize</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arprot</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arlen</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arburst</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rready</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rid</td><td>out</td><td>[1-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rresp</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_slv&#8203;_algn&#8203;_err</td><td>out</td><td>logic</td><td></td></tr><tr><td>dbg&#8203;_cmd&#8203;_addr</td><td>in</td><td>[31:0] logic</td><td><p>Debug signals</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_wrdata</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dbg&#8203;_cmd&#8203;_valid</td><td>in</td><td>logic</td><td></td></tr><tr><td>dbg&#8203;_cmd&#8203;_write</td><td>in</td><td>logic</td><td><p>1: write command, 0: read_command</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_type</td><td>in</td><td>[1:0] logic</td><td><p>0:gpr 1:csr 2: memory</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_size</td><td>in</td><td>[1:0] logic</td><td><p>size of the abstract mem access debug command</p></td></tr><tr><td>dbg&#8203;_dma&#8203;_bubble</td><td>in</td><td>logic</td><td><p>Debug needs a bubble to send a valid</p></td></tr><tr><td>dma&#8203;_dbg&#8203;_ready</td><td>out</td><td>logic</td><td><p>DMA is ready to accept debug request</p></td></tr><tr><td>dma&#8203;_dbg&#8203;_cmd&#8203;_done</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_dbg&#8203;_cmd&#8203;_fail</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_dbg&#8203;_rddata</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dma&#8203;_dccm&#8203;_req</td><td>out</td><td>logic</td><td><p>DMA dccm request (only one of dccm/iccm will be set)</p></td></tr><tr><td>dma&#8203;_iccm&#8203;_req</td><td>out</td><td>logic</td><td><p>DMA iccm request</p></td></tr><tr><td>dma&#8203;_mem&#8203;_addr</td><td>out</td><td>[31:0] logic</td><td><p>DMA request address</p></td></tr><tr><td>dma&#8203;_mem&#8203;_sz</td><td>out</td><td>[2:0] logic</td><td><p>DMA request size</p></td></tr><tr><td>dma&#8203;_mem&#8203;_write</td><td>out</td><td>logic</td><td><p>DMA write to dccm/iccm</p></td></tr><tr><td>dma&#8203;_mem&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td><p>DMA write data</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_rvalid</td><td>in</td><td>logic</td><td><p>dccm data valid for DMA read</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_ecc&#8203;_error</td><td>in</td><td>logic</td><td><p>ECC error on DMA read</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td><p>dccm data for DMA read</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_rvalid</td><td>in</td><td>logic</td><td><p>iccm data valid for DMA read</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_ecc&#8203;_error</td><td>in</td><td>logic</td><td><p>ECC error on DMA read</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td><p>iccm data for DMA read</p></td></tr><tr><td>dma&#8203;_dccm&#8203;_stall&#8203;_any</td><td>out</td><td>logic</td><td><p>stall dccm pipe (bubble) so that DMA can proceed</p></td></tr><tr><td>dma&#8203;_iccm&#8203;_stall&#8203;_any</td><td>out</td><td>logic</td><td><p>stall iccm pipe (bubble) so that DMA can proceed</p></td></tr><tr><td>dccm&#8203;_ready</td><td>in</td><td>logic</td><td><p>dccm ready to accept DMA request</p></td></tr><tr><td>iccm&#8203;_ready</td><td>in</td><td>logic</td><td><p>iccm ready to accept DMA request</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_stall&#8203;_dma</td><td>in</td><td>logic</td><td><p>stall dma accesses, tlu is attempting to enter halt/debug mode</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dma&#8203;_qos&#8203;_prty</td><td>in</td><td>[2:0] logic</td><td><p>DMA QoS priority coming from MFDC 18:15</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVdma_ctrl.svid1-3wk.instantiations"><h3>Instantiations</h3><ul><li>WrPtr&#8203;_dff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>RdPtr&#8203;_dff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>RspPtr&#8203;_dff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>RdPtrQ1&#8203;_dff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>RdPtrQ2&#8203;_dff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>RdPtrQ3&#8203;_dff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>nack&#8203;_count&#8203;_dff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_dccm&#8203;_rangecheck : <a href="#platform:resourceSweRVlibbeh_lib.svidzm-13p">rvrangecheck</a></li><ul style="list-style-type:none"><li><p>Address check  dccm</p></li></ul></ul><ul><li>addr&#8203;_pic&#8203;_rangecheck : <a href="#platform:resourceSweRVlibbeh_lib.svidzm-13p">rvrangecheck</a></li><ul style="list-style-type:none"><li><p>PIC memory address check</p></li></ul></ul><ul><li>ahbs&#8203;_bus&#8203;_clken&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li><p>Inputs</p></li></ul></ul><ul><li>fifo&#8203;_full&#8203;_bus&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dbg&#8203;_dma&#8203;_bubble&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dec&#8203;_tlu&#8203;_stall&#8203;_dma&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dma&#8203;_dbg&#8203;_cmd&#8203;_doneff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dma&#8203;_buffer&#8203;_c1cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dma&#8203;_free&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dma&#8203;_bus&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_vldff : <a href="#platform:resourceSweRVlibbeh_lib.svid3a-5m">rvdffsc</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_data&#8203;_vldff : <a href="#platform:resourceSweRVlibbeh_lib.svid3a-5m">rvdffsc</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_postedff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_tagff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_sizeff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_addrff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_dataff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_byteenff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>rdbuf&#8203;_vldff : <a href="#platform:resourceSweRVlibbeh_lib.svid3a-5m">rvdffsc</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>rdbuf&#8203;_tagff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>rdbuf&#8203;_sizeff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>rdbuf&#8203;_addrff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mstr&#8203;_prtyff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_mstr&#8203;_validff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_slv&#8203;_sentff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVdma_ctrl.svid1-3wk.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.dma_ctrl.svg"></div><div id="platform:resourceSweRVdma_ctrl.svid1-3wk.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRVdmidmi_jtag_to_core_sync.vid1-34"><h2>Module dmi&#8203;_jtag&#8203;_to&#8203;_core&#8203;_sync</h2><p>This design unit is implemented in <code>dmi&#8203;_jtag&#8203;_to&#8203;_core&#8203;_sync.v</code></p><div id="platform:resourceSweRVdmidmi_jtag_to_core_sync.vid1-34.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVdmidmi_jtag_to_core_sync.vid1-34.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>rd&#8203;_en</td><td>in</td><td>logic</td><td><p>1 bit  Read Enable</p></td></tr><tr><td>wr&#8203;_en</td><td>in</td><td>logic</td><td><p>1 bit  Write enable</p></td></tr><tr><td>rst&#8203;_n</td><td>in</td><td>logic</td><td><p>Core clock</p></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td><p>Core reset</p></td></tr><tr><td>reg&#8203;_en</td><td>out</td><td>logic</td><td><p>1 bit  Write interface bit to Processor</p></td></tr><tr><td>reg&#8203;_wr&#8203;_en</td><td>out</td><td>logic</td><td><p>1 bit  Write enable to Processor</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRVdmidmi_jtag_to_core_sync.vid1-34.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.dmi_jtag_to_core_sync.svg"></div><div id="platform:resourceSweRVdmidmi_jtag_to_core_sync.vid1-34.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>synchronizers</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRVdmidmi_wrapper.vid1-4a"><h2>Module dmi&#8203;_wrapper</h2><p>This design unit is implemented in <code>dmi&#8203;_wrapper.v</code></p><p>This file depends on: <code>rvjtag_tap.sv</code>, <code>dmi_jtag_to_core_sync.v</code></p><div id="platform:resourceSweRVdmidmi_wrapper.vid1-4a.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVdmidmi_wrapper.vid1-4a.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>scan mode</p></td></tr><tr><td>trst&#8203;_n</td><td>in</td><td>logic</td><td><p>JTAG reset</p></td></tr><tr><td>tck</td><td>in</td><td>logic</td><td><p>JTAG clock</p></td></tr><tr><td>tms</td><td>in</td><td>logic</td><td><p>Test mode select</p></td></tr><tr><td>tdi</td><td>in</td><td>logic</td><td><p>Test Data Input</p></td></tr><tr><td>tdo</td><td>out</td><td>logic</td><td><p>Test Data Output</p></td></tr><tr><td>tdoEnable</td><td>out</td><td>logic</td><td><p>Test Data Output enable</p></td></tr><tr><td>core&#8203;_rst&#8203;_n</td><td>in</td><td>logic</td><td><p>Core reset</p></td></tr><tr><td>core&#8203;_clk</td><td>in</td><td>logic</td><td><p>Core clock</p></td></tr><tr><td>jtag&#8203;_id</td><td>in</td><td>[31:1] logic</td><td><p>JTAG ID</p></td></tr><tr><td>rd&#8203;_data</td><td>in</td><td>[31:0] logic</td><td><p>32 bit Read data from  Processor</p></td></tr><tr><td>reg&#8203;_wr&#8203;_data</td><td>out</td><td>[31:0] logic</td><td><p>32 bit Write data to Processor</p></td></tr><tr><td>reg&#8203;_wr&#8203;_addr</td><td>out</td><td>[6:0] logic</td><td><p>7 bit reg address to Processor</p></td></tr><tr><td>reg&#8203;_en</td><td>out</td><td>logic</td><td><p>1 bit  Read enable to Processor</p></td></tr><tr><td>reg&#8203;_wr&#8203;_en</td><td>out</td><td>logic</td><td><p>1 bit  Write enable to Processor</p></td></tr><tr><td>dmi&#8203;_hard&#8203;_reset</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVdmidmi_wrapper.vid1-4a.instantiations"><h3>Instantiations</h3><ul><li>i&#8203;_jtag&#8203;_tap : <a href="#platform:resourceSweRVdmirvjtag_tap.svid1-n4">rvjtag&#8203;_tap</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_dmi&#8203;_jtag&#8203;_to&#8203;_core&#8203;_sync : <a href="#platform:resourceSweRVdmidmi_jtag_to_core_sync.vid1-34">dmi&#8203;_jtag&#8203;_to&#8203;_core&#8203;_sync</a></li><ul style="list-style-type:none"><li><p>dmi_jtag_to_core_sync instantiation</p></li></ul></ul></div><div id="platform:resourceSweRVdmidmi_wrapper.vid1-4a.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.dmi_wrapper.svg"></div></div><div class="module" id="platform:resourceSweRVexuexu.svid1-3ow"><h2>Module exu</h2><p>This design unit is implemented in <code>exu.sv</code></p><p>This file depends on: <code>exu_alu_ctl.sv</code>, <code>exu_mul_ctl.sv</code>, <code>swerv_types.sv</code>, <code>beh_lib.sv</code>, <code>exu_div_ctl.sv</code></p><div id="platform:resourceSweRVexuexu.svid1-3ow.description"><h3>Description</h3><p>exu</p></div><div id="platform:resourceSweRVexuexu.svid1-3ow.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVexuexu.svid1-3ow.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>Top level clock</p></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td><p>Level 1 active clock</p></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td><p>Override multiply clock enables</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>Reset</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>Scan control</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_dc3</td><td>in</td><td>logic</td><td><p>Freeze pipe from D to DC3</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_fast&#8203;_div&#8203;_disable</td><td>in</td><td>logic</td><td><p>Disable divide small number optimization</p></td></tr><tr><td>dec&#8203;_i0&#8203;_data&#8203;_en</td><td>in</td><td>[4:2] logic</td><td><p>Slot I0 clock enable {e1, e2, e3    }, one cycle pulse</p></td></tr><tr><td>dec&#8203;_i0&#8203;_ctl&#8203;_en</td><td>in</td><td>[4:1] logic</td><td><p>Slot I0 clock enable {e1, e2, e3, e4}, two cycle pulse</p></td></tr><tr><td>dec&#8203;_i1&#8203;_data&#8203;_en</td><td>in</td><td>[4:2] logic</td><td><p>Slot I1 clock enable {e1, e2, e3    }, one cycle pulse</p></td></tr><tr><td>dec&#8203;_i1&#8203;_ctl&#8203;_en</td><td>in</td><td>[4:1] logic</td><td><p>Slot I1 clock enable {e1, e2, e3, e4}, two cycle pulse</p></td></tr><tr><td>dec&#8203;_debug&#8203;_wdata&#8203;_rs1&#8203;_d</td><td>in</td><td>logic</td><td><p>Debug select to primary I0 RS1</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_wrdata</td><td>in</td><td>[31:0] logic</td><td><p>Debug data   to primary I0 RS1</p></td></tr><tr><td>lsu&#8203;_result&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>Load result</p></td></tr><tr><td>i0&#8203;_predict&#8203;_p&#8203;_d</td><td>in</td><td>predict_pkt_t</td><td><p>DEC branch predict packet</p></td></tr><tr><td>i1&#8203;_predict&#8203;_p&#8203;_d</td><td>in</td><td>predict_pkt_t</td><td><p>DEC branch predict packet</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e2</td><td>in</td><td>logic</td><td><p>DEC bypass bus select for E2 stage</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e2</td><td>in</td><td>logic</td><td><p>DEC bypass bus select for E2 stage</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e2</td><td>in</td><td>logic</td><td><p>DEC bypass bus select for E2 stage</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e2</td><td>in</td><td>logic</td><td><p>DEC bypass bus select for E2 stage</p></td></tr><tr><td>i0&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e2</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass bus</p></td></tr><tr><td>i0&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e2</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass bus</p></td></tr><tr><td>i1&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e2</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass bus</p></td></tr><tr><td>i1&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e2</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass bus</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e3</td><td>in</td><td>logic</td><td><p>DEC bypass bus select for E3 stage</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e3</td><td>in</td><td>logic</td><td><p>DEC bypass bus select for E3 stage</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e3</td><td>in</td><td>logic</td><td><p>DEC bypass bus select for E3 stage</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e3</td><td>in</td><td>logic</td><td><p>DEC bypass bus select for E3 stage</p></td></tr><tr><td>i0&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e3</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass bus</p></td></tr><tr><td>i0&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e3</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass bus</p></td></tr><tr><td>i1&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e3</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass bus</p></td></tr><tr><td>i1&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e3</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass bus</p></td></tr><tr><td>dec&#8203;_i0&#8203;_sec&#8203;_decode&#8203;_e3</td><td>in</td><td>logic</td><td><p>Secondary ALU valid</p></td></tr><tr><td>dec&#8203;_i1&#8203;_sec&#8203;_decode&#8203;_e3</td><td>in</td><td>logic</td><td><p>Secondary ALU valid</p></td></tr><tr><td>dec&#8203;_i0&#8203;_pc&#8203;_e3</td><td>in</td><td>[31:1] logic</td><td><p>Secondary ALU PC</p></td></tr><tr><td>dec&#8203;_i1&#8203;_pc&#8203;_e3</td><td>in</td><td>[31:1] logic</td><td><p>Secondary ALU PC</p></td></tr><tr><td>pred&#8203;_correct&#8203;_npc&#8203;_e2</td><td>in</td><td>[31:1] logic</td><td><p>DEC NPC for correctly predicted branch</p></td></tr><tr><td>dec&#8203;_i1&#8203;_valid&#8203;_e1</td><td>in</td><td>logic</td><td><p>I1 valid E1</p></td></tr><tr><td>dec&#8203;_i0&#8203;_mul&#8203;_d</td><td>in</td><td>logic</td><td><p>Select for Multiply GPR value</p></td></tr><tr><td>dec&#8203;_i1&#8203;_mul&#8203;_d</td><td>in</td><td>logic</td><td><p>Select for Multiply GPR value</p></td></tr><tr><td>dec&#8203;_i0&#8203;_div&#8203;_d</td><td>in</td><td>logic</td><td><p>Select for Divide GPR value</p></td></tr><tr><td>dec&#8203;_i1&#8203;_div&#8203;_d</td><td>in</td><td>logic</td><td><p>Select for Divide GPR value</p></td></tr><tr><td>gpr&#8203;_i0&#8203;_rs1&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC data gpr</p></td></tr><tr><td>gpr&#8203;_i0&#8203;_rs2&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC data gpr</p></td></tr><tr><td>dec&#8203;_i0&#8203;_immed&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC data immediate</p></td></tr><tr><td>gpr&#8203;_i1&#8203;_rs1&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC data gpr</p></td></tr><tr><td>gpr&#8203;_i1&#8203;_rs2&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC data gpr</p></td></tr><tr><td>dec&#8203;_i1&#8203;_immed&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC data immediate</p></td></tr><tr><td>i0&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass data</p></td></tr><tr><td>i0&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass data</p></td></tr><tr><td>i1&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass data</p></td></tr><tr><td>i1&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass data</p></td></tr><tr><td>dec&#8203;_i0&#8203;_br&#8203;_immed&#8203;_d</td><td>in</td><td>[12:1] logic</td><td><p>Branch immediate</p></td></tr><tr><td>dec&#8203;_i1&#8203;_br&#8203;_immed&#8203;_d</td><td>in</td><td>[12:1] logic</td><td><p>Branch immediate</p></td></tr><tr><td>i0&#8203;_ap</td><td>in</td><td>alu_pkt_t</td><td><p>DEC alu {valid,predecodes}</p></td></tr><tr><td>i1&#8203;_ap</td><td>in</td><td>alu_pkt_t</td><td><p>DEC alu {valid,predecodes}</p></td></tr><tr><td>dec&#8203;_i0&#8203;_alu&#8203;_decode&#8203;_d</td><td>in</td><td>logic</td><td><p>Valid to Primary ALU</p></td></tr><tr><td>dec&#8203;_i1&#8203;_alu&#8203;_decode&#8203;_d</td><td>in</td><td>logic</td><td><p>Valid to Primary ALU</p></td></tr><tr><td>dec&#8203;_i0&#8203;_select&#8203;_pc&#8203;_d</td><td>in</td><td>logic</td><td><p>PC select to RS1</p></td></tr><tr><td>dec&#8203;_i1&#8203;_select&#8203;_pc&#8203;_d</td><td>in</td><td>logic</td><td><p>PC select to RS1</p></td></tr><tr><td>dec&#8203;_i0&#8203;_pc&#8203;_d</td><td>in</td><td>[31:1] logic</td><td><p>Instruction PC</p></td></tr><tr><td>dec&#8203;_i1&#8203;_pc&#8203;_d</td><td>in</td><td>[31:1] logic</td><td><p>Instruction PC</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_d</td><td>in</td><td>logic</td><td><p>DEC bypass select</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_d</td><td>in</td><td>logic</td><td><p>DEC bypass select</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_d</td><td>in</td><td>logic</td><td><p>DEC bypass select</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_d</td><td>in</td><td>logic</td><td><p>DEC bypass select</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb</td><td>in</td><td>logic</td><td><p>Flush divide and secondary ALUs</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_path&#8203;_wb</td><td>in</td><td>[31:1] logic</td><td><p>Redirect target</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_valid&#8203;_e4</td><td>in</td><td>logic</td><td><p>Valid for GHR</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_valid&#8203;_e4</td><td>in</td><td>logic</td><td><p>Valid for GHR</p></td></tr><tr><td>exu&#8203;_i0&#8203;_result&#8203;_e1</td><td>out</td><td>[31:0] logic</td><td><p>Primary ALU result to DEC</p></td></tr><tr><td>exu&#8203;_i1&#8203;_result&#8203;_e1</td><td>out</td><td>[31:0] logic</td><td><p>Primary ALU result to DEC</p></td></tr><tr><td>exu&#8203;_i0&#8203;_pc&#8203;_e1</td><td>out</td><td>[31:1] logic</td><td><p>Primary PC  result to DEC</p></td></tr><tr><td>exu&#8203;_i1&#8203;_pc&#8203;_e1</td><td>out</td><td>[31:1] logic</td><td><p>Primary PC  result to DEC</p></td></tr><tr><td>exu&#8203;_i0&#8203;_result&#8203;_e4</td><td>out</td><td>[31:0] logic</td><td><p>Secondary ALU result</p></td></tr><tr><td>exu&#8203;_i1&#8203;_result&#8203;_e4</td><td>out</td><td>[31:0] logic</td><td><p>Secondary ALU result</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_final</td><td>out</td><td>logic</td><td><p>I0 flush to DEC</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_final</td><td>out</td><td>logic</td><td><p>I1 flush to DEC</p></td></tr><tr><td>mul&#8203;_p</td><td>in</td><td>mul_pkt_t</td><td><p>DEC {valid, operand signs, low, operand bypass}</p></td></tr><tr><td>div&#8203;_p</td><td>in</td><td>div_pkt_t</td><td><p>DEC {valid, unsigned, rem}</p></td></tr><tr><td>dec&#8203;_i0&#8203;_lsu&#8203;_d</td><td>in</td><td>logic</td><td><p>Bypass control for LSU operand bus</p></td></tr><tr><td>dec&#8203;_i1&#8203;_lsu&#8203;_d</td><td>in</td><td>logic</td><td><p>Bypass control for LSU operand bus</p></td></tr><tr><td>dec&#8203;_csr&#8203;_ren&#8203;_d</td><td>in</td><td>logic</td><td><p>Clear I0 RS1 primary</p></td></tr><tr><td>exu&#8203;_lsu&#8203;_rs1&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>LSU operand</p></td></tr><tr><td>exu&#8203;_lsu&#8203;_rs2&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>LSU operand</p></td></tr><tr><td>exu&#8203;_csr&#8203;_rs1&#8203;_e1</td><td>out</td><td>[31:0] logic</td><td><p>RS1 source for a CSR instruction</p></td></tr><tr><td>exu&#8203;_flush&#8203;_final</td><td>out</td><td>logic</td><td><p>Pipe is being flushed this cycle</p></td></tr><tr><td>exu&#8203;_flush&#8203;_path&#8203;_final</td><td>out</td><td>[31:1] logic</td><td><p>Target for the oldest flush source</p></td></tr><tr><td>exu&#8203;_mul&#8203;_result&#8203;_e3</td><td>out</td><td>[31:0] logic</td><td><p>Multiply result</p></td></tr><tr><td>exu&#8203;_div&#8203;_result</td><td>out</td><td>[31:0] logic</td><td><p>Divide result</p></td></tr><tr><td>exu&#8203;_div&#8203;_finish</td><td>out</td><td>logic</td><td><p>Divide is finished</p></td></tr><tr><td>exu&#8203;_div&#8203;_stall</td><td>out</td><td>logic</td><td><p>Divide is running</p></td></tr><tr><td>exu&#8203;_npc&#8203;_e4</td><td>out</td><td>[31:1] logic</td><td><p>Divide NPC</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_lower&#8203;_e4</td><td>out</td><td>logic</td><td><p>to TLU - lower branch flush</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_lower&#8203;_e4</td><td>out</td><td>logic</td><td><p>to TLU - lower branch flush</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_path&#8203;_e4</td><td>out</td><td>[31:1] logic</td><td><p>to TLU - lower branch flush path</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_path&#8203;_e4</td><td>out</td><td>[31:1] logic</td><td><p>to TLU - lower branch flush path</p></td></tr><tr><td>exu&#8203;_mp&#8203;_pkt</td><td>out</td><td>predict_pkt_t</td><td><p>Mispredict branch packet</p></td></tr><tr><td>exu&#8203;_mp&#8203;_eghr</td><td>out</td><td>[4:0] logic</td><td><p>Mispredict global history</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_hist&#8203;_e4</td><td>out</td><td>[1:0] logic</td><td><p>to DEC  I0 branch history</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_bank&#8203;_e4</td><td>out</td><td>[1:0] logic</td><td><p>to DEC  I0 branch bank</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_error&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I0 branch error</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_start&#8203;_error&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I0 branch start error</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_index&#8203;_e4</td><td>out</td><td>[5:4] logic</td><td><p>to DEC  I0 branch index</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_valid&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I0 branch valid</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_mp&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I0 branch mispredict</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_way&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I0 branch way</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_middle&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I0 branch middle</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_fghr&#8203;_e4</td><td>out</td><td>[4:0] logic</td><td><p>to DEC  I0 branch fghr</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_ret&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I0 branch return</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_call&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I0 branch call</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_hist&#8203;_e4</td><td>out</td><td>[1:0] logic</td><td><p>to DEC  I1 branch history</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_bank&#8203;_e4</td><td>out</td><td>[1:0] logic</td><td><p>to DEC  I1 branch bank</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_error&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I1 branch error</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_start&#8203;_error&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I1 branch start error</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_index&#8203;_e4</td><td>out</td><td>[5:4] logic</td><td><p>to DEC  I1 branch index</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_valid&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I1 branch valid</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_mp&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I1 branch mispredict</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_way&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I1 branch way</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_middle&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I1 branch middle</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_fghr&#8203;_e4</td><td>out</td><td>[4:0] logic</td><td><p>to DEC  I1 branch fghr</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_ret&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I1 branch return</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_call&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I1 branch call</p></td></tr><tr><td>exu&#8203;_flush&#8203;_upper&#8203;_e2</td><td>out</td><td>logic</td><td><p>flush upper, either i0 or i1</p></td></tr><tr><td>exu&#8203;_rets&#8203;_e1&#8203;_pkt</td><td>out</td><td>rets_pkt_t</td><td><p>to IFU - I0+I1 {call, return, pc}</p></td></tr><tr><td>exu&#8203;_rets&#8203;_e4&#8203;_pkt</td><td>out</td><td>rets_pkt_t</td><td><p>to IFU - I0+I1 {call, return, pc}</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_br&#8203;_misp</td><td>out</td><td>logic</td><td><p>to PMU - I0 E4 branch mispredict</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_br&#8203;_ataken</td><td>out</td><td>logic</td><td><p>to PMU - I0 E4 taken</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_pc4</td><td>out</td><td>logic</td><td><p>to PMU - I0 E4 PC</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_br&#8203;_misp</td><td>out</td><td>logic</td><td><p>to PMU - I1 E4 branch mispredict</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_br&#8203;_ataken</td><td>out</td><td>logic</td><td><p>to PMU - I1 E4 taken</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_pc4</td><td>out</td><td>logic</td><td><p>to PMU - I1 E4 PC</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRVexuexu.svid1-3ow.instantiations"><h3>Instantiations</h3><ul><li>csr&#8203;_rs1&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mul&#8203;_e1 : <a href="#platform:resourceSweRVexuexu_mul_ctl.svid1-gs">exu&#8203;_mul&#8203;_ctl</a></li><ul style="list-style-type:none"><li><p>O</p></li></ul></ul><ul><li>div&#8203;_e1 : <a href="#platform:resourceSweRVexuexu_div_ctl.svid1-282">exu&#8203;_div&#8203;_ctl</a></li><ul style="list-style-type:none"><li><p>O</p></li></ul></ul><ul><li>i0&#8203;_alu&#8203;_e1 : <a href="#platform:resourceSweRVexuexu_alu_ctl.svid1-wb">exu&#8203;_alu&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_alu&#8203;_e1 : <a href="#platform:resourceSweRVexuexu_alu_ctl.svid1-wb">exu&#8203;_alu&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_pp&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_pp&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_pp&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_pp&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_ap&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_ap&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_ap&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_ap&#8203;_e4&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_ap&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_ap&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_ap&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_ap&#8203;_e4&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_src&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_src&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_src&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_src&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_src&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_src&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e1ghrff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e1ghrdecff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e4ghrff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e4ghrflushff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_alu&#8203;_e4 : <a href="#platform:resourceSweRVexuexu_alu_ctl.svid1-wb">exu&#8203;_alu&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_alu&#8203;_e4 : <a href="#platform:resourceSweRVexuexu_alu_ctl.svid1-wb">exu&#8203;_alu&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>final&#8203;_predict&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>predict&#8203;_mp&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_upper&#8203;_flush&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_upper&#8203;_flush&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_upper&#8203;_flush&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_upper&#8203;_flush&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_upper&#8203;_flush&#8203;_e4&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_upper&#8203;_flush&#8203;_e4&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pred&#8203;_correct&#8203;_upper&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pred&#8203;_correct&#8203;_upper&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pred&#8203;_correct&#8203;_upper&#8203;_e4&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sec&#8203;_decode&#8203;_e4&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>npc&#8203;_any&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li><p>remember the npc of the divide</p></li></ul></ul></div><div id="platform:resourceSweRVexuexu.svid1-3ow.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.exu.svg"></div><div id="platform:resourceSweRVexuexu.svid1-3ow.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRVexuexu_alu_ctl.svid1-wb"><h2>Module exu&#8203;_alu&#8203;_ctl</h2><p>This design unit is implemented in <code>exu&#8203;_alu&#8203;_ctl.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVexuexu_alu_ctl.svid1-wb.description"><h3>Description</h3><p>exu_alu_ctl</p></div><div id="platform:resourceSweRVexuexu_alu_ctl.svid1-wb.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVexuexu_alu_ctl.svid1-wb.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>Top level clock</p></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td><p>Level 1 free clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>Reset</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>Scan control</p></td></tr><tr><td>predict&#8203;_p</td><td>in</td><td>predict_pkt_t</td><td><p>Predicted branch structure</p></td></tr><tr><td>freeze</td><td>in</td><td>logic</td><td><p>Clock enable for valid</p></td></tr><tr><td>a</td><td>in</td><td>[31:0] logic</td><td><p>A operand</p></td></tr><tr><td>b</td><td>in</td><td>[31:0] logic</td><td><p>B operand</p></td></tr><tr><td>pc</td><td>in</td><td>[31:1] logic</td><td><p>for pc=pc+2,4 calculations</p></td></tr><tr><td>valid</td><td>in</td><td>logic</td><td><p>Valid</p></td></tr><tr><td>flush</td><td>in</td><td>logic</td><td><p>Flush pipeline</p></td></tr><tr><td>brimm</td><td>in</td><td>[12:1] logic</td><td><p>Branch offset</p></td></tr><tr><td>ap</td><td>in</td><td>alu_pkt_t</td><td><p>{valid,predecodes}</p></td></tr><tr><td>enable</td><td>in</td><td>logic</td><td><p>Clock enable</p></td></tr><tr><td>out</td><td>out</td><td>[31:0] logic</td><td><p>final result</p></td></tr><tr><td>flush&#8203;_upper</td><td>out</td><td>logic</td><td><p>Branch flush</p></td></tr><tr><td>flush&#8203;_path</td><td>out</td><td>[31:1] logic</td><td><p>Branch flush PC</p></td></tr><tr><td>pc&#8203;_ff</td><td>out</td><td>[31:1] logic</td><td><p>flopped PC</p></td></tr><tr><td>pred&#8203;_correct</td><td>out</td><td>logic</td><td><p>NPC control</p></td></tr><tr><td>predict&#8203;_p&#8203;_ff</td><td>out</td><td>predict_pkt_t</td><td><p>Predicted branch structure</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRVexuexu_alu_ctl.svid1-wb.instantiations"><h3>Instantiations</h3><ul><li>validff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>aff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pcff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li><p>any PC is run through here - doesn&#x27;t have to be alu</p></li></ul></ul><ul><li>brimmff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>predictpacketff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibradder : <a href="#platform:resourceSweRVlibbeh_lib.svidhb-lm">rvbradder</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVexuexu_alu_ctl.svid1-wb.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.exu_alu_ctl.svg"></div><div id="platform:resourceSweRVexuexu_alu_ctl.svid1-wb.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRVexuexu_div_ctl.svid1-282"><h2>Module exu&#8203;_div&#8203;_ctl</h2><p>This design unit is implemented in <code>exu&#8203;_div&#8203;_ctl.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVexuexu_div_ctl.svid1-282.description"><h3>Description</h3><p>exu_div_ctl</p></div><div id="platform:resourceSweRVexuexu_div_ctl.svid1-282.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVexuexu_div_ctl.svid1-282.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>Top level clock</p></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td><p>Level 1 active clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>Reset</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>Scan mode</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_fast&#8203;_div&#8203;_disable</td><td>in</td><td>logic</td><td><p>Disable small number optimization</p></td></tr><tr><td>dividend</td><td>in</td><td>[31:0] logic</td><td><p>Numerator</p></td></tr><tr><td>divisor</td><td>in</td><td>[31:0] logic</td><td><p>Denominator</p></td></tr><tr><td>dp</td><td>in</td><td>div_pkt_t</td><td><p>valid, sign, rem</p></td></tr><tr><td>flush&#8203;_lower</td><td>in</td><td>logic</td><td><p>Flush pipeline</p></td></tr><tr><td>valid&#8203;_ff&#8203;_e1</td><td>out</td><td>logic</td><td><p>Valid E1 stage</p></td></tr><tr><td>finish&#8203;_early</td><td>out</td><td>logic</td><td><p>Finish smallnum</p></td></tr><tr><td>finish</td><td>out</td><td>logic</td><td><p>Finish smallnum or normal divide</p></td></tr><tr><td>div&#8203;_stall</td><td>out</td><td>logic</td><td><p>Divide is running</p></td></tr><tr><td>out</td><td>out</td><td>[31:0] logic</td><td><p>Result</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRVexuexu_div_ctl.svid1-282.instantiations"><h3>Instantiations</h3><ul><li>flush&#8203;_any&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e1val&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>runff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>countff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>miscf : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>smallnumff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>qff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>aff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dividend&#8203;_c : <a href="#platform:resourceSweRVlibbeh_lib.svidln-o1">rvtwoscomp</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>q&#8203;_ff&#8203;_c : <a href="#platform:resourceSweRVlibbeh_lib.svidln-o1">rvtwoscomp</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>a&#8203;_ff&#8203;_c : <a href="#platform:resourceSweRVlibbeh_lib.svidln-o1">rvtwoscomp</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_shortq&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVexuexu_div_ctl.svid1-282.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.exu_div_ctl.svg"></div></div><div class="module" id="platform:resourceSweRVexuexu_mul_ctl.svid1-gs"><h2>Module exu&#8203;_mul&#8203;_ctl</h2><p>This design unit is implemented in <code>exu&#8203;_mul&#8203;_ctl.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVexuexu_mul_ctl.svid1-gs.description"><h3>Description</h3><p>exu_mul_ctl</p></div><div id="platform:resourceSweRVexuexu_mul_ctl.svid1-gs.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVexuexu_mul_ctl.svid1-gs.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>Top level clock</p></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td><p>Level 1 active clock</p></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td><p>Override clock enables</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>Reset</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>Scan mode</p></td></tr><tr><td>a</td><td>in</td><td>[31:0] logic</td><td><p>A operand</p></td></tr><tr><td>b</td><td>in</td><td>[31:0] logic</td><td><p>B operand</p></td></tr><tr><td>lsu&#8203;_result&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>Load result used in E1 bypass</p></td></tr><tr><td>freeze</td><td>in</td><td>logic</td><td><p>Pipeline freeze</p></td></tr><tr><td>mp</td><td>in</td><td>mul_pkt_t</td><td><p>valid, rs1_sign, rs2_sign, low, load_mul_rs1_bypass_e1, load_mul_rs2_bypass_e1</p></td></tr><tr><td>out</td><td>out</td><td>[31:0] logic</td><td><p>Result</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRVexuexu_mul_ctl.svid1-gs.instantiations"><h3>Instantiations</h3><ul><li>exu&#8203;_mul&#8203;_c1e1&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li><p>C1 - 1 clock pulse for data</p></li></ul></ul><ul><li>exu&#8203;_mul&#8203;_c1e2&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>exu&#8203;_mul&#8203;_c1e3&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>valid&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>rs1&#8203;_sign&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>rs2&#8203;_sign&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>low&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ld&#8203;_rs1&#8203;_byp&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ld&#8203;_rs2&#8203;_byp&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>a&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>b&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>valid&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>low&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>a&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>b&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>low&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>prod&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVexuexu_mul_ctl.svid1-gs.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.exu_mul_ctl.svg"></div></div><div class="module" id="platform:resourceSweRVifuifu_ic_mem.svid9f-15h"><h2>Module IC&#8203;_DATA</h2><p>This design unit is implemented in <code>ifu&#8203;_ic&#8203;_mem.sv</code></p><p>This file depends on: <code>beh_lib.sv</code>, <code>mem_lib.sv</code></p><div id="platform:resourceSweRVifuifu_ic_mem.svid9f-15h.description"><h3>Description</h3><p>//// ICACHE DATA MODULE    ////////////////////</p></div><div id="platform:resourceSweRVifuifu_ic_mem.svid9f-15h.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVifuifu_ic_mem.svid9f-15h.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>16</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>1024</td><td></td></tr><tr><td>NUM&#8203;_WAYS</td><td>unknown</td><td>4</td><td></td></tr><tr><td>NUM&#8203;_SUBBANKS</td><td>unknown</td><td>4</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVifuifu_ic_mem.svid9f-15h.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_rw&#8203;_addr</td><td>in</td><td>[ICACHE_TAG_HIGH-1:3] logic</td><td></td></tr><tr><td>ic&#8203;_wr&#8203;_en</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>ic&#8203;_rd&#8203;_en</td><td>in</td><td>logic</td><td><p>Read enable</p></td></tr><tr><td>ic&#8203;_wr&#8203;_data</td><td>in</td><td>[67:0] logic</td><td><p>Data to fill to the Icache. With Parity</p></td></tr><tr><td>ic&#8203;_rd&#8203;_data</td><td>out</td><td>[135:0] logic</td><td><p>Data read from Icache. 2x64bits + parity bits. F2 stage. With Parity</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_data</td><td>in</td><td>[33:0] logic</td><td><p>Debug wr cache.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_addr</td><td>in</td><td>[ICACHE_TAG_HIGH-1:2] logic</td><td><p>Read/Write addresss to the Icache.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_en</td><td>in</td><td>logic</td><td><p>Icache debug rd</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_en</td><td>in</td><td>logic</td><td><p>Icache debug wr</p></td></tr><tr><td>ic&#8203;_debug&#8203;_tag&#8203;_array</td><td>in</td><td>logic</td><td><p>Debug tag array</p></td></tr><tr><td>ic&#8203;_debug&#8203;_way</td><td>in</td><td>[3:0] logic</td><td><p>Debug way. Rd or Wr.</p></td></tr><tr><td>ic&#8203;_premux&#8203;_data</td><td>in</td><td>[127:0] logic</td><td><p>Premux data to be muxed with each way of the Icache.</p></td></tr><tr><td>ic&#8203;_sel&#8203;_premux&#8203;_data</td><td>in</td><td>logic</td><td><p>Select the pre_muxed data</p></td></tr><tr><td>ic&#8203;_rd&#8203;_hit</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVifuifu_ic_mem.svid9f-15h.instantiations"><h3>Instantiations</h3><ul><li>adr&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>debug&#8203;_rd&#8203;_wy&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVifuifu_ic_mem.svid9f-15h.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.IC_DATA.svg"></div></div><div class="module" id="platform:resourceSweRVifuifu_ic_mem.svid15i-1vj"><h2>Module IC&#8203;_TAG</h2><p>This design unit is implemented in <code>ifu&#8203;_ic&#8203;_mem.sv</code></p><p>This file depends on: <code>beh_lib.sv</code>, <code>mem_lib.sv</code></p><div id="platform:resourceSweRVifuifu_ic_mem.svid15i-1vj.description"><h3>Description</h3><p>//// ICACHE TAG MODULE     ////////////////////</p></div><div id="platform:resourceSweRVifuifu_ic_mem.svid15i-1vj.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVifuifu_ic_mem.svid15i-1vj.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>16</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>1024</td><td></td></tr><tr><td>TOP&#8203;_BITS</td><td>unknown</td><td>21+ICACHE_TAG_HIGH-33</td><td></td></tr><tr><td>NUM&#8203;_WAYS</td><td>unknown</td><td>4</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVifuifu_ic_mem.svid15i-1vj.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>in</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_rw&#8203;_addr</td><td>in</td><td>[31:3] logic</td><td></td></tr><tr><td>ic&#8203;_wr&#8203;_en</td><td>in</td><td>[3:0] logic</td><td><p>way</p></td></tr><tr><td>ic&#8203;_tag&#8203;_valid</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>ic&#8203;_rd&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_debug&#8203;_addr</td><td>in</td><td>[ICACHE_TAG_HIGH-1:2] logic</td><td><p>Read/Write addresss to the Icache.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_en</td><td>in</td><td>logic</td><td><p>Icache debug rd</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_en</td><td>in</td><td>logic</td><td><p>Icache debug wr</p></td></tr><tr><td>ic&#8203;_debug&#8203;_tag&#8203;_array</td><td>in</td><td>logic</td><td><p>Debug tag array</p></td></tr><tr><td>ic&#8203;_debug&#8203;_way</td><td>in</td><td>[3:0] logic</td><td><p>Debug way. Rd or Wr.</p></td></tr><tr><td>ictag&#8203;_debug&#8203;_rd&#8203;_data</td><td>out</td><td>[20:0] logic</td><td></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_data</td><td>in</td><td>[33:0] logic</td><td><p>Debug wr cache.</p></td></tr><tr><td>ic&#8203;_rd&#8203;_hit</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ic&#8203;_tag&#8203;_perr</td><td>out</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVifuifu_ic_mem.svid15i-1vj.instantiations"><h3>Instantiations</h3><ul><li>adr&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>tag&#8203;_rd&#8203;_wy&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVifuifu_ic_mem.svid15i-1vj.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.IC_TAG.svg"></div></div><div class="module" id="platform:resourceSweRVifuifu.svid1-n7"><h2>Module ifu</h2><p>This design unit is implemented in <code>ifu.sv</code></p><p>This file depends on: <code>ifu_bp_ctl.sv</code>, <code>ifu_aln_ctl.sv</code>, <code>swerv_types.sv</code>, <code>ifu_mem_ctl.sv</code>, <code>ifu_ifc_ctl.sv</code></p><div id="platform:resourceSweRVifuifu.svid1-n7.description"><h3>Description</h3><p>ifu</p></div><div id="platform:resourceSweRVifuifu.svid1-n7.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVifuifu.svid1-n7.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TAGWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>IDWIDTH</td><td>unknown</td><td>2</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVifuifu.svid1-n7.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_ib3&#8203;_valid&#8203;_d</td><td>in</td><td>logic</td><td><p>mass balance for decode buffer</p></td></tr><tr><td>dec&#8203;_ib2&#8203;_valid&#8203;_d</td><td>in</td><td>logic</td><td><p>mass balance for decode buffer</p></td></tr><tr><td>dec&#8203;_ib0&#8203;_valid&#8203;_eff&#8203;_d</td><td>in</td><td>logic</td><td><p>effective valid taking decode into account</p></td></tr><tr><td>dec&#8203;_ib1&#8203;_valid&#8203;_eff&#8203;_d</td><td>in</td><td>logic</td><td><p>effective valid taking decode into account</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_ret&#8203;_e4</td><td>in</td><td>logic</td><td><p>i0 branch commit is a ret</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_ret&#8203;_e4</td><td>in</td><td>logic</td><td><p>i1 branch commit is a ret</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_call&#8203;_e4</td><td>in</td><td>logic</td><td><p>i0 branch commit is a call</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_call&#8203;_e4</td><td>in</td><td>logic</td><td><p>i1 branch commit is a call</p></td></tr><tr><td>exu&#8203;_flush&#8203;_final</td><td>in</td><td>logic</td><td><p>flush, includes upper and lower</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_err&#8203;_wb</td><td>in</td><td>logic</td><td><p>flush due to parity error.</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_noredir&#8203;_wb</td><td>in</td><td>logic</td><td><p>don&#x27;t fetch, validated with exu_flush_final</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dbg&#8203;_halted</td><td>in</td><td>logic</td><td><p>halted, used for leaving IDLE state</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_pmu&#8203;_fw&#8203;_halted</td><td>in</td><td>logic</td><td><p>Core is halted</p></td></tr><tr><td>exu&#8203;_flush&#8203;_path&#8203;_final</td><td>in</td><td>[31:1] logic</td><td><p>flush fetch address</p></td></tr><tr><td>exu&#8203;_flush&#8203;_upper&#8203;_e2</td><td>in</td><td>logic</td><td><p>flush upper, either i0 or i1</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mrac&#8203;_ff</td><td>in</td><td>[31:0] logic</td><td><p>Side_effect , cacheable for each region</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_fence&#8203;_i&#8203;_wb</td><td>in</td><td>logic</td><td><p>fence.i, invalidate icache, validated with exu_flush_final</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_leak&#8203;_one&#8203;_wb</td><td>in</td><td>logic</td><td><p>ignore bp for leak one fetches</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_bpred&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable all branch prediction</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable ecc checking and flagging</p></td></tr><tr><td>ifu&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>AXI Write Channels - IFU never writes. So, 0 out mostly</p></td></tr><tr><td>ifu&#8203;_axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awid</td><td>out</td><td>[3-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bid</td><td>in</td><td>[3-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>ifu&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arid</td><td>out</td><td>[3-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rid</td><td>in</td><td>[3-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_iccm&#8203;_req</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_iccm&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_mem&#8203;_addr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dma&#8203;_mem&#8203;_sz</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_mem&#8203;_write</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_mem&#8203;_wdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>iccm&#8203;_dma&#8203;_ecc&#8203;_error</td><td>out</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_dma&#8203;_rvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_dma&#8203;_rdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>iccm&#8203;_ready</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_pmu&#8203;_instr&#8203;_aligned</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_pmu&#8203;_align&#8203;_stall</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_pmu&#8203;_fetch&#8203;_stall</td><td>out</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_rw&#8203;_addr</td><td>out</td><td>[31:3] logic</td><td><p>Read/Write addresss to the Icache.</p></td></tr><tr><td>ic&#8203;_wr&#8203;_en</td><td>out</td><td>[3:0] logic</td><td><p>Icache write enable, when filling the Icache.</p></td></tr><tr><td>ic&#8203;_rd&#8203;_en</td><td>out</td><td>logic</td><td><p>Icache read  enable.</p></td></tr><tr><td>ic&#8203;_wr&#8203;_data</td><td>out</td><td>[67:0] logic</td><td><p>Data to fill to the Icache. With Parity</p></td></tr><tr><td>ic&#8203;_rd&#8203;_data</td><td>in</td><td>[135:0] logic</td><td><p>Data read from Icache. 2x64bits + parity bits. F2 stage. With Parity</p></td></tr><tr><td>ictag&#8203;_debug&#8203;_rd&#8203;_data</td><td>in</td><td>[20:0] logic</td><td><p>Debug icache tag.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_data</td><td>out</td><td>[33:0] logic</td><td><p>Debug wr cache.</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_debug&#8203;_rd&#8203;_data</td><td>out</td><td>[33:0] logic</td><td></td></tr><tr><td>ic&#8203;_premux&#8203;_data</td><td>out</td><td>[127:0] logic</td><td><p>Premux data to be muxed with each way of the Icache.</p></td></tr><tr><td>ic&#8203;_sel&#8203;_premux&#8203;_data</td><td>out</td><td>logic</td><td><p>Select the premux data.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_addr</td><td>out</td><td>[15:2] logic</td><td><p>Read/Write addresss to the Icache.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_en</td><td>out</td><td>logic</td><td><p>Icache debug rd</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_en</td><td>out</td><td>logic</td><td><p>Icache debug wr</p></td></tr><tr><td>ic&#8203;_debug&#8203;_tag&#8203;_array</td><td>out</td><td>logic</td><td><p>Debug tag array</p></td></tr><tr><td>ic&#8203;_debug&#8203;_way</td><td>out</td><td>[3:0] logic</td><td><p>Debug way. Rd or Wr.</p></td></tr><tr><td>ic&#8203;_tag&#8203;_valid</td><td>out</td><td>[3:0] logic</td><td><p>Valid bits when accessing the Icache. One valid bit per way. F2 stage</p></td></tr><tr><td>ic&#8203;_rd&#8203;_hit</td><td>in</td><td>[3:0] logic</td><td><p>Compare hits from Icache tags. Per way.  F2 stage</p></td></tr><tr><td>ic&#8203;_tag&#8203;_perr</td><td>in</td><td>logic</td><td><p>Icache Tag parity error</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_ic&#8203;_miss</td><td>out</td><td>logic</td><td><p>ic miss</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_ic&#8203;_hit</td><td>out</td><td>logic</td><td><p>ic hit</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_error</td><td>out</td><td>logic</td><td><p>iside bus error</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_busy</td><td>out</td><td>logic</td><td><p>iside bus busy</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_trxn</td><td>out</td><td>logic</td><td><p>iside bus transactions</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_valid</td><td>out</td><td>logic</td><td><p>Instruction 0 valid. From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_valid</td><td>out</td><td>logic</td><td><p>Instruction 1 valid. From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_icaf</td><td>out</td><td>logic</td><td><p>Instruction 0 access fault. From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_icaf</td><td>out</td><td>logic</td><td><p>Instruction 1 access fault. From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_icaf&#8203;_f1</td><td>out</td><td>logic</td><td><p>Instruction 0 has access fault on second fetch group</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_icaf&#8203;_f1</td><td>out</td><td>logic</td><td><p>Instruction 1 has access fault on second fetch group</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_perr</td><td>out</td><td>logic</td><td><p>Instruction 0 parity error. From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_perr</td><td>out</td><td>logic</td><td><p>Instruction 1 parity error. From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_sbecc</td><td>out</td><td>logic</td><td><p>Instruction 0 has single bit ecc error</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_sbecc</td><td>out</td><td>logic</td><td><p>Instruction 1 has single bit ecc error</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_dbecc</td><td>out</td><td>logic</td><td><p>Instruction 0 has double bit ecc error</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_dbecc</td><td>out</td><td>logic</td><td><p>Instruction 1 has double bit ecc error</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_sb&#8203;_error</td><td>out</td><td>logic</td><td><p>Single Bit ECC error from a DMA access</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_instr</td><td>out</td><td>[31:0] logic</td><td><p>Instruction 0 . From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_instr</td><td>out</td><td>[31:0] logic</td><td><p>Instruction 1 . From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_pc</td><td>out</td><td>[31:1] logic</td><td><p>Instruction 0 pc. From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_pc</td><td>out</td><td>[31:1] logic</td><td><p>Instruction 1 pc. From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_pc4</td><td>out</td><td>logic</td><td><p>Instruction 0 is 4 byte. From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_pc4</td><td>out</td><td>logic</td><td><p>Instruction 1 is 4 byte. From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_illegal&#8203;_inst</td><td>out</td><td>[15:0] logic</td><td><p>Illegal instruction.</p></td></tr><tr><td>ifu&#8203;_miss&#8203;_state&#8203;_idle</td><td>out</td><td>logic</td><td><p>There is no outstanding miss. Cache miss state is idle.</p></td></tr><tr><td>i0&#8203;_brp</td><td>out</td><td>br_pkt_t</td><td><p>Instruction 0 branch packet. From Aligner to Decode</p></td></tr><tr><td>i1&#8203;_brp</td><td>out</td><td>br_pkt_t</td><td><p>Instruction 1 branch packet. From Aligner to Decode</p></td></tr><tr><td>exu&#8203;_mp&#8203;_pkt</td><td>in</td><td>predict_pkt_t</td><td><p>mispredict packet</p></td></tr><tr><td>exu&#8203;_mp&#8203;_eghr</td><td>in</td><td>[4:0] logic</td><td><p>execute ghr</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br0&#8203;_wb&#8203;_pkt</td><td>in</td><td>br_tlu_pkt_t</td><td><p>slot0 update/error pkt</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br1&#8203;_wb&#8203;_pkt</td><td>in</td><td>br_tlu_pkt_t</td><td><p>slot1 update/error pkt</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb</td><td>in</td><td>logic</td><td></td></tr><tr><td>exu&#8203;_rets&#8203;_e1&#8203;_pkt</td><td>in</td><td>rets_pkt_t</td><td><p>E1 return stack packet</p></td></tr><tr><td>exu&#8203;_rets&#8203;_e4&#8203;_pkt</td><td>in</td><td>rets_pkt_t</td><td><p>E4 return stack packet</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_cinst</td><td>out</td><td>[15:0] logic</td><td></td></tr><tr><td>ifu&#8203;_i1&#8203;_cinst</td><td>out</td><td>[15:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_ic&#8203;_diag&#8203;_pkt</td><td>in</td><td>cache_debug_pkt_t</td><td></td></tr><tr><td>ifu&#8203;_ic&#8203;_debug&#8203;_rd&#8203;_data&#8203;_valid</td><td>out</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVifuifu.svid1-n7.instantiations"><h3>Instantiations</h3><ul><li>ifc : <a href="#platform:resourceSweRVifuifu_ifc_ctl.svid1-114">ifu&#8203;_ifc&#8203;_ctl</a></li><ul style="list-style-type:none"><li><p>fetch control</p></li></ul></ul><ul><li>bp : <a href="#platform:resourceSweRVifuifu_bp_ctl.svid1-850">ifu&#8203;_bp&#8203;_ctl</a></li><ul style="list-style-type:none"><li><p>branch predictor</p></li></ul></ul><ul><li>aln : <a href="#platform:resourceSweRVifuifu_aln_ctl.svid1-7uc">ifu&#8203;_aln&#8203;_ctl</a></li><ul style="list-style-type:none"><li><p>aligner</p></li></ul></ul><ul><li>mem&#8203;_ctl : <a href="#platform:resourceSweRVifuifu_mem_ctl.svid1-60a">ifu&#8203;_mem&#8203;_ctl</a></li><ul style="list-style-type:none"><li><p>icache</p></li></ul></ul></div><div id="platform:resourceSweRVifuifu.svid1-n7.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ifu.svg"></div></div><div class="module" id="platform:resourceSweRVifuifu_aln_ctl.svid1-7uc"><h2>Module ifu&#8203;_aln&#8203;_ctl</h2><p>This design unit is implemented in <code>ifu&#8203;_aln&#8203;_ctl.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code>, <code>ifu_compress_ctl.sv</code></p><div id="platform:resourceSweRVifuifu_aln_ctl.svid1-7uc.description"><h3>Description</h3><p>Function: Instruction aligner</p></div><div id="platform:resourceSweRVifuifu_aln_ctl.svid1-7uc.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVifuifu_aln_ctl.svid1-7uc.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr><tr><td>MHI</td><td>unknown</td><td>47+5</td><td></td></tr><tr><td>MSIZE</td><td>unknown</td><td>48+5</td><td></td></tr><tr><td>BRDATA&#8203;_SIZE</td><td>unknown</td><td>48</td><td></td></tr><tr><td>BRDATA&#8203;_WIDTH</td><td>unknown</td><td>6</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVifuifu_aln_ctl.svid1-7uc.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_rd&#8203;_ecc&#8203;_single&#8203;_err</td><td>in</td><td>logic</td><td><p>This fetch has a single ICCM ecc  error.</p></td></tr><tr><td>iccm&#8203;_rd&#8203;_ecc&#8203;_double&#8203;_err</td><td>in</td><td>logic</td><td><p>This fetch has a double ICCM ecc  error.</p></td></tr><tr><td>ic&#8203;_rd&#8203;_parity&#8203;_final&#8203;_err</td><td>in</td><td>logic</td><td><p>for tag parity errors</p></td></tr><tr><td>ifu&#8203;_icache&#8203;_fetch&#8203;_f2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_access&#8203;_fault&#8203;_f2</td><td>in</td><td>logic</td><td><p>Instruction access fault for the current fetch.</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_fghr&#8203;_f2</td><td>in</td><td>[4:0] logic</td><td><p>fetch GHR</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_btb&#8203;_target&#8203;_f2</td><td>in</td><td>[31:1] logic</td><td><p>predicted RET target</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_poffset&#8203;_f2</td><td>in</td><td>[11:0] logic</td><td><p>predicted target offset</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_hist0&#8203;_f2</td><td>in</td><td>[7:0] logic</td><td><p>history counters for all 4 potential branches, bit 1, right justified</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_hist1&#8203;_f2</td><td>in</td><td>[7:0] logic</td><td><p>history counters for all 4 potential branches, bit 1, right justified</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_pc4&#8203;_f2</td><td>in</td><td>[7:0] logic</td><td><p>pc4 indication, right justified</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_way&#8203;_f2</td><td>in</td><td>[7:0] logic</td><td><p>way indication, right justified</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_valid&#8203;_f2</td><td>in</td><td>[7:0] logic</td><td><p>branch valid, right justified</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_ret&#8203;_f2</td><td>in</td><td>[7:0] logic</td><td><p>predicted ret indication, right justified</p></td></tr><tr><td>exu&#8203;_flush&#8203;_final</td><td>in</td><td>logic</td><td><p>Flush from the pipeline.</p></td></tr><tr><td>dec&#8203;_ib3&#8203;_valid&#8203;_d</td><td>in</td><td>logic</td><td><p>valids for top 2 instruction buffers at decode</p></td></tr><tr><td>dec&#8203;_ib2&#8203;_valid&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_ib0&#8203;_valid&#8203;_eff&#8203;_d</td><td>in</td><td>logic</td><td><p>effective valid taking decode into account</p></td></tr><tr><td>dec&#8203;_ib1&#8203;_valid&#8203;_eff&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_fetch&#8203;_data</td><td>in</td><td>[127:0] logic</td><td><p>fetch data in memory format - not right justified</p></td></tr><tr><td>ic&#8203;_error&#8203;_f2</td><td>in</td><td>icache_err_pkt_t</td><td><p>based on configuration: either parity or ecc</p></td></tr><tr><td>ifu&#8203;_fetch&#8203;_val</td><td>in</td><td>[7:0] logic</td><td><p>valids on a 2B boundary, right justified</p></td></tr><tr><td>ifu&#8203;_fetch&#8203;_pc</td><td>in</td><td>[31:1] logic</td><td><p>starting pc of fetch</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable ecc checking and flagging</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_valid</td><td>out</td><td>logic</td><td><p>Instruction 0 is valid</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_valid</td><td>out</td><td>logic</td><td><p>Instruction 1 is valid</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_icaf</td><td>out</td><td>logic</td><td><p>Instruction 0 has access fault</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_icaf</td><td>out</td><td>logic</td><td><p>Instruction 1 has access fault</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_icaf&#8203;_f1</td><td>out</td><td>logic</td><td><p>Instruction 0 has access fault on second fetch group</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_icaf&#8203;_f1</td><td>out</td><td>logic</td><td><p>Instruction 1 has access fault on second fetch group</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_perr</td><td>out</td><td>logic</td><td><p>Instruction 0 has parity error</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_perr</td><td>out</td><td>logic</td><td><p>Instruction 1 has parity error</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_sbecc</td><td>out</td><td>logic</td><td><p>Instruction 0 has single bit ecc error</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_sbecc</td><td>out</td><td>logic</td><td><p>Instruction 1 has single bit ecc error</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_dbecc</td><td>out</td><td>logic</td><td><p>Instruction 0 has double bit ecc error</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_dbecc</td><td>out</td><td>logic</td><td><p>Instruction 1 has double bit ecc error</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_instr</td><td>out</td><td>[31:0] logic</td><td><p>Instruction 0</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_instr</td><td>out</td><td>[31:0] logic</td><td><p>Instruction 1</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_pc</td><td>out</td><td>[31:1] logic</td><td><p>Instruction 0 PC</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_pc</td><td>out</td><td>[31:1] logic</td><td><p>Instruction 1 PC</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_pc4</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_i1&#8203;_pc4</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_fb&#8203;_consume1</td><td>out</td><td>logic</td><td><p>Consumed one buffer. To fetch control fetch for buffer mass balance</p></td></tr><tr><td>ifu&#8203;_fb&#8203;_consume2</td><td>out</td><td>logic</td><td><p>Consumed two buffers.To fetch control fetch for buffer mass balance</p></td></tr><tr><td>ifu&#8203;_illegal&#8203;_inst</td><td>out</td><td>[15:0] logic</td><td><p>Illegal Instruction.</p></td></tr><tr><td>i0&#8203;_brp</td><td>out</td><td>br_pkt_t</td><td><p>Branch packet for I0.</p></td></tr><tr><td>i1&#8203;_brp</td><td>out</td><td>br_pkt_t</td><td><p>Branch packet for I1.</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_instr&#8203;_aligned</td><td>out</td><td>[1:0] logic</td><td><p>number of inst aligned this cycle</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_align&#8203;_stall</td><td>out</td><td>logic</td><td><p>aligner stalled this cycle</p></td></tr><tr><td>ifu&#8203;_icache&#8203;_error&#8203;_index</td><td>out</td><td>[16:2] logic</td><td><p>Icache Error address index</p></td></tr><tr><td>ifu&#8203;_icache&#8203;_error&#8203;_val</td><td>out</td><td>logic</td><td><p>Icache error valid</p></td></tr><tr><td>ifu&#8203;_icache&#8203;_sb&#8203;_error&#8203;_val</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_cinst</td><td>out</td><td>[15:0] logic</td><td><p>16b compress inst for i0</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_cinst</td><td>out</td><td>[15:0] logic</td><td><p>16b compress inst for i1</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVifuifu_aln_ctl.svid1-7uc.instantiations"><h3>Instantiations</h3><ul><li>wrpff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>rdpff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>q2offsetff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>q1offsetff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>q0offsetff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>misc2ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>misc1ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>misc0ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>brdata2ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>brdata1ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>brdata0ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>f2pcff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>f1pcff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>f0pcff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>f2valff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>f1valff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>f0valff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>q2parityff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>q1parityff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>q0parityff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>q2ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>q1ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>q0ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>firsthash : <a href="#platform:resourceSweRVlibbeh_lib.svidwu-xv">rvbtb&#8203;_addr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>secondhash : <a href="#platform:resourceSweRVlibbeh_lib.svidwu-xv">rvbtb&#8203;_addr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>thirdhash : <a href="#platform:resourceSweRVlibbeh_lib.svidwu-xv">rvbtb&#8203;_addr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>fourthhash : <a href="#platform:resourceSweRVlibbeh_lib.svidwu-xv">rvbtb&#8203;_addr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>first&#8203;_brhash : <a href="#platform:resourceSweRVlibbeh_lib.svidvm-wt">rvbtb&#8203;_tag&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>second&#8203;_brhash : <a href="#platform:resourceSweRVlibbeh_lib.svidvm-wt">rvbtb&#8203;_tag&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>third&#8203;_brhash : <a href="#platform:resourceSweRVlibbeh_lib.svidvm-wt">rvbtb&#8203;_tag&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>fourth&#8203;_brhash : <a href="#platform:resourceSweRVlibbeh_lib.svidvm-wt">rvbtb&#8203;_tag&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>illegal&#8203;_any&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>illegal&#8203;_lockout&#8203;_any&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>compress0 : <a href="#platform:resourceSweRVifuifu_compress_ctl.svid1-3dk">ifu&#8203;_compress&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>compress1 : <a href="#platform:resourceSweRVifuifu_compress_ctl.svid1-3dk">ifu&#8203;_compress&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>compress2 : <a href="#platform:resourceSweRVifuifu_compress_ctl.svid1-3dk">ifu&#8203;_compress&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVifuifu_aln_ctl.svid1-7uc.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ifu_aln_ctl.svg"></div><div id="platform:resourceSweRVifuifu_aln_ctl.svid1-7uc.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRVifuifu_bp_ctl.svid1-850"><h2>Module ifu&#8203;_bp&#8203;_ctl</h2><p>This design unit is implemented in <code>ifu&#8203;_bp&#8203;_ctl.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVifuifu_bp_ctl.svid1-850.description"><h3>Description</h3><p>ifu_bp_ctl</p></div><div id="platform:resourceSweRVifuifu_bp_ctl.svid1-850.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVifuifu_bp_ctl.svid1-850.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>PC4</td><td>unknown</td><td>4</td><td></td></tr><tr><td>BOFF</td><td>unknown</td><td>3</td><td></td></tr><tr><td>CALL</td><td>unknown</td><td>2</td><td></td></tr><tr><td>RET</td><td>unknown</td><td>1</td><td></td></tr><tr><td>BV</td><td>unknown</td><td>0</td><td></td></tr><tr><td>LRU&#8203;_SIZE</td><td>unknown</td><td>4</td><td></td></tr><tr><td>NUM&#8203;_BHT&#8203;_LOOP</td><td>unknown</td><td>(16 &gt; 16 ) ? 16 : 16</td><td></td></tr><tr><td>NUM&#8203;_BHT&#8203;_LOOP&#8203;_INNER&#8203;_HI</td><td>unknown</td><td>(16 &gt; 16 ) ?4+3 : 7</td><td></td></tr><tr><td>NUM&#8203;_BHT&#8203;_LOOP&#8203;_OUTER&#8203;_LO</td><td>unknown</td><td>(16 &gt; 16 ) ?4+4 : 4</td><td></td></tr><tr><td>BHT&#8203;_NO&#8203;_ADDR&#8203;_MATCH</td><td>unknown</td><td>( 16 &lt;= 16 )</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVifuifu_bp_ctl.svid1-850.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_hit&#8203;_f2</td><td>in</td><td>logic</td><td><p>Icache hit, enables F2 address capture</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_addr&#8203;_f1</td><td>in</td><td>[31:1] logic</td><td><p>look up btb address</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_addr&#8203;_f2</td><td>in</td><td>[31:1] logic</td><td><p>to tgt calc</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_req&#8203;_f1</td><td>in</td><td>logic</td><td><p>F1 valid</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_req&#8203;_f2</td><td>in</td><td>logic</td><td><p>F2 valid</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br0&#8203;_wb&#8203;_pkt</td><td>in</td><td>br_tlu_pkt_t</td><td><p>BP commit update packet, includes errors</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br1&#8203;_wb&#8203;_pkt</td><td>in</td><td>br_tlu_pkt_t</td><td><p>BP commit update packet, includes errors</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb</td><td>in</td><td>logic</td><td><p>used to move EX4 RS to EX1 and F</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_leak&#8203;_one&#8203;_wb</td><td>in</td><td>logic</td><td><p>don&#x27;t hit for leak one fetches</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_bpred&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable all branch prediction</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_ret&#8203;_e4</td><td>in</td><td>logic</td><td><p>EX4 ret stack update</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_ret&#8203;_e4</td><td>in</td><td>logic</td><td><p>EX4 ret stack update</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_call&#8203;_e4</td><td>in</td><td>logic</td><td><p>EX4 ret stack update</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_call&#8203;_e4</td><td>in</td><td>logic</td><td><p>EX4 ret stack update</p></td></tr><tr><td>exu&#8203;_mp&#8203;_pkt</td><td>in</td><td>predict_pkt_t</td><td><p>mispredict packet</p></td></tr><tr><td>exu&#8203;_rets&#8203;_e1&#8203;_pkt</td><td>in</td><td>rets_pkt_t</td><td><p>EX1 rets packet</p></td></tr><tr><td>exu&#8203;_rets&#8203;_e4&#8203;_pkt</td><td>in</td><td>rets_pkt_t</td><td><p>EX4 rets packet</p></td></tr><tr><td>exu&#8203;_mp&#8203;_eghr</td><td>in</td><td>[4:0] logic</td><td><p>execute ghr (for patching fghr)</p></td></tr><tr><td>exu&#8203;_flush&#8203;_final</td><td>in</td><td>logic</td><td><p>all flushes</p></td></tr><tr><td>exu&#8203;_flush&#8203;_upper&#8203;_e2</td><td>in</td><td>logic</td><td><p>flush upper, either i0 or i1, cp EX1 RS to F RS</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_kill&#8203;_next&#8203;_f2</td><td>out</td><td>logic</td><td><p>kill next fetch, taken target found</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_btb&#8203;_target&#8203;_f2</td><td>out</td><td>[31:1] logic</td><td><p>predicted target PC</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_inst&#8203;_mask&#8203;_f2</td><td>out</td><td>[7:1] logic</td><td><p>tell ic which valids to kill because of a taken branch, right justified</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_fghr&#8203;_f2</td><td>out</td><td>[4:0] logic</td><td><p>fetch ghr</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_way&#8203;_f2</td><td>out</td><td>[7:0] logic</td><td><p>way</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_ret&#8203;_f2</td><td>out</td><td>[7:0] logic</td><td><p>predicted ret</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_hist1&#8203;_f2</td><td>out</td><td>[7:0] logic</td><td><p>history counters for all 4 potential branches, bit 1, right justified</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_hist0&#8203;_f2</td><td>out</td><td>[7:0] logic</td><td><p>history counters for all 4 potential branches, bit 0, right justified</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_poffset&#8203;_f2</td><td>out</td><td>[11:0] logic</td><td><p>predicted target</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_pc4&#8203;_f2</td><td>out</td><td>[7:0] logic</td><td><p>pc4 indication, right justified</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_valid&#8203;_f2</td><td>out</td><td>[7:0] logic</td><td><p>branch valid, right justified</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVifuifu_bp_ctl.svid1-850.instantiations"><h3>Instantiations</h3><ul><li>f1hash : <a href="#platform:resourceSweRVlibbeh_lib.svidwu-xv">rvbtb&#8203;_addr&#8203;_hash</a></li><ul style="list-style-type:none"><li><p>hash the incoming fetch PC, first guess at hashing algorithm</p></li></ul></ul><ul><li>f2hash : <a href="#platform:resourceSweRVlibbeh_lib.svidwu-xv">rvbtb&#8203;_addr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>coll&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>btb&#8203;_lru&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>fetchghr : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>faddrf2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>predtgt&#8203;_addr : <a href="#platform:resourceSweRVlibbeh_lib.svidhb-lm">rvbradder</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>rs&#8203;_addr : <a href="#platform:resourceSweRVlibbeh_lib.svidhb-lm">rvbradder</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>rdtagf1 : <a href="#platform:resourceSweRVlibbeh_lib.svidvm-wt">rvbtb&#8203;_tag&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>rdtagf : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mpghrhs : <a href="#platform:resourceSweRVlibbeh_lib.svidxw-zl">rvbtb&#8203;_ghr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>br0ghrhs : <a href="#platform:resourceSweRVlibbeh_lib.svidxw-zl">rvbtb&#8203;_ghr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>br1ghrhs : <a href="#platform:resourceSweRVlibbeh_lib.svidxw-zl">rvbtb&#8203;_ghr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>fghrhs : <a href="#platform:resourceSweRVlibbeh_lib.svidxw-zl">rvbtb&#8203;_ghr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>btb&#8203;_bank0&#8203;_way0&#8203;_data&#8203;_out : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>btb&#8203;_bank1&#8203;_way0&#8203;_data&#8203;_out : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>btb&#8203;_bank2&#8203;_way0&#8203;_data&#8203;_out : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>btb&#8203;_bank3&#8203;_way0&#8203;_data&#8203;_out : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>btb&#8203;_bank0&#8203;_way1&#8203;_data&#8203;_out : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>btb&#8203;_bank1&#8203;_way1&#8203;_data&#8203;_out : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>btb&#8203;_bank2&#8203;_way1&#8203;_data&#8203;_out : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>btb&#8203;_bank3&#8203;_way1&#8203;_data&#8203;_out : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bht&#8203;_dataoutf : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVifuifu_bp_ctl.svid1-850.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ifu_bp_ctl.svg"></div><div id="platform:resourceSweRVifuifu_bp_ctl.svid1-850.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>Truncate taken and valid, used for detecting a taken branch in the fetch group</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>BTB&#8203;_rd&#8203;_mux : always_comb</li></ul></div><div class="always-blocks"><ul><li>BHT&#8203;_rd&#8203;_mux : always_comb<ul style="list-style-type:none"><li><p>block: BHT_rd_mux</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRVifuifu_compress_ctl.svid1-3dk"><h2>Module ifu&#8203;_compress&#8203;_ctl</h2><p>This design unit is implemented in <code>ifu&#8203;_compress&#8203;_ctl.sv</code></p><div id="platform:resourceSweRVifuifu_compress_ctl.svid1-3dk.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVifuifu_compress_ctl.svid1-3dk.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[15:0] logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>legal</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVifuifu_compress_ctl.svid1-3dk.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ifu_compress_ctl.svg"></div></div><div class="module" id="platform:resourceSweRVifuifu_ic_mem.svid1-9e"><h2>Module ifu&#8203;_ic&#8203;_mem</h2><p>This design unit is implemented in <code>ifu&#8203;_ic&#8203;_mem.sv</code></p><p>This file depends on: <code>beh_lib.sv</code>, <code>mem_lib.sv</code></p><div id="platform:resourceSweRVifuifu_ic_mem.svid1-9e.description"><h3>Description</h3><p>SPDX-License-Identifier: Apache-2.0
Copyright 2019 Western Digital Corporation or it&#x27;s affiliates.</p><p>Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);
you may not use this file except in compliance with the License.
You may obtain a copy of the License at</p><p>http://www.apache.org/licenses/LICENSE-2.0</p><p>Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an &quot;AS IS&quot; BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.</p><p>ICACHE DATA &amp; TAG MODULE WRAPPER              //</p></div><div id="platform:resourceSweRVifuifu_ic_mem.svid1-9e.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVifuifu_ic_mem.svid1-9e.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVifuifu_ic_mem.svid1-9e.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>in</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_rw&#8203;_addr</td><td>in</td><td>[31:3] logic</td><td></td></tr><tr><td>ic&#8203;_wr&#8203;_en</td><td>in</td><td>[3:0] logic</td><td><p>Which way to write</p></td></tr><tr><td>ic&#8203;_rd&#8203;_en</td><td>in</td><td>logic</td><td><p>Read enable</p></td></tr><tr><td>ic&#8203;_debug&#8203;_addr</td><td>in</td><td>[15:2] logic</td><td><p>Read/Write addresss to the Icache.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_en</td><td>in</td><td>logic</td><td><p>Icache debug rd</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_en</td><td>in</td><td>logic</td><td><p>Icache debug wr</p></td></tr><tr><td>ic&#8203;_debug&#8203;_tag&#8203;_array</td><td>in</td><td>logic</td><td><p>Debug tag array</p></td></tr><tr><td>ic&#8203;_debug&#8203;_way</td><td>in</td><td>[3:0] logic</td><td><p>Debug way. Rd or Wr.</p></td></tr><tr><td>ic&#8203;_premux&#8203;_data</td><td>in</td><td>[127:0] logic</td><td><p>Premux data to be muxed with each way of the Icache.</p></td></tr><tr><td>ic&#8203;_sel&#8203;_premux&#8203;_data</td><td>in</td><td>logic</td><td><p>Select the pre_muxed data</p></td></tr><tr><td>ic&#8203;_wr&#8203;_data</td><td>in</td><td>[67:0] logic</td><td><p>Data to fill to the Icache. With Parity</p></td></tr><tr><td>ic&#8203;_rd&#8203;_data</td><td>out</td><td>[135:0] logic</td><td><p>Data read from Icache. 2x64bits + parity bits. F2 stage. With Parity</p></td></tr><tr><td>ictag&#8203;_debug&#8203;_rd&#8203;_data</td><td>out</td><td>[20:0] logic</td><td><p>Debug icache tag.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_data</td><td>in</td><td>[33:0] logic</td><td><p>Debug wr cache.</p></td></tr><tr><td>ic&#8203;_tag&#8203;_valid</td><td>in</td><td>[3:0] logic</td><td><p>Valid from the I$ tag valid outside (in flops).</p></td></tr><tr><td>ic&#8203;_rd&#8203;_hit</td><td>out</td><td>[3:0] logic</td><td><p>ic_rd_hit3:0</p></td></tr><tr><td>ic&#8203;_tag&#8203;_perr</td><td>out</td><td>logic</td><td><p>Tag Parity error</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVifuifu_ic_mem.svid1-9e.instantiations"><h3>Instantiations</h3><ul><li>ic&#8203;_tag&#8203;_inst : <a href="#platform:resourceSweRVifuifu_ic_mem.svid15i-1vj">IC&#8203;_TAG</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ic&#8203;_data&#8203;_inst : <a href="#platform:resourceSweRVifuifu_ic_mem.svid9f-15h">IC&#8203;_DATA</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVifuifu_ic_mem.svid1-9e.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ifu_ic_mem.svg"></div></div><div class="module" id="platform:resourceSweRVifuifu_iccm_mem.svid1-rb"><h2>Module ifu&#8203;_iccm&#8203;_mem</h2><p>This design unit is implemented in <code>ifu&#8203;_iccm&#8203;_mem.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code>, <code>mem_lib.sv</code></p><div id="platform:resourceSweRVifuifu_iccm_mem.svid1-rb.description"><h3>Description</h3><p>ifu_iccm_mem</p></div><div id="platform:resourceSweRVifuifu_iccm_mem.svid1-rb.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVifuifu_iccm_mem.svid1-rb.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVifuifu_iccm_mem.svid1-rb.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_wren</td><td>in</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_rden</td><td>in</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_rw&#8203;_addr</td><td>in</td><td>[19-1:2] logic</td><td></td></tr><tr><td>iccm&#8203;_wr&#8203;_size</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>iccm&#8203;_wr&#8203;_data</td><td>in</td><td>[77:0] logic</td><td></td></tr><tr><td>iccm&#8203;_rd&#8203;_data</td><td>out</td><td>[155:0] logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVifuifu_iccm_mem.svid1-rb.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ifu_iccm_mem.svg"></div></div><div class="module" id="platform:resourceSweRVifuifu_ifc_ctl.svid1-114"><h2>Module ifu&#8203;_ifc&#8203;_ctl</h2><p>This design unit is implemented in <code>ifu&#8203;_ifc&#8203;_ctl.sv</code></p><p>This file depends on: <code>beh_lib.sv</code></p><div id="platform:resourceSweRVifuifu_ifc_ctl.svid1-114.description"><h3>Description</h3><p>ifu_ifc_ctl</p></div><div id="platform:resourceSweRVifuifu_ifc_ctl.svid1-114.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVifuifu_ifc_ctl.svid1-114.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td><p>overrides clock gating</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>reset enable, from core pin</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>scan</p></td></tr><tr><td>ic&#8203;_hit&#8203;_f2</td><td>in</td><td>logic</td><td><p>Icache hit</p></td></tr><tr><td>ic&#8203;_crit&#8203;_wd&#8203;_rdy</td><td>in</td><td>logic</td><td><p>Crit word ready to be forwarded</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_mb&#8203;_empty</td><td>in</td><td>logic</td><td><p>Miss buffer empty</p></td></tr><tr><td>ifu&#8203;_fb&#8203;_consume1</td><td>in</td><td>logic</td><td><p>Aligner consumed 1 fetch buffer</p></td></tr><tr><td>ifu&#8203;_fb&#8203;_consume2</td><td>in</td><td>logic</td><td><p>Aligner consumed 2 fetch buffers</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_noredir&#8203;_wb</td><td>in</td><td>logic</td><td><p>Don&#x27;t fetch on flush</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dbg&#8203;_halted</td><td>in</td><td>logic</td><td><p>Core is halted</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_pmu&#8203;_fw&#8203;_halted</td><td>in</td><td>logic</td><td><p>Core is halted</p></td></tr><tr><td>exu&#8203;_flush&#8203;_final</td><td>in</td><td>logic</td><td><p>FLush</p></td></tr><tr><td>exu&#8203;_flush&#8203;_path&#8203;_final</td><td>in</td><td>[31:1] logic</td><td><p>Flush path</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_kill&#8203;_next&#8203;_f2</td><td>in</td><td>logic</td><td><p>kill next fetch, taken target found</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_btb&#8203;_target&#8203;_f2</td><td>in</td><td>[31:1] logic</td><td><p>predicted target PC</p></td></tr><tr><td>ic&#8203;_dma&#8203;_active</td><td>in</td><td>logic</td><td><p>IC DMA active, stop fetching</p></td></tr><tr><td>ic&#8203;_write&#8203;_stall</td><td>in</td><td>logic</td><td><p>IC is writing, stop fetching</p></td></tr><tr><td>dma&#8203;_iccm&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>force a stall in the fetch pipe for DMA ICCM access</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mrac&#8203;_ff</td><td>in</td><td>[31:0] logic</td><td><p>side_effect and cacheable for each region</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_uncacheable&#8203;_f1</td><td>out</td><td>logic</td><td><p>fetch to uncacheable address as determined by MRAC</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_addr&#8203;_f1</td><td>out</td><td>[31:1] logic</td><td><p>fetch addr F1</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_addr&#8203;_f2</td><td>out</td><td>[31:1] logic</td><td><p>fetch addr F2</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_req&#8203;_f1</td><td>out</td><td>logic</td><td><p>fetch request valid F1</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_req&#8203;_f1&#8203;_raw</td><td>out</td><td>logic</td><td><p>for clock-gating in mem_ctl</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_req&#8203;_f2</td><td>out</td><td>logic</td><td><p>fetch request valid F2</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_fetch&#8203;_stall</td><td>out</td><td>logic</td><td><p>pmu event measuring fetch stall</p></td></tr><tr><td>ifc&#8203;_iccm&#8203;_access&#8203;_f1</td><td>out</td><td>logic</td><td><p>fetch to ICCM region</p></td></tr><tr><td>ifc&#8203;_region&#8203;_acc&#8203;_fault&#8203;_f1</td><td>out</td><td>logic</td><td><p>fetch access fault</p></td></tr><tr><td>ifc&#8203;_dma&#8203;_access&#8203;_ok</td><td>out</td><td>logic</td><td><p>fetch is not accessing the ICCM, DMA can proceed</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRVifuifu_ifc_ctl.svid1-114.instantiations"><h3>Instantiations</h3><ul><li>ifu&#8203;_fa2&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>reset&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li><p>detect a reset and start fetching the reset vector</p></li></ul></ul><ul><li>ran&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>faddmiss&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>fsm&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>fbwrite&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>req&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>faddrf1&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>faddrf2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>iccrit&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVifuifu_ifc_ctl.svid1-114.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ifu_ifc_ctl.svg"></div></div><div class="module" id="platform:resourceSweRVifuifu_mem_ctl.svid1-60a"><h2>Module ifu&#8203;_mem&#8203;_ctl</h2><p>This design unit is implemented in <code>ifu&#8203;_mem&#8203;_ctl.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVifuifu_mem_ctl.svid1-60a.description"><h3>Description</h3><p>ifu_mem_ctl</p></div><div id="platform:resourceSweRVifuifu_mem_ctl.svid1-60a.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVifuifu_mem_ctl.svid1-60a.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr><tr><td>NUM&#8203;_OF&#8203;_BEATS</td><td>unknown</td><td>8</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVifuifu_mem_ctl.svid1-60a.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td><p>free clock always except during pause</p></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td><p>Active always except during pause</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>exu&#8203;_flush&#8203;_final</td><td>in</td><td>logic</td><td><p>Flush from the pipeline.</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_err&#8203;_wb</td><td>in</td><td>logic</td><td><p>Flush from the pipeline due to perr.</p></td></tr><tr><td>fetch&#8203;_addr&#8203;_f1</td><td>in</td><td>[31:1] logic</td><td><p>Fetch Address byte aligned always.      F1 stage.</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_uncacheable&#8203;_f1</td><td>in</td><td>logic</td><td><p>The fetch request is uncacheable space. F1 stage</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_req&#8203;_f1</td><td>in</td><td>logic</td><td><p>Fetch request. Comes with the address.  F1 stage</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_req&#8203;_f1&#8203;_raw</td><td>in</td><td>logic</td><td><p>Fetch request without some qualifications. Used for clock-gating. F1 stage</p></td></tr><tr><td>ifc&#8203;_iccm&#8203;_access&#8203;_f1</td><td>in</td><td>logic</td><td><p>This request is to the ICCM. Do not generate misses to the bus.</p></td></tr><tr><td>ifc&#8203;_region&#8203;_acc&#8203;_fault&#8203;_f1</td><td>in</td><td>logic</td><td><p>Access fault. in ICCM region but offset is outside defined ICCM.</p></td></tr><tr><td>ifc&#8203;_dma&#8203;_access&#8203;_ok</td><td>in</td><td>logic</td><td><p>It is OK to give dma access to the ICCM. (ICCM is not busy this cycle).</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_fence&#8203;_i&#8203;_wb</td><td>in</td><td>logic</td><td><p>Fence.i instruction is committing. Clear all Icache valids.</p></td></tr><tr><td>ifu&#8203;_icache&#8203;_error&#8203;_index</td><td>in</td><td>[16:6] logic</td><td><p>Index with parity/ecc error</p></td></tr><tr><td>ifu&#8203;_icache&#8203;_error&#8203;_val</td><td>in</td><td>logic</td><td><p>Parity/Ecc  error</p></td></tr><tr><td>ifu&#8203;_icache&#8203;_sb&#8203;_error&#8203;_val</td><td>in</td><td>logic</td><td><p>single bit iccm  error</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_inst&#8203;_mask&#8203;_f2</td><td>in</td><td>[7:1] logic</td><td><p>tell ic which valids to kill because of a taken branch, right justified</p></td></tr><tr><td>ifu&#8203;_miss&#8203;_state&#8203;_idle</td><td>out</td><td>logic</td><td><p>No icache misses are outstanding.</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_mb&#8203;_empty</td><td>out</td><td>logic</td><td><p>Continue with normal fetching. This does not mean that miss is finished.</p></td></tr><tr><td>ic&#8203;_dma&#8203;_active</td><td>out</td><td>logic</td><td><p>In the middle of servicing dma request to ICCM. Do not make any new requests.</p></td></tr><tr><td>ic&#8203;_write&#8203;_stall</td><td>out</td><td>logic</td><td><p>Stall fetch the cycle we are writing the cache.</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_ic&#8203;_miss</td><td>out</td><td>logic</td><td><p>IC miss event</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_ic&#8203;_hit</td><td>out</td><td>logic</td><td><p>IC hit event</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_error</td><td>out</td><td>logic</td><td><p>Bus error event</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_busy</td><td>out</td><td>logic</td><td><p>Bus busy event</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_trxn</td><td>out</td><td>logic</td><td><p>Bus transaction</p></td></tr><tr><td>ifu&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>AXI Write Channels - IFU never writes. So, 0 out mostly</p></td></tr><tr><td>ifu&#8203;_axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awid</td><td>out</td><td>[3-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bid</td><td>in</td><td>[3-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>ifu&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arid</td><td>out</td><td>[3-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rid</td><td>in</td><td>[3-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td><p>/ SCVI Bus interface</p></td></tr><tr><td>dma&#8203;_iccm&#8203;_req</td><td>in</td><td>logic</td><td><p>dma iccm command (read or write)</p></td></tr><tr><td>dma&#8203;_mem&#8203;_addr</td><td>in</td><td>[31:0] logic</td><td><p>dma address</p></td></tr><tr><td>dma&#8203;_mem&#8203;_sz</td><td>in</td><td>[2:0] logic</td><td><p>size</p></td></tr><tr><td>dma&#8203;_mem&#8203;_write</td><td>in</td><td>logic</td><td><p>write</p></td></tr><tr><td>dma&#8203;_mem&#8203;_wdata</td><td>in</td><td>[63:0] logic</td><td><p>write data</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_ecc&#8203;_error</td><td>out</td><td>logic</td><td><p>Data read from iccm has an ecc error</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_rvalid</td><td>out</td><td>logic</td><td><p>Data read from iccm is valid</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_rdata</td><td>out</td><td>[63:0] logic</td><td><p>dma data read from iccm</p></td></tr><tr><td>iccm&#8203;_ready</td><td>out</td><td>logic</td><td><p>iccm ready to accept new command.</p></td></tr><tr><td>ic&#8203;_rw&#8203;_addr</td><td>out</td><td>[31:3] logic</td><td><p>Read/Write addresss to the Icache.</p></td></tr><tr><td>ic&#8203;_wr&#8203;_en</td><td>out</td><td>[3:0] logic</td><td><p>Icache write enable, when filling the Icache.</p></td></tr><tr><td>ic&#8203;_rd&#8203;_en</td><td>out</td><td>logic</td><td><p>Icache read  enable.</p></td></tr><tr><td>ic&#8203;_wr&#8203;_data</td><td>out</td><td>[67:0] logic</td><td><p>Data to fill to the Icache. With Parity</p></td></tr><tr><td>ic&#8203;_rd&#8203;_data</td><td>in</td><td>[135:0] logic</td><td><p>Data read from Icache. 2x64bits + parity bits. F2 stage. With Parity</p></td></tr><tr><td>ictag&#8203;_debug&#8203;_rd&#8203;_data</td><td>in</td><td>[20:0] logic</td><td><p>Debug icache tag.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_data</td><td>out</td><td>[33:0] logic</td><td><p>Debug wr cache.</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_debug&#8203;_rd&#8203;_data</td><td>out</td><td>[33:0] logic</td><td><p>debug data read</p></td></tr><tr><td>ic&#8203;_debug&#8203;_addr</td><td>out</td><td>[15:2] logic</td><td><p>Read/Write addresss to the Icache.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_en</td><td>out</td><td>logic</td><td><p>Icache debug rd</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_en</td><td>out</td><td>logic</td><td><p>Icache debug wr</p></td></tr><tr><td>ic&#8203;_debug&#8203;_tag&#8203;_array</td><td>out</td><td>logic</td><td><p>Debug tag array</p></td></tr><tr><td>ic&#8203;_debug&#8203;_way</td><td>out</td><td>[3:0] logic</td><td><p>Debug way. Rd or Wr.</p></td></tr><tr><td>ic&#8203;_tag&#8203;_valid</td><td>out</td><td>[3:0] logic</td><td><p>Valid bits when accessing the Icache. One valid bit per way. F2 stage</p></td></tr><tr><td>ic&#8203;_rd&#8203;_hit</td><td>in</td><td>[3:0] logic</td><td><p>Compare hits from Icache tags. Per way.  F2 stage</p></td></tr><tr><td>ic&#8203;_tag&#8203;_perr</td><td>in</td><td>logic</td><td><p>Icache Tag parity error</p></td></tr><tr><td>ic&#8203;_hit&#8203;_f2</td><td>out</td><td>logic</td><td><p>Hit in Icache(if Icache access) or ICCM access( ICCM always has ic_hit_f2)</p></td></tr><tr><td>ic&#8203;_crit&#8203;_wd&#8203;_rdy</td><td>out</td><td>logic</td><td><p>Critical fetch is ready to be bypassed.</p></td></tr><tr><td>ic&#8203;_access&#8203;_fault&#8203;_f2</td><td>out</td><td>logic</td><td><p>Access fault (bus error or ICCM access in region but out of offset range).</p></td></tr><tr><td>ic&#8203;_rd&#8203;_parity&#8203;_final&#8203;_err</td><td>out</td><td>logic</td><td><p>This fetch has an tag parity error.</p></td></tr><tr><td>iccm&#8203;_rd&#8203;_ecc&#8203;_single&#8203;_err</td><td>out</td><td>logic</td><td><p>This fetch has a single ICCM ecc  error.</p></td></tr><tr><td>iccm&#8203;_rd&#8203;_ecc&#8203;_double&#8203;_err</td><td>out</td><td>logic</td><td><p>This fetch has a double ICCM ecc  error.</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_sb&#8203;_error</td><td>out</td><td>logic</td><td><p>Single Bit ECC error from a DMA access</p></td></tr><tr><td>ic&#8203;_fetch&#8203;_val&#8203;_f2</td><td>out</td><td>[7:0] logic</td><td><p>valid bytes for fetch. To the Aligner.</p></td></tr><tr><td>ic&#8203;_data&#8203;_f2</td><td>out</td><td>[127:0] logic</td><td><p>Data read from Icache or ICCM. To the Aligner.</p></td></tr><tr><td>ic&#8203;_error&#8203;_f2</td><td>out</td><td>icache_err_pkt_t</td><td><p>Parity or ECC bits for the Icache Data</p></td></tr><tr><td>ifu&#8203;_icache&#8203;_fetch&#8203;_f2</td><td>out</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_premux&#8203;_data</td><td>out</td><td>[127:0] logic</td><td><p>Premuxed data to be muxed with Icache data</p></td></tr><tr><td>ic&#8203;_sel&#8203;_premux&#8203;_data</td><td>out</td><td>logic</td><td><p>Select premux data.</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_ic&#8203;_diag&#8203;_pkt</td><td>in</td><td>cache_debug_pkt_t</td><td><p>Icache/tag debug read/write packet</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable the ecc checking and flagging</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_debug&#8203;_rd&#8203;_data&#8203;_valid</td><td>out</td><td>logic</td><td><p>debug data valid.</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVifuifu_mem_ctl.svid1-60a.instantiations"><h3>Instantiations</h3><ul><li>fetch&#8203;_f1&#8203;_f2&#8203;_c1&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>debug&#8203;_c1&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>miss&#8203;_state&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>reset&#8203;_ic&#8203;_f : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>uncache&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ifu&#8203;_fetch&#8203;_addr&#8203;_f2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>unc&#8203;_miss&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>imb&#8203;_f2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mb&#8203;_rep&#8203;_wayf2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mb&#8203;_tagv&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>fetch&#8203;_req&#8203;_f2&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ifu&#8203;_iccm&#8203;_acc&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ifu&#8203;_iccm&#8203;_reg&#8203;_acc&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sel&#8203;_f&#8203;_u&#8203;_m&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sel&#8203;_mb&#8203;_addr&#8203;_flop : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>cumul&#8203;_err&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>flush&#8203;_final&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>byp&#8203;_data&#8203;_first&#8203;_c1&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>byp&#8203;_data&#8203;_second&#8203;_c1&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>byp&#8203;_data&#8203;_first&#8203;_half : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>byp&#8203;_data&#8203;_first&#8203;_half&#8203;_err : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>byp&#8203;_data&#8203;_first&#8203;_half&#8203;_val : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>byp&#8203;_data&#8203;_second&#8203;_half : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>byp&#8203;_data&#8203;_second&#8203;_half&#8203;_err : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>byp&#8203;_data&#8203;_second&#8203;_half&#8203;_val : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>crit&#8203;_wd&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ic&#8203;_index&#8203;_q : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>perr&#8203;_err&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sbiccm&#8203;_err&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>perr&#8203;_dat&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>perr&#8203;_state&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_clk : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_clken&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_ic&#8203;_req&#8203;_ff2 : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_cmd&#8203;_req&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li><p>changes for making the axi blocking</p></li></ul></ul><ul><li>axi&#8203;_rdy&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li><p>IFU Write channels - not needed, so 00 out</p></li></ul></ul><ul><li>axi&#8203;_rsp&#8203;_vld&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_cmd&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>scvi&#8203;_rsp&#8203;_cmd&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>scvi&#8203;_rsp&#8203;_tag&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_data&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_mb&#8203;_beat&#8203;_count&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_rd&#8203;_addr&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_clk&#8203;_reset : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>axi&#8203;_cmd&#8203;_beat&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>act&#8203;_miss&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dma&#8203;_ok&#8203;_prev&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>reset&#8203;_all&#8203;_tag&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>status&#8203;_wr&#8203;_addr&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>status&#8203;_wren&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>status&#8203;_data&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>tag&#8203;_addr&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>tag&#8203;_v&#8203;_we&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>tag&#8203;_v&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ifu&#8203;_pmu&#8203;_sigs&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ifu&#8203;_debug&#8203;_sel&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ifu&#8203;_debug&#8203;_rd&#8203;_en&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ifu&#8203;_debug&#8203;_data&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>debug&#8203;_data&#8203;_c1&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ifu&#8203;_debug&#8203;_valid&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVifuifu_mem_ctl.svid1-60a.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ifu_mem_ctl.svg"></div><div id="platform:resourceSweRVifuifu_mem_ctl.svid1-60a.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>MISS&#8203;_SM : always_comb<ul style="list-style-type:none"><li><p>FIFO state machine</p><div id="platform:resourceSweRVifuifu_mem_ctl.svid1-60a.always-blocks.processStateMachine"><h4>Statemachine</h4><img src="statemachines/ifu_mem_ctl_miss_state.svg"></div></li></ul></li></ul></div><div class="always-blocks"><ul><li>ERROR&#8203;_SM : always_comb<ul style="list-style-type:none"><li><p>FIFO state machine</p><div id="platform:resourceSweRVifuifu_mem_ctl.svid1-60a.always-blocks.processStateMachine"><h4>Statemachine</h4><img src="statemachines/ifu_mem_ctl_perr_state.svg"></div></li></ul></li></ul></div><div class="always-blocks"><ul><li>way&#8203;_status&#8203;_out&#8203;_mux : always_comb</li></ul></div><div class="always-blocks"><ul><li>tag&#8203;_valid&#8203;_out&#8203;_mux : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlsulsu.svid1-1fr"><h2>Module lsu</h2><p>This design unit is implemented in <code>lsu.sv</code></p><p>This file depends on: <code>lsu_trigger.sv</code>, <code>lsu_clkdomain.sv</code>, <code>lsu_bus_intf.sv</code>, <code>lsu_ecc.sv</code>, <code>lsu_lsc_ctl.sv</code>, <code>lsu_stbuf.sv</code>, <code>lsu_dccm_ctl.sv</code>, <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVlsulsu.svid1-1fr.description"><h3>Description</h3><p>lsu</p></div><div id="platform:resourceSweRVlsulsu.svid1-1fr.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlsulsu.svid1-1fr.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlsulsu.svid1-1fr.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>i0&#8203;_result&#8203;_e4&#8203;_eff</td><td>in</td><td>[31:0] logic</td><td><p>I0 e4 result for e4 -&gt; dc3 store forwarding</p></td></tr><tr><td>i1&#8203;_result&#8203;_e4&#8203;_eff</td><td>in</td><td>[31:0] logic</td><td><p>I1 e4 result for e4 -&gt; dc3 store forwarding</p></td></tr><tr><td>i0&#8203;_result&#8203;_e2</td><td>in</td><td>[31:0] logic</td><td><p>I0 e2 result for e2 -&gt; dc2 store forwarding</p></td></tr><tr><td>flush&#8203;_final&#8203;_e3</td><td>in</td><td>logic</td><td><p>I0/I1 flush in e3</p></td></tr><tr><td>i0&#8203;_flush&#8203;_final&#8203;_e3</td><td>in</td><td>logic</td><td><p>I0 flush in e3</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb</td><td>in</td><td>logic</td><td><p>I0/I1 writeback flush. This is used to flush the old packets only</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>in</td><td>logic</td><td><p>I0 is flushed, don&#x27;t writeback any results to arch state</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>in</td><td>logic</td><td><p>I1 is flushed, don&#x27;t writeback any results to arch state</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_cancel&#8203;_e4</td><td>in</td><td>logic</td><td><p>cancel the bus load in dc4 and reset the freeze</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_non&#8203;_blocking&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable the non block</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_wb&#8203;_coalescing&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable the write buffer coalesce</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_ld&#8203;_miss&#8203;_byp&#8203;_wb&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable the miss bypass in the write buffer</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_sideeffect&#8203;_posted&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable posted writes to sideeffect addr to the bus</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable the generation of the ecc</p></td></tr><tr><td>exu&#8203;_lsu&#8203;_rs1&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>address rs operand</p></td></tr><tr><td>exu&#8203;_lsu&#8203;_rs2&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>store data</p></td></tr><tr><td>dec&#8203;_lsu&#8203;_offset&#8203;_d</td><td>in</td><td>[11:0] logic</td><td><p>address offset operand</p></td></tr><tr><td>lsu&#8203;_p</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu control packet</p></td></tr><tr><td>dec&#8203;_i0&#8203;_lsu&#8203;_decode&#8203;_d</td><td>in</td><td>logic</td><td><p>lsu is in i0</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mrac&#8203;_ff</td><td>in</td><td>[31:0] logic</td><td><p>CSR for memory region control</p></td></tr><tr><td>lsu&#8203;_result&#8203;_dc3</td><td>out</td><td>[31:0] logic</td><td><p>lsu load data</p></td></tr><tr><td>lsu&#8203;_result&#8203;_corr&#8203;_dc4</td><td>out</td><td>[31:0] logic</td><td><p>This is the ECC corrected data going to RF</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_dc3</td><td>out</td><td>logic</td><td><p>lsu freeze due to load to external</p></td></tr><tr><td>lsu&#8203;_load&#8203;_stall&#8203;_any</td><td>out</td><td>logic</td><td><p>This is for blocking loads in the decode</p></td></tr><tr><td>lsu&#8203;_store&#8203;_stall&#8203;_any</td><td>out</td><td>logic</td><td><p>This is for blocking stores in the decode</p></td></tr><tr><td>lsu&#8203;_idle&#8203;_any</td><td>out</td><td>logic</td><td><p>lsu buffers are empty and no instruction in the pipeline</p></td></tr><tr><td>lsu&#8203;_halt&#8203;_idle&#8203;_any</td><td>out</td><td>logic</td><td><p>This is used to enter halt mode. Exclude DMA</p></td></tr><tr><td>lsu&#8203;_error&#8203;_pkt&#8203;_dc3</td><td>out</td><td>lsu_error_pkt_t</td><td><p>lsu exception packet</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_external&#8203;_ints&#8203;_dc3</td><td>out</td><td>logic</td><td><p>freeze due to sideeffects loads need to suppress external interrupt</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_load&#8203;_any</td><td>out</td><td>logic</td><td><p>bus load imprecise error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_store&#8203;_any</td><td>out</td><td>logic</td><td><p>bus store imprecise error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_addr&#8203;_any</td><td>out</td><td>[31:0] logic</td><td><p>bus store imprecise error address</p></td></tr><tr><td>dec&#8203;_nonblock&#8203;_load&#8203;_freeze&#8203;_dc2</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_valid&#8203;_dc3</td><td>out</td><td>logic</td><td><p>there is an external load -&gt; put in the cam</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_tag&#8203;_dc3</td><td>out</td><td>[3-1:0] logic</td><td><p>the tag of the external non block load</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_dc5</td><td>out</td><td>logic</td><td><p>invalidate signal for the cam entry for non block loads</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_tag&#8203;_dc5</td><td>out</td><td>[3-1:0] logic</td><td><p>tag of the enrty which needs to be invalidated</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_valid</td><td>out</td><td>logic</td><td><p>the non block is valid - sending information back to the cam</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_error</td><td>out</td><td>logic</td><td><p>non block load has an error</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_tag</td><td>out</td><td>[3-1:0] logic</td><td><p>the tag of the non block load sending the data/error</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data</td><td>out</td><td>[31:0] logic</td><td><p>Data of the non block load</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_misaligned&#8203;_dc3</td><td>out</td><td>logic</td><td><p>PMU : misaligned</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_trxn</td><td>out</td><td>logic</td><td><p>PMU : bus transaction</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_misaligned</td><td>out</td><td>logic</td><td><p>PMU : misaligned access going to the bus</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_error</td><td>out</td><td>logic</td><td><p>PMU : bus sending error back</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_busy</td><td>out</td><td>logic</td><td><p>PMU : bus is not ready</p></td></tr><tr><td>trigger&#8203;_pkt&#8203;_any</td><td>in</td><td>[3:0] trigger_pkt_t</td><td><p>Trigger info from the decode</p></td></tr><tr><td>lsu&#8203;_trigger&#8203;_match&#8203;_dc3</td><td>out</td><td>[3:0] logic</td><td><p>lsu trigger hit (one bit per trigger)</p></td></tr><tr><td>dccm&#8203;_wren</td><td>out</td><td>logic</td><td><p>DCCM write enable</p></td></tr><tr><td>dccm&#8203;_rden</td><td>out</td><td>logic</td><td><p>DCCM read enable</p></td></tr><tr><td>dccm&#8203;_wr&#8203;_addr</td><td>out</td><td>[16-1:0] logic</td><td><p>DCCM write address (write can happen to one bank only)</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_lo</td><td>out</td><td>[16-1:0] logic</td><td><p>DCCM read address low bank</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_hi</td><td>out</td><td>[16-1:0] logic</td><td><p>DCCM read address hi bank (hi and low same if aligned read)</p></td></tr><tr><td>dccm&#8203;_wr&#8203;_data</td><td>out</td><td>[39-1:0] logic</td><td><p>DCCM write data (this is always aligned)</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_lo</td><td>in</td><td>[39-1:0] logic</td><td><p>DCCM read data low bank</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_hi</td><td>in</td><td>[39-1:0] logic</td><td><p>DCCM read data hi bank</p></td></tr><tr><td>picm&#8203;_wren</td><td>out</td><td>logic</td><td><p>PIC memory write enable</p></td></tr><tr><td>picm&#8203;_rden</td><td>out</td><td>logic</td><td><p>PIC memory read enable</p></td></tr><tr><td>picm&#8203;_mken</td><td>out</td><td>logic</td><td><p>Need to read the mask for stores to determine which bits to write/forward</p></td></tr><tr><td>picm&#8203;_addr</td><td>out</td><td>[31:0] logic</td><td><p>PIC memory address</p></td></tr><tr><td>picm&#8203;_wr&#8203;_data</td><td>out</td><td>[31:0] logic</td><td><p>PIC memory write data</p></td></tr><tr><td>picm&#8203;_rd&#8203;_data</td><td>in</td><td>[31:0] logic</td><td><p>PIC memory read/mask data</p></td></tr><tr><td>lsu&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>AXI Write Channels</p></td></tr><tr><td>lsu&#8203;_axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awid</td><td>out</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bid</td><td>in</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>lsu&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arid</td><td>out</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rid</td><td>in</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td><p>external drives a clock_en to control bus ratio</p></td></tr><tr><td>dma&#8203;_dccm&#8203;_req</td><td>in</td><td>logic</td><td><p>DMA read/write to dccm</p></td></tr><tr><td>dma&#8203;_mem&#8203;_addr</td><td>in</td><td>[31:0] logic</td><td><p>DMA address</p></td></tr><tr><td>dma&#8203;_mem&#8203;_sz</td><td>in</td><td>[2:0] logic</td><td><p>DMA access size</p></td></tr><tr><td>dma&#8203;_mem&#8203;_write</td><td>in</td><td>logic</td><td><p>DMA access is a write</p></td></tr><tr><td>dma&#8203;_mem&#8203;_wdata</td><td>in</td><td>[63:0] logic</td><td><p>DMA write data</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_rvalid</td><td>out</td><td>logic</td><td><p>lsu data valid for DMA dccm read</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_ecc&#8203;_error</td><td>out</td><td>logic</td><td><p>DMA load had ecc error</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_rdata</td><td>out</td><td>[63:0] logic</td><td><p>lsu data for DMA dccm read</p></td></tr><tr><td>dccm&#8203;_ready</td><td>out</td><td>logic</td><td><p>lsu ready for DMA access</p></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td><p>Disable clock gating</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>scan</p></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlsulsu.svid1-1fr.instantiations"><h3>Instantiations</h3><ul><li>lsu&#8203;_lsc&#8203;_ctl : <a href="#platform:resourceSweRVlsulsu_lsc_ctl.svid1-230">lsu&#8203;_lsc&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dccm&#8203;_ctl : <a href="#platform:resourceSweRVlsulsu_dccm_ctl.svid1-151">lsu&#8203;_dccm&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>stbuf : <a href="#platform:resourceSweRVlsulsu_stbuf.svid1-2zc">lsu&#8203;_stbuf</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ecc : <a href="#platform:resourceSweRVlsulsu_ecc.svid1-rf">lsu&#8203;_ecc</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>trigger : <a href="#platform:resourceSweRVlsulsu_trigger.svid1-7d">lsu&#8203;_trigger</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>clkdomain : <a href="#platform:resourceSweRVlsulsu_clkdomain.svid1-rv">lsu&#8203;_clkdomain</a></li><ul style="list-style-type:none"><li><p>Clk domain</p></li></ul></ul><ul><li>bus&#8203;_intf : <a href="#platform:resourceSweRVlsulsu_bus_intf.svid1-2el">lsu&#8203;_bus&#8203;_intf</a></li><ul style="list-style-type:none"><li><p>Bus interface</p></li></ul></ul><ul><li>lsu&#8203;_i0&#8203;_valid&#8203;_dc1ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li><p>Flops
rvdffs #(1) lsu_i0_valid_dc1ff (.*, .din(dec_i0_lsu_decode_d), .dout(lsu_i0_valid_dc1), .en(~lsu_freeze_dc3));</p></li></ul></ul><ul><li>lsu&#8203;_i0&#8203;_valid&#8203;_dc2ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_i0&#8203;_valid&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_i0&#8203;_valid&#8203;_dc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_i0&#8203;_valid&#8203;_dc5ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_single&#8203;_ecc&#8203;_err&#8203;_dc4 : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_single&#8203;_ecc&#8203;_err&#8203;_dc5 : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVlsulsu.svid1-1fr.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.lsu.svg"></div></div><div class="module" id="platform:resourceSweRVlsulsu_addrcheck.svid1-tb"><h2>Module lsu&#8203;_addrcheck</h2><p>This design unit is implemented in <code>lsu&#8203;_addrcheck.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVlsulsu_addrcheck.svid1-tb.description"><h3>Description</h3><p>lsu_addrcheck</p></div><div id="platform:resourceSweRVlsulsu_addrcheck.svid1-tb.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlsulsu_addrcheck.svid1-tb.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_REGION</td><td>unknown</td><td>4&#x27;hf</td><td></td></tr><tr><td>PIC&#8203;_REGION</td><td>unknown</td><td>4&#x27;hf</td><td></td></tr><tr><td>ICCM&#8203;_REGION</td><td>unknown</td><td>4&#x27;he</td><td></td></tr><tr><td>ICCM&#8203;_ENABLE</td><td>unknown</td><td>1&#x27;b0</td><td></td></tr><tr><td>DCCM&#8203;_ENABLE</td><td>unknown</td><td>1&#x27;b1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlsulsu_addrcheck.svid1-tb.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>lsu&#8203;_freeze&#8203;_c2&#8203;_dc2&#8203;_clk</td><td>in</td><td>logic</td><td><p>clock</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c2&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>reset</p></td></tr><tr><td>start&#8203;_addr&#8203;_dc1</td><td>in</td><td>[31:0] logic</td><td><p>start address for lsu</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc1</td><td>in</td><td>[31:0] logic</td><td><p>end address for lsu</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc1</td><td>in</td><td>lsu_pkt_t</td><td><p>packet in dc1</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mrac&#8203;_ff</td><td>in</td><td>[31:0] logic</td><td><p>CSR read</p></td></tr><tr><td>is&#8203;_sideeffects&#8203;_dc2</td><td>out</td><td>logic</td><td><p>is sideffects space</p></td></tr><tr><td>is&#8203;_sideeffects&#8203;_dc3</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc1</td><td>out</td><td>logic</td><td><p>address in dccm</p></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc1</td><td>out</td><td>logic</td><td><p>address in pic</p></td></tr><tr><td>addr&#8203;_external&#8203;_dc1</td><td>out</td><td>logic</td><td><p>address in external</p></td></tr><tr><td>access&#8203;_fault&#8203;_dc1</td><td>out</td><td>logic</td><td><p>access fault</p></td></tr><tr><td>misaligned&#8203;_fault&#8203;_dc1</td><td>out</td><td>logic</td><td><p>misaligned</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlsulsu_addrcheck.svid1-tb.instantiations"><h3>Instantiations</h3><ul><li>start&#8203;_addr&#8203;_pic&#8203;_rangecheck : <a href="#platform:resourceSweRVlibbeh_lib.svidzm-13p">rvrangecheck</a></li><ul style="list-style-type:none"><li><p>PIC memory check
Start address check</p></li></ul></ul><ul><li>end&#8203;_addr&#8203;_pic&#8203;_rangecheck : <a href="#platform:resourceSweRVlibbeh_lib.svidzm-13p">rvrangecheck</a></li><ul style="list-style-type:none"><li><p>End address check</p></li></ul></ul><ul><li>is&#8203;_sideeffects&#8203;_dc2ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>is&#8203;_sideeffects&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVlsulsu_addrcheck.svid1-tb.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.lsu_addrcheck.svg"></div></div><div class="module" id="platform:resourceSweRVlsulsu_bus_buffer.svid2g-6nx"><h2>Module lsu&#8203;_bus&#8203;_buffer</h2><p>This design unit is implemented in <code>lsu&#8203;_bus&#8203;_buffer.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVlsulsu_bus_buffer.svid2g-6nx.description"><h3>Description</h3><p>lsu_bus_buffer</p></div><div id="platform:resourceSweRVlsulsu_bus_buffer.svid2g-6nx.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlsulsu_bus_buffer.svid2g-6nx.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DEPTH&#8203;_LOG2</td><td>unknown</td><td>3</td><td></td></tr><tr><td>TIMER</td><td>unknown</td><td>8</td><td><p>This can be only power of 2</p></td></tr><tr><td>TIMER&#8203;_LOG2</td><td>unknown</td><td>(TIMER &lt; 2) ? 1 : $clog2(TIMER)</td><td></td></tr><tr><td>TIMER&#8203;_MAX</td><td>unknown</td><td>(TIMER == 0) ? TIMER_LOG2&#x27;(0) : TIMER_LOG2&#x27;(TIMER - 1)</td><td><p>Maximum value of timer</p></td></tr></tbody></table></div><div id="platform:resourceSweRVlsulsu_bus_buffer.svid2g-6nx.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_non&#8203;_blocking&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable non block</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_wb&#8203;_coalescing&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable write buffer coalescing</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_ld&#8203;_miss&#8203;_byp&#8203;_wb&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable ld miss bypass of the write buffer</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_sideeffect&#8203;_posted&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable posted writes to sideeffect addr to the bus</p></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td><p>various clocks needed for the bus reads and writes</p></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc4&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc5&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc4&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc5&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c1&#8203;_dc2&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c2&#8203;_dc2&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c2&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_ibuf&#8203;_c1&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_obuf&#8203;_c1&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_buf&#8203;_c1&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_free&#8203;_c2&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_busm&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc1</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc2</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc3</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc4</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc5</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc2</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc2</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc5</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc5</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>store&#8203;_data&#8203;_dc5</td><td>in</td><td>[31:0] logic</td><td><p>store data flowing down the pipe</p></td></tr><tr><td>no&#8203;_word&#8203;_merge&#8203;_dc5</td><td>in</td><td>logic</td><td><p>dc5 store doesn&#x27;t need to wait in ibuf since it will not coalesce</p></td></tr><tr><td>no&#8203;_dword&#8203;_merge&#8203;_dc5</td><td>in</td><td>logic</td><td><p>dc5 store doesn&#x27;t need to wait in ibuf since it will not coalesce</p></td></tr><tr><td>lsu&#8203;_busreq&#8203;_dc2</td><td>in</td><td>logic</td><td><p>bus request is in dc2</p></td></tr><tr><td>lsu&#8203;_busreq&#8203;_dc3</td><td>out</td><td>logic</td><td><p>bus request is in dc2</p></td></tr><tr><td>lsu&#8203;_busreq&#8203;_dc4</td><td>out</td><td>logic</td><td><p>bus request is in dc4</p></td></tr><tr><td>lsu&#8203;_busreq&#8203;_dc5</td><td>out</td><td>logic</td><td><p>bus request is in dc5</p></td></tr><tr><td>ld&#8203;_full&#8203;_hit&#8203;_dc2</td><td>in</td><td>logic</td><td><p>load can get all its byte from a write buffer entry</p></td></tr><tr><td>flush&#8203;_dc2&#8203;_up</td><td>in</td><td>logic</td><td><p>flush</p></td></tr><tr><td>flush&#8203;_dc3</td><td>in</td><td>logic</td><td><p>flush</p></td></tr><tr><td>flush&#8203;_dc4</td><td>in</td><td>logic</td><td><p>flush</p></td></tr><tr><td>flush&#8203;_dc5</td><td>in</td><td>logic</td><td><p>flush</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_cancel&#8203;_e4</td><td>in</td><td>logic</td><td><p>cancel the bus load in dc4 and reset the freeze</p></td></tr><tr><td>lsu&#8203;_commit&#8203;_dc5</td><td>in</td><td>logic</td><td><p>lsu instruction in dc5 commits</p></td></tr><tr><td>is&#8203;_sideeffects&#8203;_dc2</td><td>in</td><td>logic</td><td><p>lsu attribute is side_effects</p></td></tr><tr><td>is&#8203;_sideeffects&#8203;_dc5</td><td>in</td><td>logic</td><td><p>lsu attribute is side_effects</p></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc1</td><td>in</td><td>logic</td><td><p>load/store is unaligned at 32 bit boundary</p></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc2</td><td>in</td><td>logic</td><td><p>load/store is unaligned at 32 bit boundary</p></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc3</td><td>in</td><td>logic</td><td><p>load/store is unaligned at 32 bit boundary</p></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc4</td><td>in</td><td>logic</td><td><p>load/store is unaligned at 32 bit boundary</p></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc5</td><td>in</td><td>logic</td><td><p>load/store is unaligned at 32 bit boundary</p></td></tr><tr><td>ldst&#8203;_byteen&#8203;_ext&#8203;_dc2</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>ld&#8203;_freeze&#8203;_dc3</td><td>out</td><td>logic</td><td><p>load goes to external and asserts freeze</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_buffer&#8203;_pend&#8203;_any</td><td>out</td><td>logic</td><td><p>bus buffer has a pending bus entry</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_buffer&#8203;_full&#8203;_any</td><td>out</td><td>logic</td><td><p>bus buffer is full</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_buffer&#8203;_empty&#8203;_any</td><td>out</td><td>logic</td><td><p>bus buffer is empty</p></td></tr><tr><td>ld&#8203;_bus&#8203;_error&#8203;_dc3</td><td>out</td><td>logic</td><td><p>bus error in dc3</p></td></tr><tr><td>ld&#8203;_bus&#8203;_error&#8203;_addr&#8203;_dc3</td><td>out</td><td>[31:0] logic</td><td><p>address of the bus error</p></td></tr><tr><td>ld&#8203;_bus&#8203;_data&#8203;_dc3</td><td>out</td><td>[31:0] logic</td><td><p>the Dc3 load data from bus</p></td></tr><tr><td>ld&#8203;_byte&#8203;_hit&#8203;_buf&#8203;_lo</td><td>out</td><td>[3:0] logic</td><td><p>Byte enables for forwarding data</p></td></tr><tr><td>ld&#8203;_byte&#8203;_hit&#8203;_buf&#8203;_hi</td><td>out</td><td>[3:0] logic</td><td><p>Byte enables for forwarding data</p></td></tr><tr><td>ld&#8203;_fwddata&#8203;_buf&#8203;_lo</td><td>out</td><td>[31:0] logic</td><td><p>load forwarding data</p></td></tr><tr><td>ld&#8203;_fwddata&#8203;_buf&#8203;_hi</td><td>out</td><td>[31:0] logic</td><td><p>load forwarding data</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_load&#8203;_any</td><td>out</td><td>logic</td><td><p>imprecise load bus error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_store&#8203;_any</td><td>out</td><td>logic</td><td><p>imprecise store bus error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_addr&#8203;_any</td><td>out</td><td>[31:0] logic</td><td><p>address of the imprecise error</p></td></tr><tr><td>dec&#8203;_nonblock&#8203;_load&#8203;_freeze&#8203;_dc2</td><td>in</td><td>logic</td><td><p>Non-blocking loads</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_valid&#8203;_dc3</td><td>out</td><td>logic</td><td><p>there is an external load -&gt; put in the cam</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_tag&#8203;_dc3</td><td>out</td><td>[3-1:0] logic</td><td><p>the tag of the external non block load</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_dc5</td><td>out</td><td>logic</td><td><p>invalidate signal for the cam entry for non block loads</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_tag&#8203;_dc5</td><td>out</td><td>[3-1:0] logic</td><td><p>tag of the enrty which needs to be invalidated</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_valid</td><td>out</td><td>logic</td><td><p>the non block is valid - sending information back to the cam</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_error</td><td>out</td><td>logic</td><td><p>non block load has an error</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_tag</td><td>out</td><td>[3-1:0] logic</td><td><p>the tag of the non block load sending the data/error</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data</td><td>out</td><td>[31:0] logic</td><td><p>Data of the non block load</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_trxn</td><td>out</td><td>logic</td><td><p>PMU events</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_misaligned</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_error</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_busy</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>AXI Write Channels</p></td></tr><tr><td>lsu&#8203;_axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awid</td><td>out</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bid</td><td>in</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>lsu&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arid</td><td>out</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rid</td><td>in</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_clk&#8203;_en&#8203;_q</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlsulsu_bus_buffer.svid2g-6nx.instantiations"><h3>Instantiations</h3><ul><li>ibuf&#8203;_valid&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid3a-5m">rvdffsc</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_tagff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_dualtagff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_dualff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_samedwff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_nomergeff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_nbff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_sideeffectff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_unsignff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_writeff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_szff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_addrff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_byteenff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_dataff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_timerff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_wren&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_cmd&#8203;_done&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_data&#8203;_done&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_valid&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid3a-5m">rvdffsc</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_tag0ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_tag1ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_mergeff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_writeff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_sideeffectff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_szff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_addrff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_byteenff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_dataff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_timerff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_awvalid&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_awready&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_wvalid&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_wready&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_arvalid&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_arready&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_bvalid&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_bready&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_bresp&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_bid&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_rdata&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_rvalid&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_rready&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_rresp&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_rid&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ld&#8203;_freezeff : <a href="#platform:resourceSweRVlibbeh_lib.svid3a-5m">rvdffsc</a></li><ul style="list-style-type:none"><li><p>General flops</p></li></ul></ul><ul><li>lsu&#8203;_FreezePtrff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ld&#8203;_bus&#8203;_errorff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ld&#8203;_bus&#8203;_dataff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_WrPtr0&#8203;_dc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_WrPtr0&#8203;_dc5ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_WrPtr1&#8203;_dc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_WrPtr1&#8203;_dc5ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_busreq&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li><p>Don&#x27;t want dc2 to dc3 propagation during freeze. Maybe used freeze gated clock</p></li></ul></ul><ul><li>lsu&#8203;_busreq&#8203;_dc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_busreq&#8203;_dc5ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dec&#8203;_nonblock&#8203;_load&#8203;_freeze&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_nonblock&#8203;_load&#8203;_valid&#8203;_dc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_nonblock&#8203;_load&#8203;_valid&#8203;_dc5ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVlsulsu_bus_buffer.svid2g-6nx.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.lsu_bus_buffer.svg"></div><div id="platform:resourceSweRVlsulsu_bus_buffer.svid2g-6nx.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>Find the entry to allocate and entry to send</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>buffer full logic</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>Determine if there is a pending return to sideeffect load/store</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>We have no ordering rules for AXI. Need to check outstanding trxns to same address for AXI</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlsulsu_bus_intf.svid1-2el"><h2>Module lsu&#8203;_bus&#8203;_intf</h2><p>This design unit is implemented in <code>lsu&#8203;_bus&#8203;_intf.sv</code></p><p>This file depends on: <code>lsu_bus_buffer.sv</code>, <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVlsulsu_bus_intf.svid1-2el.description"><h3>Description</h3><p>lsu_bus_intf</p></div><div id="platform:resourceSweRVlsulsu_bus_intf.svid1-2el.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlsulsu_bus_intf.svid1-2el.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlsulsu_bus_intf.svid1-2el.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_non&#8203;_blocking&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable non block</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_wb&#8203;_coalescing&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable write buffer coalescing</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_ld&#8203;_miss&#8203;_byp&#8203;_wb&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable ld miss bypass of the write buffer</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_sideeffect&#8203;_posted&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable posted writes to sideeffect addr to the bus</p></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td><p>various clocks needed for the bus reads and writes</p></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc4&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc5&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc4&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc5&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c1&#8203;_dc2&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c2&#8203;_dc2&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c2&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_ibuf&#8203;_c1&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_obuf&#8203;_c1&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_buf&#8203;_c1&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_free&#8203;_c2&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_busm&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_busreq&#8203;_dc2</td><td>in</td><td>logic</td><td><p>bus request is in dc2</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc1</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc2</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc3</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc4</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc5</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc1</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc2</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc4</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc5</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc1</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc2</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc4</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc5</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>addr&#8203;_external&#8203;_dc2</td><td>in</td><td>logic</td><td><p>lsu instruction going to external</p></td></tr><tr><td>addr&#8203;_external&#8203;_dc3</td><td>in</td><td>logic</td><td><p>lsu instruction going to external</p></td></tr><tr><td>addr&#8203;_external&#8203;_dc4</td><td>in</td><td>logic</td><td><p>lsu instruction going to external</p></td></tr><tr><td>addr&#8203;_external&#8203;_dc5</td><td>in</td><td>logic</td><td><p>lsu instruction going to external</p></td></tr><tr><td>store&#8203;_data&#8203;_dc2</td><td>in</td><td>[63:0] logic</td><td><p>store data flowing down the pipe</p></td></tr><tr><td>store&#8203;_data&#8203;_dc3</td><td>in</td><td>[63:0] logic</td><td><p>store data flowing down the pipe</p></td></tr><tr><td>store&#8203;_data&#8203;_dc4</td><td>in</td><td>[31:0] logic</td><td><p>store data flowing down the pipe</p></td></tr><tr><td>store&#8203;_data&#8203;_dc5</td><td>in</td><td>[31:0] logic</td><td><p>store data flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_commit&#8203;_dc5</td><td>in</td><td>logic</td><td><p>lsu instruction in dc5 commits</p></td></tr><tr><td>is&#8203;_sideeffects&#8203;_dc2</td><td>in</td><td>logic</td><td><p>lsu attribute is side_effects</p></td></tr><tr><td>is&#8203;_sideeffects&#8203;_dc3</td><td>in</td><td>logic</td><td><p>lsu attribute is side_effects</p></td></tr><tr><td>flush&#8203;_dc2&#8203;_up</td><td>in</td><td>logic</td><td><p>flush</p></td></tr><tr><td>flush&#8203;_dc3</td><td>in</td><td>logic</td><td><p>flush</p></td></tr><tr><td>flush&#8203;_dc4</td><td>in</td><td>logic</td><td><p>flush</p></td></tr><tr><td>flush&#8203;_dc5</td><td>in</td><td>logic</td><td><p>flush</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_cancel&#8203;_e4</td><td>in</td><td>logic</td><td><p>cancel the bus load in dc4 and reset the freeze</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_dc3</td><td>out</td><td>logic</td><td><p>load goes to external and asserts freeze</p></td></tr><tr><td>lsu&#8203;_busreq&#8203;_dc5</td><td>out</td><td>logic</td><td><p>bus request is in dc5</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_buffer&#8203;_pend&#8203;_any</td><td>out</td><td>logic</td><td><p>bus buffer has a pending bus entry</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_buffer&#8203;_full&#8203;_any</td><td>out</td><td>logic</td><td><p>write buffer is full</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_buffer&#8203;_empty&#8203;_any</td><td>out</td><td>logic</td><td><p>write buffer is empty</p></td></tr><tr><td>bus&#8203;_read&#8203;_data&#8203;_dc3</td><td>out</td><td>[31:0] logic</td><td><p>the bus return data</p></td></tr><tr><td>ld&#8203;_bus&#8203;_error&#8203;_dc3</td><td>out</td><td>logic</td><td><p>bus error in dc3</p></td></tr><tr><td>ld&#8203;_bus&#8203;_error&#8203;_addr&#8203;_dc3</td><td>out</td><td>[31:0] logic</td><td><p>address of the bus error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_load&#8203;_any</td><td>out</td><td>logic</td><td><p>imprecise load bus error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_store&#8203;_any</td><td>out</td><td>logic</td><td><p>imprecise store bus error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_addr&#8203;_any</td><td>out</td><td>[31:0] logic</td><td><p>address of the imprecise error</p></td></tr><tr><td>dec&#8203;_nonblock&#8203;_load&#8203;_freeze&#8203;_dc2</td><td>in</td><td>logic</td><td><p>Non-blocking loads</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_valid&#8203;_dc3</td><td>out</td><td>logic</td><td><p>there is an external load -&gt; put in the cam</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_tag&#8203;_dc3</td><td>out</td><td>[3-1:0] logic</td><td><p>the tag of the external non block load</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_dc5</td><td>out</td><td>logic</td><td><p>invalidate signal for the cam entry for non block loads</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_tag&#8203;_dc5</td><td>out</td><td>[3-1:0] logic</td><td><p>tag of the enrty which needs to be invalidated</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_valid</td><td>out</td><td>logic</td><td><p>the non block is valid - sending information back to the cam</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_error</td><td>out</td><td>logic</td><td><p>non block load has an error</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_tag</td><td>out</td><td>[3-1:0] logic</td><td><p>the tag of the non block load sending the data/error</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data</td><td>out</td><td>[31:0] logic</td><td><p>Data of the non block load</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_trxn</td><td>out</td><td>logic</td><td><p>PMU events</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_misaligned</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_error</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_busy</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>AXI Write Channels</p></td></tr><tr><td>lsu&#8203;_axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awid</td><td>out</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bid</td><td>in</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>lsu&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arid</td><td>out</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rid</td><td>in</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlsulsu_bus_intf.svid1-2el.instantiations"><h3>Instantiations</h3><ul><li>bus&#8203;_buffer : <a href="#platform:resourceSweRVlsulsu_bus_buffer.svid2g-6nx">lsu&#8203;_bus&#8203;_buffer</a></li><ul style="list-style-type:none"><li><p>Read/Write Buffer</p></li></ul></ul><ul><li>lsu&#8203;_full&#8203;_hit&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li><p>Fifo flops</p></li></ul></ul><ul><li>lsu&#8203;_fwddata&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>clken&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ldst&#8203;_dual&#8203;_dc2ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ldst&#8203;_dual&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ldst&#8203;_dual&#8203;_dc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ldst&#8203;_dual&#8203;_dc5ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>is&#8203;_sideeffects&#8203;_dc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>is&#8203;_sideeffects&#8203;_dc5ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_byten&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_byten&#8203;_dc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_byten&#8203;_dc5ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVlsulsu_bus_intf.svid1-2el.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.lsu_bus_intf.svg"></div><div id="platform:resourceSweRVlsulsu_bus_intf.svid1-2el.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlsulsu_clkdomain.svid1-rv"><h2>Module lsu&#8203;_clkdomain</h2><p>This design unit is implemented in <code>lsu&#8203;_clkdomain.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVlsulsu_clkdomain.svid1-rv.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlsulsu_clkdomain.svid1-rv.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>clock</p></td></tr><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td><p>clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>reset</p></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td><p>chciken bit to turn off clock gating</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_dc3</td><td>in</td><td>logic</td><td><p>freeze</p></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc2</td><td>in</td><td>logic</td><td><p>address in dccm</p></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc2</td><td>in</td><td>logic</td><td><p>address is in pic</p></td></tr><tr><td>dma&#8203;_dccm&#8203;_req</td><td>in</td><td>logic</td><td><p>dma is active</p></td></tr><tr><td>dma&#8203;_mem&#8203;_write</td><td>in</td><td>logic</td><td><p>dma write is active</p></td></tr><tr><td>load&#8203;_stbuf&#8203;_reqvld&#8203;_dc3</td><td>in</td><td>logic</td><td><p>instruction to stbuf</p></td></tr><tr><td>store&#8203;_stbuf&#8203;_reqvld&#8203;_dc3</td><td>in</td><td>logic</td><td><p>instruction to stbuf</p></td></tr><tr><td>stbuf&#8203;_reqvld&#8203;_any</td><td>in</td><td>logic</td><td><p>stbuf is draining</p></td></tr><tr><td>stbuf&#8203;_reqvld&#8203;_flushed&#8203;_any</td><td>in</td><td>logic</td><td><p>instruction going to stbuf is flushed</p></td></tr><tr><td>lsu&#8203;_busreq&#8203;_dc5</td><td>in</td><td>logic</td><td><p>busreq in dc5</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_buffer&#8203;_pend&#8203;_any</td><td>in</td><td>logic</td><td><p>bus buffer has a pending bus entry</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_buffer&#8203;_empty&#8203;_any</td><td>in</td><td>logic</td><td><p>external bus buffer is empty</p></td></tr><tr><td>lsu&#8203;_stbuf&#8203;_empty&#8203;_any</td><td>in</td><td>logic</td><td><p>stbuf is empty</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td><p>bus clock enable</p></td></tr><tr><td>lsu&#8203;_p</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu packet in decode</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc1</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu packet in dc1</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc2</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu packet in dc2</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc3</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu packet in dc3</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc4</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu packet in dc4</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc5</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu packet in dc5</p></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>out</td><td>logic</td><td><p>dc3 pipe single pulse clock</p></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc4&#8203;_clk</td><td>out</td><td>logic</td><td><p>dc4 pipe single pulse clock</p></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc5&#8203;_clk</td><td>out</td><td>logic</td><td><p>dc5 pipe single pulse clock</p></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc3&#8203;_clk</td><td>out</td><td>logic</td><td><p>dc3 pipe double pulse clock</p></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc4&#8203;_clk</td><td>out</td><td>logic</td><td><p>dc4 pipe double pulse clock</p></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc5&#8203;_clk</td><td>out</td><td>logic</td><td><p>dc5 pipe double pulse clock</p></td></tr><tr><td>lsu&#8203;_store&#8203;_c1&#8203;_dc1&#8203;_clken</td><td>out</td><td>logic</td><td><p>store in dc1</p></td></tr><tr><td>lsu&#8203;_store&#8203;_c1&#8203;_dc2&#8203;_clken</td><td>out</td><td>logic</td><td><p>store in dc2</p></td></tr><tr><td>lsu&#8203;_store&#8203;_c1&#8203;_dc3&#8203;_clken</td><td>out</td><td>logic</td><td><p>store in dc3</p></td></tr><tr><td>lsu&#8203;_store&#8203;_c1&#8203;_dc4&#8203;_clk</td><td>out</td><td>logic</td><td><p>store in dc4</p></td></tr><tr><td>lsu&#8203;_store&#8203;_c1&#8203;_dc5&#8203;_clk</td><td>out</td><td>logic</td><td><p>store in dc5</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c1&#8203;_dc1&#8203;_clken</td><td>out</td><td>logic</td><td><p>freeze</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c1&#8203;_dc2&#8203;_clken</td><td>out</td><td>logic</td><td><p>freeze</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c1&#8203;_dc3&#8203;_clken</td><td>out</td><td>logic</td><td><p>freeze</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c1&#8203;_dc2&#8203;_clk</td><td>out</td><td>logic</td><td><p>freeze</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>out</td><td>logic</td><td><p>freeze</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c2&#8203;_dc1&#8203;_clk</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c2&#8203;_dc2&#8203;_clk</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c2&#8203;_dc3&#8203;_clk</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c2&#8203;_dc4&#8203;_clk</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_dccm&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>out</td><td>logic</td><td><p>dccm clock</p></td></tr><tr><td>lsu&#8203;_pic&#8203;_c1&#8203;_dc3&#8203;_clken</td><td>out</td><td>logic</td><td><p>pic clock enable</p></td></tr><tr><td>lsu&#8203;_stbuf&#8203;_c1&#8203;_clk</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_obuf&#8203;_c1&#8203;_clk</td><td>out</td><td>logic</td><td><p>ibuf clock</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_ibuf&#8203;_c1&#8203;_clk</td><td>out</td><td>logic</td><td><p>ibuf clock</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_buf&#8203;_c1&#8203;_clk</td><td>out</td><td>logic</td><td><p>ibuf clock</p></td></tr><tr><td>lsu&#8203;_busm&#8203;_clk</td><td>out</td><td>logic</td><td><p>bus clock</p></td></tr><tr><td>lsu&#8203;_free&#8203;_c2&#8203;_clk</td><td>out</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlsulsu_clkdomain.svid1-rv.instantiations"><h3>Instantiations</h3><ul><li>lsu&#8203;_free&#8203;_c1&#8203;_clkenff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c1&#8203;_dc1&#8203;_clkenff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c1&#8203;_dc2&#8203;_clkenff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c1&#8203;_dc3&#8203;_clkenff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c1&#8203;_dc4&#8203;_clkenff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c1&#8203;_dc5&#8203;_clkenff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_freeze&#8203;_c1&#8203;_dc1&#8203;_clkenff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_freeze&#8203;_c1&#8203;_dc2&#8203;_clkenff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_freeze&#8203;_c1&#8203;_dc3&#8203;_clkenff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_freeze&#8203;_c1&#8203;_dc4&#8203;_clkenff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c1dc3&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li><p>Clock Headers</p></li></ul></ul><ul><li>lsu&#8203;_c1dc4&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c1dc5&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c2dc3&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c2dc4&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c2dc5&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_store&#8203;_c1dc4&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_store&#8203;_c1dc5&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_freeze&#8203;_c1dc2&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_freeze&#8203;_c1dc3&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_freeze&#8203;_c2dc1&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_freeze&#8203;_c2dc2&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_freeze&#8203;_c2dc3&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_freeze&#8203;_c2dc4&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_stbuf&#8203;_c1&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_bus&#8203;_ibuf&#8203;_c1&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_bus&#8203;_obuf&#8203;_c1&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_bus&#8203;_buf&#8203;_c1&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_busm&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_dccm&#8203;_c1dc3&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_free&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid6w-7s">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVlsulsu_clkdomain.svid1-rv.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.lsu_clkdomain.svg"></div></div><div class="module" id="platform:resourceSweRVlsulsu_dccm_ctl.svid1-151"><h2>Module lsu&#8203;_dccm&#8203;_ctl</h2><p>This design unit is implemented in <code>lsu&#8203;_dccm&#8203;_ctl.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVlsulsu_dccm_ctl.svid1-151.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlsulsu_dccm_ctl.svid1-151.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_ENABLE</td><td>unknown</td><td>1&#x27;b1</td><td></td></tr><tr><td>DCCM&#8203;_WIDTH&#8203;_BITS</td><td>unknown</td><td>$clog2(DCCM_BYTE_WIDTH)</td><td></td></tr><tr><td>PIC&#8203;_BITS</td><td>unknown</td><td>15</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlsulsu_dccm_ctl.svid1-151.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>lsu&#8203;_freeze&#8203;_c2&#8203;_dc2&#8203;_clk</td><td>in</td><td>logic</td><td><p>clocks</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c2&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_dccm&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_pic&#8203;_c1&#8203;_dc3&#8203;_clken</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_dc3</td><td>in</td><td>logic</td><td><p>freze</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc3</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu packets</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc1</td><td>in</td><td>lsu_pkt_t</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc1</td><td>in</td><td>logic</td><td><p>address maps to dccm</p></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc1</td><td>in</td><td>logic</td><td><p>address maps to pic</p></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc3</td><td>in</td><td>logic</td><td><p>address maps to pic</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc1</td><td>in</td><td>[31:0] logic</td><td><p>starting byte address for loads</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc1</td><td>in</td><td>[16-1:0] logic</td><td><p>last address used to calculate unaligned</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc3</td><td>in</td><td>[16-1:0] logic</td><td><p>starting byte address for loads</p></td></tr><tr><td>stbuf&#8203;_reqvld&#8203;_any</td><td>in</td><td>logic</td><td><p>write enable</p></td></tr><tr><td>stbuf&#8203;_addr&#8203;_in&#8203;_pic&#8203;_any</td><td>in</td><td>logic</td><td><p>stbuf is going to pic</p></td></tr><tr><td>stbuf&#8203;_addr&#8203;_any</td><td>in</td><td>[16-1:0] logic</td><td><p>stbuf address (aligned)</p></td></tr><tr><td>stbuf&#8203;_data&#8203;_any</td><td>in</td><td>[32-1:0] logic</td><td><p>the read out from stbuf</p></td></tr><tr><td>stbuf&#8203;_ecc&#8203;_any</td><td>in</td><td>[7-1:0] logic</td><td><p>the encoded data with ECC bits</p></td></tr><tr><td>stbuf&#8203;_fwddata&#8203;_hi&#8203;_dc3</td><td>in</td><td>[32-1:0] logic</td><td><p>stbuf fowarding to load</p></td></tr><tr><td>stbuf&#8203;_fwddata&#8203;_lo&#8203;_dc3</td><td>in</td><td>[32-1:0] logic</td><td><p>stbuf fowarding to load</p></td></tr><tr><td>stbuf&#8203;_fwdbyteen&#8203;_hi&#8203;_dc3</td><td>in</td><td>[4-1:0] logic</td><td><p>stbuf fowarding to load</p></td></tr><tr><td>stbuf&#8203;_fwdbyteen&#8203;_lo&#8203;_dc3</td><td>in</td><td>[4-1:0] logic</td><td><p>stbuf fowarding to load</p></td></tr><tr><td>lsu&#8203;_double&#8203;_ecc&#8203;_error&#8203;_dc3</td><td>in</td><td>logic</td><td><p>lsu has a DED</p></td></tr><tr><td>store&#8203;_ecc&#8203;_datafn&#8203;_hi&#8203;_dc3</td><td>in</td><td>[32-1:0] logic</td><td><p>store data</p></td></tr><tr><td>store&#8203;_ecc&#8203;_datafn&#8203;_lo&#8203;_dc3</td><td>in</td><td>[32-1:0] logic</td><td><p>store data</p></td></tr><tr><td>dccm&#8203;_data&#8203;_hi&#8203;_dc3</td><td>out</td><td>[32-1:0] logic</td><td><p>data from the dccm</p></td></tr><tr><td>dccm&#8203;_data&#8203;_lo&#8203;_dc3</td><td>out</td><td>[32-1:0] logic</td><td><p>data from the dccm</p></td></tr><tr><td>dccm&#8203;_data&#8203;_ecc&#8203;_hi&#8203;_dc3</td><td>out</td><td>[7-1:0] logic</td><td><p>data from the dccm + ecc</p></td></tr><tr><td>dccm&#8203;_data&#8203;_ecc&#8203;_lo&#8203;_dc3</td><td>out</td><td>[7-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_ld&#8203;_data&#8203;_dc3</td><td>out</td><td>[32-1:0] logic</td><td><p>right justified, ie load byte will have data at 7:0</p></td></tr><tr><td>lsu&#8203;_ld&#8203;_data&#8203;_corr&#8203;_dc3</td><td>out</td><td>[32-1:0] logic</td><td><p>right justified, ie load byte will have data at 7:0</p></td></tr><tr><td>picm&#8203;_mask&#8203;_data&#8203;_dc3</td><td>out</td><td>[31:0] logic</td><td><p>pic data to stbuf</p></td></tr><tr><td>lsu&#8203;_stbuf&#8203;_commit&#8203;_any</td><td>out</td><td>logic</td><td><p>stbuf wins the dccm port or is to pic</p></td></tr><tr><td>lsu&#8203;_dccm&#8203;_rden&#8203;_dc3</td><td>out</td><td>logic</td><td><p>dccm read</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_rvalid</td><td>out</td><td>logic</td><td><p>dccm serviving the dma load</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_ecc&#8203;_error</td><td>out</td><td>logic</td><td><p>DMA load had ecc error</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_rdata</td><td>out</td><td>[63:0] logic</td><td><p>dccm data to dma request</p></td></tr><tr><td>dccm&#8203;_wren</td><td>out</td><td>logic</td><td><p>dccm interface -- write</p></td></tr><tr><td>dccm&#8203;_rden</td><td>out</td><td>logic</td><td><p>dccm interface -- write</p></td></tr><tr><td>dccm&#8203;_wr&#8203;_addr</td><td>out</td><td>[16-1:0] logic</td><td><p>dccm interface -- wr addr</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_lo</td><td>out</td><td>[16-1:0] logic</td><td><p>dccm interface -- read address for lo bank</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_hi</td><td>out</td><td>[16-1:0] logic</td><td><p>dccm interface -- read address for hi bank</p></td></tr><tr><td>dccm&#8203;_wr&#8203;_data</td><td>out</td><td>[39-1:0] logic</td><td><p>dccm write data</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_lo</td><td>in</td><td>[39-1:0] logic</td><td><p>dccm read data back from the dccm</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_hi</td><td>in</td><td>[39-1:0] logic</td><td><p>dccm read data back from the dccm</p></td></tr><tr><td>picm&#8203;_wren</td><td>out</td><td>logic</td><td><p>write to pic</p></td></tr><tr><td>picm&#8203;_rden</td><td>out</td><td>logic</td><td><p>read to pick</p></td></tr><tr><td>picm&#8203;_mken</td><td>out</td><td>logic</td><td><p>write to pic need a mask</p></td></tr><tr><td>picm&#8203;_addr</td><td>out</td><td>[31:0] logic</td><td><p>address for pic access - shared between reads and write</p></td></tr><tr><td>picm&#8203;_wr&#8203;_data</td><td>out</td><td>[31:0] logic</td><td><p>write data</p></td></tr><tr><td>picm&#8203;_rd&#8203;_data</td><td>in</td><td>[31:0] logic</td><td><p>read data</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>scan mode</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlsulsu_dccm_ctl.svid1-151.instantiations"><h3>Instantiations</h3><ul><li>picm&#8203;_data&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVlsulsu_dccm_ctl.svid1-151.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.lsu_dccm_ctl.svg"></div></div><div class="module" id="platform:resourceSweRVlsulsu_dccm_mem.svid1-k4"><h2>Module lsu&#8203;_dccm&#8203;_mem</h2><p>This design unit is implemented in <code>lsu&#8203;_dccm&#8203;_mem.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code>, <code>mem_lib.sv</code></p><div id="platform:resourceSweRVlsulsu_dccm_mem.svid1-k4.description"><h3>Description</h3><p>lsu_dccm_mem</p></div><div id="platform:resourceSweRVlsulsu_dccm_mem.svid1-k4.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlsulsu_dccm_mem.svid1-k4.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_WIDTH&#8203;_BITS</td><td>unknown</td><td>$clog2(DCCM_BYTE_WIDTH)</td><td></td></tr><tr><td>DCCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>(DCCM_BITS - DCCM_BANK_BITS - DCCM_WIDTH_BITS)</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlsulsu_dccm_mem.svid1-k4.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_dc3</td><td>in</td><td>logic</td><td><p>freeze</p></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td><p>clock override</p></td></tr><tr><td>dccm&#8203;_wren</td><td>in</td><td>logic</td><td><p>write enable</p></td></tr><tr><td>dccm&#8203;_rden</td><td>in</td><td>logic</td><td><p>read enable</p></td></tr><tr><td>dccm&#8203;_wr&#8203;_addr</td><td>in</td><td>[16-1:0] logic</td><td><p>write address</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_lo</td><td>in</td><td>[16-1:0] logic</td><td><p>read address</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_hi</td><td>in</td><td>[16-1:0] logic</td><td><p>read address for the upper bank in case of a misaligned access</p></td></tr><tr><td>dccm&#8203;_wr&#8203;_data</td><td>in</td><td>[39-1:0] logic</td><td><p>write data</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_lo</td><td>out</td><td>[39-1:0] logic</td><td><p>read data from the lo bank</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_hi</td><td>out</td><td>[39-1:0] logic</td><td><p>read data from the hi bank</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlsulsu_dccm_mem.svid1-k4.instantiations"><h3>Instantiations</h3><ul><li>rd&#8203;_addr&#8203;_lo&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li><p>Flops</p></li></ul></ul><ul><li>rd&#8203;_addr&#8203;_hi&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVlsulsu_dccm_mem.svid1-k4.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.lsu_dccm_mem.svg"></div></div><div class="module" id="platform:resourceSweRVlsulsu_ecc.svid1-rf"><h2>Module lsu&#8203;_ecc</h2><p>This design unit is implemented in <code>lsu&#8203;_ecc.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVlsulsu_ecc.svid1-rf.description"><h3>Description</h3><p>lsu_ecc</p></div><div id="platform:resourceSweRVlsulsu_ecc.svid1-rf.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlsulsu_ecc.svid1-rf.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_ENABLE</td><td>unknown</td><td>1&#x27;b1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlsulsu_ecc.svid1-rf.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>lsu&#8203;_c2&#8203;_dc4&#8203;_clk</td><td>in</td><td>logic</td><td><p>clocks</p></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc4&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc5&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc3</td><td>in</td><td>lsu_pkt_t</td><td><p>packet in dc3</p></td></tr><tr><td>lsu&#8203;_dccm&#8203;_rden&#8203;_dc3</td><td>in</td><td>logic</td><td><p>dccm rden</p></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc3</td><td>in</td><td>logic</td><td><p>address in dccm</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc3</td><td>in</td><td>[16-1:0] logic</td><td><p>start address</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc3</td><td>in</td><td>[16-1:0] logic</td><td><p>end address</p></td></tr><tr><td>store&#8203;_data&#8203;_dc3</td><td>in</td><td>[63:0] logic</td><td><p>store data</p></td></tr><tr><td>stbuf&#8203;_data&#8203;_any</td><td>in</td><td>[32-1:0] logic</td><td></td></tr><tr><td>stbuf&#8203;_fwddata&#8203;_hi&#8203;_dc3</td><td>in</td><td>[32-1:0] logic</td><td><p>data forward from the store buffer</p></td></tr><tr><td>stbuf&#8203;_fwddata&#8203;_lo&#8203;_dc3</td><td>in</td><td>[32-1:0] logic</td><td><p>data forward from the store buffer</p></td></tr><tr><td>stbuf&#8203;_fwdbyteen&#8203;_hi&#8203;_dc3</td><td>in</td><td>[4-1:0] logic</td><td><p>which bytes from the store buffer are on</p></td></tr><tr><td>stbuf&#8203;_fwdbyteen&#8203;_lo&#8203;_dc3</td><td>in</td><td>[4-1:0] logic</td><td><p>which bytes from the store buffer are on</p></td></tr><tr><td>dccm&#8203;_data&#8203;_hi&#8203;_dc3</td><td>in</td><td>[32-1:0] logic</td><td><p>raw data from mem</p></td></tr><tr><td>dccm&#8203;_data&#8203;_lo&#8203;_dc3</td><td>in</td><td>[32-1:0] logic</td><td><p>raw data from mem</p></td></tr><tr><td>dccm&#8203;_data&#8203;_ecc&#8203;_hi&#8203;_dc3</td><td>in</td><td>[7-1:0] logic</td><td><p>ecc read out from mem</p></td></tr><tr><td>dccm&#8203;_data&#8203;_ecc&#8203;_lo&#8203;_dc3</td><td>in</td><td>[7-1:0] logic</td><td><p>ecc read out from mem</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>in</td><td>logic</td><td><p>disables the ecc computation and error flagging</p></td></tr><tr><td>store&#8203;_ecc&#8203;_datafn&#8203;_hi&#8203;_dc3</td><td>out</td><td>[32-1:0] logic</td><td><p>final store data either from stbuf or SEC DCCM readout</p></td></tr><tr><td>store&#8203;_ecc&#8203;_datafn&#8203;_lo&#8203;_dc3</td><td>out</td><td>[32-1:0] logic</td><td></td></tr><tr><td>stbuf&#8203;_ecc&#8203;_any</td><td>out</td><td>[7-1:0] logic</td><td></td></tr><tr><td>single&#8203;_ecc&#8203;_error&#8203;_hi&#8203;_dc3</td><td>out</td><td>logic</td><td><p>sec detected</p></td></tr><tr><td>single&#8203;_ecc&#8203;_error&#8203;_lo&#8203;_dc3</td><td>out</td><td>logic</td><td><p>sec detected on lower dccm bank</p></td></tr><tr><td>lsu&#8203;_single&#8203;_ecc&#8203;_error&#8203;_dc3</td><td>out</td><td>logic</td><td><p>or of the 2</p></td></tr><tr><td>lsu&#8203;_double&#8203;_ecc&#8203;_error&#8203;_dc3</td><td>out</td><td>logic</td><td><p>double error detected</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlsulsu_ecc.svid1-rf.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.lsu_ecc.svg"></div></div><div class="module" id="platform:resourceSweRVlsulsu_lsc_ctl.svid1-230"><h2>Module lsu&#8203;_lsc&#8203;_ctl</h2><p>This design unit is implemented in <code>lsu&#8203;_lsc&#8203;_ctl.sv</code></p><p>This file depends on: <code>lsu_addrcheck.sv</code>, <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVlsulsu_lsc_ctl.svid1-230.description"><h3>Description</h3><p>$Id$</p><p>Owner:
Function: LSU control
Comments:</p><p>DC1 -&gt; DC2 -&gt; DC3 -&gt; DC4 (Commit)</p></div><div id="platform:resourceSweRVlsulsu_lsc_ctl.svid1-230.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlsulsu_lsc_ctl.svid1-230.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlsulsu_lsc_ctl.svid1-230.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc4&#8203;_clk</td><td>in</td><td>logic</td><td><p>clocks per pipe</p></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc5&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc4&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc5&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c1&#8203;_dc1&#8203;_clken</td><td>in</td><td>logic</td><td><p>freez clocks per pipe</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c1&#8203;_dc2&#8203;_clken</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c1&#8203;_dc2&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c1&#8203;_dc3&#8203;_clken</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c2&#8203;_dc1&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c2&#8203;_dc2&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c2&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_store&#8203;_c1&#8203;_dc1&#8203;_clken</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_store&#8203;_c1&#8203;_dc2&#8203;_clken</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_store&#8203;_c1&#8203;_dc3&#8203;_clken</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_store&#8203;_c1&#8203;_dc4&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_store&#8203;_c1&#8203;_dc5&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_result&#8203;_e4&#8203;_eff</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>i1&#8203;_result&#8203;_e4&#8203;_eff</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>i0&#8203;_result&#8203;_e2</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>ld&#8203;_bus&#8203;_error&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>ld&#8203;_bus&#8203;_error&#8203;_addr&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_single&#8203;_ecc&#8203;_error&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_double&#8203;_ecc&#8203;_error&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_i0&#8203;_valid&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>flush&#8203;_dc2&#8203;_up</td><td>in</td><td>logic</td><td></td></tr><tr><td>flush&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>flush&#8203;_dc4</td><td>in</td><td>logic</td><td></td></tr><tr><td>flush&#8203;_dc5</td><td>in</td><td>logic</td><td></td></tr><tr><td>exu&#8203;_lsu&#8203;_rs1&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>address</p></td></tr><tr><td>exu&#8203;_lsu&#8203;_rs2&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>store data</p></td></tr><tr><td>lsu&#8203;_p</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu control packet</p></td></tr><tr><td>dec&#8203;_lsu&#8203;_offset&#8203;_d</td><td>in</td><td>[11:0] logic</td><td></td></tr><tr><td>picm&#8203;_mask&#8203;_data&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_ld&#8203;_data&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_ld&#8203;_data&#8203;_corr&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>bus&#8203;_read&#8203;_data&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_result&#8203;_dc3</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_result&#8203;_corr&#8203;_dc4</td><td>out</td><td>[31:0] logic</td><td><p>This is the ECC corrected data going to RF</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc1</td><td>out</td><td>[31:0] logic</td><td><p>lsu address down the pipe</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc2</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc3</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc4</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc5</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>end&#8203;_addr&#8203;_dc1</td><td>out</td><td>[31:0] logic</td><td><p>lsu address down the pipe - needed to check unaligned</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc2</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>end&#8203;_addr&#8203;_dc3</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>end&#8203;_addr&#8203;_dc4</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>end&#8203;_addr&#8203;_dc5</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>store&#8203;_data&#8203;_dc2</td><td>out</td><td>[63:0] logic</td><td><p>store data down the pipe</p></td></tr><tr><td>store&#8203;_data&#8203;_dc3</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>store&#8203;_data&#8203;_dc4</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>store&#8203;_data&#8203;_dc5</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_mrac&#8203;_ff</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_exc&#8203;_dc2</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_error&#8203;_pkt&#8203;_dc3</td><td>out</td><td>lsu_error_pkt_t</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_external&#8203;_ints&#8203;_dc3</td><td>out</td><td>logic</td><td></td></tr><tr><td>is&#8203;_sideeffects&#8203;_dc2</td><td>out</td><td>logic</td><td></td></tr><tr><td>is&#8203;_sideeffects&#8203;_dc3</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_commit&#8203;_dc5</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc1</td><td>out</td><td>logic</td><td><p>address in dccm/pic/external per pipe stage</p></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc2</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc3</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc1</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc2</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc3</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_external&#8203;_dc2</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_external&#8203;_dc3</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_external&#8203;_dc4</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_external&#8203;_dc5</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_dccm&#8203;_req</td><td>in</td><td>logic</td><td><p>DMA slave</p></td></tr><tr><td>dma&#8203;_mem&#8203;_addr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dma&#8203;_mem&#8203;_sz</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_mem&#8203;_write</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_mem&#8203;_wdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc1</td><td>out</td><td>lsu_pkt_t</td><td><p>Store buffer related signals</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc2</td><td>out</td><td>lsu_pkt_t</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc3</td><td>out</td><td>lsu_pkt_t</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc4</td><td>out</td><td>lsu_pkt_t</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc5</td><td>out</td><td>lsu_pkt_t</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlsulsu_lsc_ctl.svid1-230.instantiations"><h3>Instantiations</h3><ul><li>rs1ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>offsetff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsadder : <a href="#platform:resourceSweRVlibbeh_lib.svidcw-ha">rvlsadder</a></li><ul style="list-style-type:none"><li><p>generate the ls address
need to refine this is memory is only 128KB</p></li></ul></ul><ul><li>addrcheck : <a href="#platform:resourceSweRVlsulsu_addrcheck.svid1-tb">lsu&#8203;_addrcheck</a></li><ul style="list-style-type:none"><li><p>Module to generate the memory map of the address</p></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_vlddc1ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li><p>C2 clock for valid and C1 for other bits of packet</p></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_vlddc2ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_vlddc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_vlddc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_vlddc5ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_dc1ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_dc2ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_dc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_dc5ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_result&#8203;_corr&#8203;_dc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sddc1ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sddc2ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sddc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sddc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sddc5ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sadc2ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sadc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sadc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sadc5ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>end&#8203;_addr&#8203;_dc2ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>end&#8203;_addr&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>end&#8203;_addr&#8203;_dc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>end&#8203;_addr&#8203;_dc5ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_in&#8203;_dccm&#8203;_dc2ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_in&#8203;_dccm&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_in&#8203;_pic&#8203;_dc2ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_in&#8203;_pic&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_external&#8203;_dc2ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_external&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_external&#8203;_dc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_external&#8203;_dc5ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>access&#8203;_fault&#8203;_dc2ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>access&#8203;_fault&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>misaligned&#8203;_fault&#8203;_dc2ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>misaligned&#8203;_fault&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVlsulsu_lsc_ctl.svid1-230.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.lsu_lsc_ctl.svg"></div><div id="platform:resourceSweRVlsulsu_lsc_ctl.svid1-230.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlsulsu_stbuf.svid1-2zc"><h2>Module lsu&#8203;_stbuf</h2><p>This design unit is implemented in <code>lsu&#8203;_stbuf.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVlsulsu_stbuf.svid1-2zc.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlsulsu_stbuf.svid1-2zc.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DEPTH</td><td>unknown</td><td>LSU_STBUF_DEPTH</td><td></td></tr><tr><td>DATA&#8203;_WIDTH</td><td>unknown</td><td>DCCM_DATA_WIDTH</td><td></td></tr><tr><td>BYTE&#8203;_WIDTH</td><td>unknown</td><td>DCCM_BYTE_WIDTH</td><td></td></tr><tr><td>DEPTH&#8203;_LOG2</td><td>unknown</td><td>$clog2(DEPTH)</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlsulsu_stbuf.svid1-2zc.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>core clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>reset</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c2&#8203;_dc2&#8203;_clk</td><td>in</td><td>logic</td><td><p>freeze clock</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c2&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td><p>freeze clock</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c1&#8203;_dc2&#8203;_clk</td><td>in</td><td>logic</td><td><p>freeze clock</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td><p>freeze clock</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_c1&#8203;_dc3&#8203;_clken</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc4&#8203;_clk</td><td>in</td><td>logic</td><td><p>lsu pipe clock</p></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc5&#8203;_clk</td><td>in</td><td>logic</td><td><p>lsu pipe clock</p></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc4&#8203;_clk</td><td>in</td><td>logic</td><td><p>lsu pipe clock</p></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc5&#8203;_clk</td><td>in</td><td>logic</td><td><p>lsu pipe clock</p></td></tr><tr><td>lsu&#8203;_stbuf&#8203;_c1&#8203;_clk</td><td>in</td><td>logic</td><td><p>stbuf clock</p></td></tr><tr><td>lsu&#8203;_free&#8203;_c2&#8203;_clk</td><td>in</td><td>logic</td><td><p>free clk</p></td></tr><tr><td>load&#8203;_stbuf&#8203;_reqvld&#8203;_dc3</td><td>in</td><td>logic</td><td><p>core instruction goes to stbuf</p></td></tr><tr><td>store&#8203;_stbuf&#8203;_reqvld&#8203;_dc3</td><td>in</td><td>logic</td><td><p>core instruction goes to stbuf</p></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc2</td><td>in</td><td>logic</td><td><p>address is in pic</p></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc3</td><td>in</td><td>logic</td><td><p>address is in pic</p></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc2</td><td>in</td><td>logic</td><td><p>address is in pic</p></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc3</td><td>in</td><td>logic</td><td><p>address is in pic</p></td></tr><tr><td>store&#8203;_ecc&#8203;_datafn&#8203;_hi&#8203;_dc3</td><td>in</td><td>[32-1:0] logic</td><td><p>data to write</p></td></tr><tr><td>store&#8203;_ecc&#8203;_datafn&#8203;_lo&#8203;_dc3</td><td>in</td><td>[32-1:0] logic</td><td><p>data to write</p></td></tr><tr><td>isldst&#8203;_dc1</td><td>in</td><td>logic</td><td><p>instruction in dc1 is lsu</p></td></tr><tr><td>dccm&#8203;_ldst&#8203;_dc2</td><td>in</td><td>logic</td><td><p>instruction in dc2 is lsu</p></td></tr><tr><td>dccm&#8203;_ldst&#8203;_dc3</td><td>in</td><td>logic</td><td><p>instruction in dc3 is lsu</p></td></tr><tr><td>single&#8203;_ecc&#8203;_error&#8203;_hi&#8203;_dc3</td><td>in</td><td>logic</td><td><p>single ecc error in hi bank</p></td></tr><tr><td>single&#8203;_ecc&#8203;_error&#8203;_lo&#8203;_dc3</td><td>in</td><td>logic</td><td><p>single ecc error in lo bank</p></td></tr><tr><td>lsu&#8203;_single&#8203;_ecc&#8203;_error&#8203;_dc5</td><td>in</td><td>logic</td><td><p>single_ecc_error in either bank staged to the dc5 - needed for the load repairs</p></td></tr><tr><td>lsu&#8203;_commit&#8203;_dc5</td><td>in</td><td>logic</td><td><p>lsu commits</p></td></tr><tr><td>lsu&#8203;_freeze&#8203;_dc3</td><td>in</td><td>logic</td><td><p>lsu freeze</p></td></tr><tr><td>flush&#8203;_prior&#8203;_dc5</td><td>in</td><td>logic</td><td><p>Flush is due to i0 and ld/st is in i1</p></td></tr><tr><td>stbuf&#8203;_reqvld&#8203;_any</td><td>out</td><td>logic</td><td><p>stbuf is draining</p></td></tr><tr><td>stbuf&#8203;_reqvld&#8203;_flushed&#8203;_any</td><td>out</td><td>logic</td><td><p>Top entry is flushed</p></td></tr><tr><td>stbuf&#8203;_addr&#8203;_in&#8203;_pic&#8203;_any</td><td>out</td><td>logic</td><td><p>address maps to pic</p></td></tr><tr><td>stbuf&#8203;_byteen&#8203;_any</td><td>out</td><td>[4-1:0] logic</td><td><p>which bytes are active</p></td></tr><tr><td>stbuf&#8203;_addr&#8203;_any</td><td>out</td><td>[16-1:0] logic</td><td><p>address</p></td></tr><tr><td>stbuf&#8203;_data&#8203;_any</td><td>out</td><td>[32-1:0] logic</td><td><p>stbuf data</p></td></tr><tr><td>lsu&#8203;_stbuf&#8203;_commit&#8203;_any</td><td>in</td><td>logic</td><td><p>pop the stbuf as it commite</p></td></tr><tr><td>lsu&#8203;_stbuf&#8203;_full&#8203;_any</td><td>out</td><td>logic</td><td><p>stbuf is full</p></td></tr><tr><td>lsu&#8203;_stbuf&#8203;_empty&#8203;_any</td><td>out</td><td>logic</td><td><p>stbuf is empty</p></td></tr><tr><td>lsu&#8203;_stbuf&#8203;_nodma&#8203;_empty&#8203;_any</td><td>out</td><td>logic</td><td><p>stbuf is empty except dma</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc1</td><td>in</td><td>[16-1:0] logic</td><td><p>lsu address</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc2</td><td>in</td><td>[16-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc3</td><td>in</td><td>[16-1:0] logic</td><td></td></tr><tr><td>end&#8203;_addr&#8203;_dc1</td><td>in</td><td>[16-1:0] logic</td><td><p>lsu end addrress - needed to check unaligned</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc2</td><td>in</td><td>[16-1:0] logic</td><td></td></tr><tr><td>end&#8203;_addr&#8203;_dc3</td><td>in</td><td>[16-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_cmpen&#8203;_dc2</td><td>in</td><td>logic</td><td><p>needed for forwarding stbuf - load</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc2</td><td>in</td><td>lsu_pkt_t</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc3</td><td>in</td><td>lsu_pkt_t</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc5</td><td>in</td><td>lsu_pkt_t</td><td></td></tr><tr><td>stbuf&#8203;_fwddata&#8203;_hi&#8203;_dc3</td><td>out</td><td>[32-1:0] logic</td><td><p>stbuf data</p></td></tr><tr><td>stbuf&#8203;_fwddata&#8203;_lo&#8203;_dc3</td><td>out</td><td>[32-1:0] logic</td><td></td></tr><tr><td>stbuf&#8203;_fwdbyteen&#8203;_hi&#8203;_dc3</td><td>out</td><td>[4-1:0] logic</td><td></td></tr><tr><td>stbuf&#8203;_fwdbyteen&#8203;_lo&#8203;_dc3</td><td>out</td><td>[4-1:0] logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlsulsu_stbuf.svid1-2zc.instantiations"><h3>Instantiations</h3><ul><li>WrPtr&#8203;_dc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>WrPtr&#8203;_dc5ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ldst&#8203;_dual&#8203;_dc2ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ldst&#8203;_dual&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ldst&#8203;_dual&#8203;_dc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ldst&#8203;_dual&#8203;_dc5ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dual&#8203;_stbuf&#8203;_write&#8203;_dc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dual&#8203;_stbuf&#8203;_write&#8203;_dc5ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ldst&#8203;_reqvld&#8203;_dc4ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ldst&#8203;_reqvld&#8203;_dc5ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>WrPtrff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li><p>Flops</p></li></ul></ul><ul><li>RdPtrff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>stbuf&#8203;_fwdbyteen&#8203;_hi&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>stbuf&#8203;_fwdbyteen&#8203;_lo&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>stbuf&#8203;_fwddata&#8203;_hi&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>stbuf&#8203;_fwddata&#8203;_lo&#8203;_dc3ff : <a href="#platform:resourceSweRVlibbeh_lib.svid8q-ae">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVlsulsu_stbuf.svid1-2zc.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.lsu_stbuf.svg"></div><div id="platform:resourceSweRVlsulsu_stbuf.svid1-2zc.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>GenLdFwd : always_comb<ul style="list-style-type:none"><li><p>block: GenLdFwd</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlsulsu_trigger.svid1-7d"><h2>Module lsu&#8203;_trigger</h2><p>This design unit is implemented in <code>lsu&#8203;_trigger.sv</code></p><p>This file depends on: <code>swerv_types.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRVlsulsu_trigger.svid1-7d.description"><h3>Description</h3><p>lsu_trigger</p></div><div id="platform:resourceSweRVlsulsu_trigger.svid1-7d.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlsulsu_trigger.svid1-7d.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>clock</p></td></tr><tr><td>lsu&#8203;_free&#8203;_c2&#8203;_clk</td><td>in</td><td>logic</td><td><p>clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>reset</p></td></tr><tr><td>trigger&#8203;_pkt&#8203;_any</td><td>in</td><td>[3:0] trigger_pkt_t</td><td><p>trigger packet from dec</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc3</td><td>in</td><td>lsu_pkt_t</td><td><p>lsu packet</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>address</p></td></tr><tr><td>lsu&#8203;_result&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>load data</p></td></tr><tr><td>store&#8203;_data&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>store data</p></td></tr><tr><td>lsu&#8203;_trigger&#8203;_match&#8203;_dc3</td><td>out</td><td>[3:0] logic</td><td><p>match result</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlsulsu_trigger.svid1-7d.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.lsu_trigger.svg"></div></div><div class="module" id="platform:resourceSweRVmem.svid1-9w"><h2>Module mem</h2><p>This design unit is implemented in <code>mem.sv</code></p><p>This file depends on: <code>lsu_dccm_mem.sv</code>, <code>swerv_types.sv</code>, <code>ifu_ic_mem.sv</code></p><div id="platform:resourceSweRVmem.svid1-9w.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVmem.svid1-9w.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_ENABLE</td><td>unknown</td><td>1&#x27;b1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVmem.svid1-9w.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>dccm&#8203;_clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>icm&#8203;_clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>in</td><td>logic</td><td></td></tr><tr><td>dccm&#8203;_wren</td><td>in</td><td>logic</td><td><p>DCCM ports</p></td></tr><tr><td>dccm&#8203;_rden</td><td>in</td><td>logic</td><td></td></tr><tr><td>dccm&#8203;_wr&#8203;_addr</td><td>in</td><td>[16-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_lo</td><td>in</td><td>[16-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_hi</td><td>in</td><td>[16-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_wr&#8203;_data</td><td>in</td><td>[39-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_lo</td><td>out</td><td>[39-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_hi</td><td>out</td><td>[39-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_rw&#8203;_addr</td><td>in</td><td>[31:3] logic</td><td></td></tr><tr><td>ic&#8203;_tag&#8203;_valid</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>ic&#8203;_wr&#8203;_en</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>ic&#8203;_rd&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_premux&#8203;_data</td><td>in</td><td>[127:0] logic</td><td><p>Premux data to be muxed with each way of the Icache.</p></td></tr><tr><td>ic&#8203;_sel&#8203;_premux&#8203;_data</td><td>in</td><td>logic</td><td><p>Premux data sel</p></td></tr><tr><td>ic&#8203;_wr&#8203;_data</td><td>in</td><td>[67:0] logic</td><td><p>Data to fill to the Icache. With Parity</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_data</td><td>in</td><td>[33:0] logic</td><td><p>Debug wr cache.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_addr</td><td>in</td><td>[15:2] logic</td><td><p>Read/Write addresss to the Icache.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_en</td><td>in</td><td>logic</td><td><p>Icache debug rd</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_en</td><td>in</td><td>logic</td><td><p>Icache debug wr</p></td></tr><tr><td>ic&#8203;_debug&#8203;_tag&#8203;_array</td><td>in</td><td>logic</td><td><p>Debug tag array</p></td></tr><tr><td>ic&#8203;_debug&#8203;_way</td><td>in</td><td>[3:0] logic</td><td><p>Debug way. Rd or Wr.</p></td></tr><tr><td>ic&#8203;_rd&#8203;_data</td><td>out</td><td>[135:0] logic</td><td><p>Data read from Icache. 2x64bits + parity bits. F2 stage. With Parity</p></td></tr><tr><td>ictag&#8203;_debug&#8203;_rd&#8203;_data</td><td>out</td><td>[20:0] logic</td><td><p>Debug icache tag.</p></td></tr><tr><td>ic&#8203;_rd&#8203;_hit</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ic&#8203;_tag&#8203;_perr</td><td>out</td><td>logic</td><td><p>Icache Tag parity error</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVmem.svid1-9w.instantiations"><h3>Instantiations</h3><ul><li>icm : <a href="#platform:resourceSweRVifuifu_ic_mem.svid1-9e">ifu&#8203;_ic&#8203;_mem</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVmem.svid1-9w.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.mem.svg"></div></div><div class="module" id="platform:resourceSweRVpic_ctrl.svid1-2e4"><h2>Module pic&#8203;_ctrl</h2><p>This design unit is implemented in <code>pic&#8203;_ctrl.sv</code></p><p>This file depends on: <code>beh_lib.sv</code></p><div id="platform:resourceSweRVpic_ctrl.svid1-2e4.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVpic_ctrl.svid1-2e4.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr><tr><td>NUM&#8203;_LEVELS</td><td>unknown</td><td>$clog2(TOTAL_INT)</td><td></td></tr><tr><td>INTPRIORITY&#8203;_BASE&#8203;_ADDR</td><td>unknown</td><td>32&#x27;hf00c0000</td><td></td></tr><tr><td>INTPEND&#8203;_BASE&#8203;_ADDR</td><td>unknown</td><td>32&#x27;hf00c0000 + 32&#x27;h00001000</td><td></td></tr><tr><td>INTENABLE&#8203;_BASE&#8203;_ADDR</td><td>unknown</td><td>32&#x27;hf00c0000 + 32&#x27;h00002000</td><td></td></tr><tr><td>EXT&#8203;_INTR&#8203;_PIC&#8203;_CONFIG</td><td>unknown</td><td>32&#x27;hf00c0000 + 32&#x27;h00003000</td><td></td></tr><tr><td>EXT&#8203;_INTR&#8203;_GW&#8203;_CONFIG</td><td>unknown</td><td>32&#x27;hf00c0000 + 32&#x27;h00004000</td><td></td></tr><tr><td>EXT&#8203;_INTR&#8203;_GW&#8203;_CLEAR</td><td>unknown</td><td>32&#x27;hf00c0000 + 32&#x27;h00005000</td><td></td></tr><tr><td>INTPEND&#8203;_SIZE</td><td>unknown</td><td>(TOTAL_INT &lt; 32) ? 32 : (TOTAL_INT &lt; 64) ? 64 : (TOTAL_INT &lt; 128) ? 128 : (TOTAL_INT &lt; 256) ? 256 : (TOTAL_INT &lt; 512) ? 512 : 1024</td><td></td></tr><tr><td>INT&#8203;_GRPS</td><td>unknown</td><td>INTPEND_SIZE / 32</td><td></td></tr><tr><td>INTPRIORITY&#8203;_BITS</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ID&#8203;_BITS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>GW&#8203;_CONFIG</td><td>int [TOTAL_INT-1:0]</td><td>&#x27;{default:0}</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVpic_ctrl.svid1-2e4.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>Core clock</p></td></tr><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td><p>free clock</p></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td><p>active clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>Reset for all flops</p></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td><p>Clock over-ride for gating</p></td></tr><tr><td>extintsrc&#8203;_req</td><td>in</td><td>[9-1:0] logic</td><td><p>Interrupt requests</p></td></tr><tr><td>picm&#8203;_addr</td><td>in</td><td>[31:0] logic</td><td><p>Address of the register</p></td></tr><tr><td>picm&#8203;_wr&#8203;_data</td><td>in</td><td>[31:0] logic</td><td><p>Data to be written to the register</p></td></tr><tr><td>picm&#8203;_wren</td><td>in</td><td>logic</td><td><p>Write enable to the register</p></td></tr><tr><td>picm&#8203;_rden</td><td>in</td><td>logic</td><td><p>Read enable for the register</p></td></tr><tr><td>picm&#8203;_mken</td><td>in</td><td>logic</td><td><p>Read the Mask for the register</p></td></tr><tr><td>meicurpl</td><td>in</td><td>[3:0] logic</td><td><p>Current Priority Level</p></td></tr><tr><td>meipt</td><td>in</td><td>[3:0] logic</td><td><p>Current Priority Threshold</p></td></tr><tr><td>mexintpend</td><td>out</td><td>logic</td><td><p>External Inerrupt request to the core</p></td></tr><tr><td>claimid</td><td>out</td><td>[7:0] logic</td><td><p>Claim Id of the requested interrupt</p></td></tr><tr><td>pl</td><td>out</td><td>[3:0] logic</td><td><p>Priority level of the requested interrupt</p></td></tr><tr><td>picm&#8203;_rd&#8203;_data</td><td>out</td><td>[31:0] logic</td><td><p>Read data of the register</p></td></tr><tr><td>mhwakeup</td><td>out</td><td>logic</td><td><p>Wake-up interrupt request</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>scan mode</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRVpic_ctrl.svid1-2e4.instantiations"><h3>Instantiations</h3><ul><li>pic&#8203;_addr&#8203;_c1&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li><p>C1 - 1 clock pulse for data</p></li></ul></ul><ul><li>pic&#8203;_data&#8203;_c1&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pic&#8203;_pri&#8203;_c1&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pic&#8203;_int&#8203;_c1&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>gw&#8203;_config&#8203;_c1&#8203;_cgc : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>picm&#8203;_add&#8203;_flop : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>picm&#8203;_wre&#8203;_flop : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>picm&#8203;_rde&#8203;_flop : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>picm&#8203;_mke&#8203;_flop : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>picm&#8203;_dat&#8203;_flop : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sync&#8203;_inst : <a href="#platform:resourceSweRVlibbeh_lib.svidaf-cv">rvsyncss</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>config&#8203;_reg&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>claimid&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pl&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mexintpend&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wake&#8203;_up&#8203;_ff : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVpic_ctrl.svid1-2e4.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.pic_ctrl.svg"></div><div id="platform:resourceSweRVpic_ctrl.svid1-2e4.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>INTPEND&#8203;_RD : always_comb</li></ul></div><div class="always-blocks"><ul><li>INTEN&#8203;_RD : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>mask3:0 = { 4&#x27;b1000 - 30b mask,4&#x27;b0100 - 31b mask, 4&#x27;b0010 - 28b mask, 4&#x27;b0001 - 32b mask }</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svidip-k8"><h2>Module ram&#8203;_1024x20</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svidip-k8.description"><h3>Description</h3><p>ram_1024x20</p></div><div id="platform:resourceSweRVlibmem_lib.svidip-k8.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svidip-k8.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[9:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[19:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[19:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svidip-k8.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_1024x20.svg"></div><div id="platform:resourceSweRVlibmem_lib.svidip-k8.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid1c9-1ds"><h2>Module ram&#8203;_1024x21</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid1c9-1ds.description"><h3>Description</h3><p>ram_1024x21</p></div><div id="platform:resourceSweRVlibmem_lib.svid1c9-1ds.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid1c9-1ds.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[9:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[20:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[20:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid1c9-1ds.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_1024x21.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid1c9-1ds.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid1k1-1lk"><h2>Module ram&#8203;_1024x25</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid1k1-1lk.description"><h3>Description</h3><p>ram_1024x25</p></div><div id="platform:resourceSweRVlibmem_lib.svid1k1-1lk.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid1k1-1lk.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[9:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[24:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[24:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid1k1-1lk.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_1024x25.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid1k1-1lk.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svidtl-v4"><h2>Module ram&#8203;_1024x34</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svidtl-v4.description"><h3>Description</h3><p>ram_1024x34</p></div><div id="platform:resourceSweRVlibmem_lib.svidtl-v4.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svidtl-v4.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[9:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[33:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[33:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svidtl-v4.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_1024x34.svg"></div><div id="platform:resourceSweRVlibmem_lib.svidtl-v4.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svidax-cg"><h2>Module ram&#8203;_1024x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svidax-cg.description"><h3>Description</h3><p>ram_1024x39</p></div><div id="platform:resourceSweRVlibmem_lib.svidax-cg.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svidax-cg.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[9:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[38:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[38:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svidax-cg.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_1024x39.svg"></div><div id="platform:resourceSweRVlibmem_lib.svidax-cg.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid14h-160"><h2>Module ram&#8203;_1024x42</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid14h-160.description"><h3>Description</h3><p>ram_1024x42</p></div><div id="platform:resourceSweRVlibmem_lib.svid14h-160.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid14h-160.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[9:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[41:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[41:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid14h-160.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_1024x42.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid14h-160.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svidnd-ow"><h2>Module ram&#8203;_128x20</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svidnd-ow.description"><h3>Description</h3><p>ram_128x20</p></div><div id="platform:resourceSweRVlibmem_lib.svidnd-ow.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svidnd-ow.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[6:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[19:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[19:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svidnd-ow.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_128x20.svg"></div><div id="platform:resourceSweRVlibmem_lib.svidnd-ow.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid1gx-1ig"><h2>Module ram&#8203;_128x21</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid1gx-1ig.description"><h3>Description</h3><p>ram_128x21</p></div><div id="platform:resourceSweRVlibmem_lib.svid1gx-1ig.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid1gx-1ig.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[6:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[20:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[20:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid1gx-1ig.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_128x21.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid1gx-1ig.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid1op-1q8"><h2>Module ram&#8203;_128x25</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid1op-1q8.description"><h3>Description</h3><p>ram_128x25</p></div><div id="platform:resourceSweRVlibmem_lib.svid1op-1q8.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid1op-1q8.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[6:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[24:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[24:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid1op-1q8.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_128x25.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid1op-1q8.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svidy9-zs"><h2>Module ram&#8203;_128x34</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svidy9-zs.description"><h3>Description</h3><p>ram_128x34</p></div><div id="platform:resourceSweRVlibmem_lib.svidy9-zs.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svidy9-zs.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[6:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[33:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[33:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svidy9-zs.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_128x34.svg"></div><div id="platform:resourceSweRVlibmem_lib.svidy9-zs.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svidh5-io"><h2>Module ram&#8203;_128x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svidh5-io.description"><h3>Description</h3><p>ram_128x39</p></div><div id="platform:resourceSweRVlibmem_lib.svidh5-io.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svidh5-io.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[6:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[38:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[38:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svidh5-io.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_128x39.svg"></div><div id="platform:resourceSweRVlibmem_lib.svidh5-io.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid195-1ao"><h2>Module ram&#8203;_128x42</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid195-1ao.description"><h3>Description</h3><p>ram_128x42</p></div><div id="platform:resourceSweRVlibmem_lib.svid195-1ao.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid195-1ao.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[6:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[41:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[41:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid195-1ao.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_128x42.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid195-1ao.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid9d-aw"><h2>Module ram&#8203;_1536x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid9d-aw.description"><h3>Description</h3><p>ram_1536x39</p></div><div id="platform:resourceSweRVlibmem_lib.svid9d-aw.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid9d-aw.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[10:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[38:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[38:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid9d-aw.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_1536x39.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid9d-aw.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid1l-34"><h2>Module ram&#8203;_16384x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid1l-34.description"><h3>Description</h3><p>ram_16384x39</p></div><div id="platform:resourceSweRVlibmem_lib.svid1l-34.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid1l-34.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[13:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[38:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[38:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid1l-34.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_16384x39.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid1l-34.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svids1-tk"><h2>Module ram&#8203;_2048x34</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svids1-tk.description"><h3>Description</h3><p>ram_2048x34</p></div><div id="platform:resourceSweRVlibmem_lib.svids1-tk.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svids1-tk.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[10:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[33:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[33:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svids1-tk.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_2048x34.svg"></div><div id="platform:resourceSweRVlibmem_lib.svids1-tk.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid7t-9c"><h2>Module ram&#8203;_2048x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid7t-9c.description"><h3>Description</h3><p>ram_2048x39</p></div><div id="platform:resourceSweRVlibmem_lib.svid7t-9c.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid7t-9c.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[10:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[38:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[38:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid7t-9c.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_2048x39.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid7t-9c.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid12x-14g"><h2>Module ram&#8203;_2048x42</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid12x-14g.description"><h3>Description</h3><p>ram_2048x42</p></div><div id="platform:resourceSweRVlibmem_lib.svid12x-14g.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid12x-14g.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[10:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[41:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[41:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid12x-14g.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_2048x42.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid12x-14g.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svidlt-nc"><h2>Module ram&#8203;_256x20</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svidlt-nc.description"><h3>Description</h3><p>ram_256x20</p></div><div id="platform:resourceSweRVlibmem_lib.svidlt-nc.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svidlt-nc.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[19:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[19:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svidlt-nc.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_256x20.svg"></div><div id="platform:resourceSweRVlibmem_lib.svidlt-nc.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid1fd-1gw"><h2>Module ram&#8203;_256x21</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid1fd-1gw.description"><h3>Description</h3><p>ram_256x21</p></div><div id="platform:resourceSweRVlibmem_lib.svid1fd-1gw.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid1fd-1gw.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[20:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[20:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid1fd-1gw.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_256x21.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid1fd-1gw.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid1n5-1oo"><h2>Module ram&#8203;_256x25</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid1n5-1oo.description"><h3>Description</h3><p>ram_256x25</p></div><div id="platform:resourceSweRVlibmem_lib.svid1n5-1oo.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid1n5-1oo.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[24:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[24:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid1n5-1oo.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_256x25.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid1n5-1oo.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svidwp-y8"><h2>Module ram&#8203;_256x34</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svidwp-y8.description"><h3>Description</h3><p>ram_256x34</p></div><div id="platform:resourceSweRVlibmem_lib.svidwp-y8.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svidwp-y8.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[33:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[33:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svidwp-y8.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_256x34.svg"></div><div id="platform:resourceSweRVlibmem_lib.svidwp-y8.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svidfl-h4"><h2>Module ram&#8203;_256x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svidfl-h4.description"><h3>Description</h3><p>ram_512x39</p></div><div id="platform:resourceSweRVlibmem_lib.svidfl-h4.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svidfl-h4.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[38:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[38:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svidfl-h4.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_256x39.svg"></div><div id="platform:resourceSweRVlibmem_lib.svidfl-h4.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid17l-194"><h2>Module ram&#8203;_256x42</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid17l-194.description"><h3>Description</h3><p>ram_256x42</p></div><div id="platform:resourceSweRVlibmem_lib.svid17l-194.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid17l-194.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[41:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[41:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid17l-194.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_256x42.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid17l-194.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid69-7s"><h2>Module ram&#8203;_3072x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid69-7s.description"><h3>Description</h3><p>ram_3072x39</p></div><div id="platform:resourceSweRVlibmem_lib.svid69-7s.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid69-7s.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[11:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[38:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[38:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid69-7s.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_3072x39.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid69-7s.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid1-1k"><h2>Module ram&#8203;_32768x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid1-1k.description"><h3>Description</h3><p>ram_32768x39</p></div><div id="platform:resourceSweRVlibmem_lib.svid1-1k.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid1-1k.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[14:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[38:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[38:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid1-1k.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_32768x39.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid1-1k.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svidqh-s0"><h2>Module ram&#8203;_4096x34</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svidqh-s0.description"><h3>Description</h3><p>ram_4096x34</p></div><div id="platform:resourceSweRVlibmem_lib.svidqh-s0.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svidqh-s0.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[11:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[33:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[33:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svidqh-s0.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_4096x34.svg"></div><div id="platform:resourceSweRVlibmem_lib.svidqh-s0.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid4p-68"><h2>Module ram&#8203;_4096x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid4p-68.description"><h3>Description</h3><p>ram_4096x39</p></div><div id="platform:resourceSweRVlibmem_lib.svid4p-68.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid4p-68.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[11:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[38:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[38:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid4p-68.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_4096x39.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid4p-68.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid11d-12w"><h2>Module ram&#8203;_4096x42</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid11d-12w.description"><h3>Description</h3><p>ram_4096x42</p></div><div id="platform:resourceSweRVlibmem_lib.svid11d-12w.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid11d-12w.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[11:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[41:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[41:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid11d-12w.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_4096x42.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid11d-12w.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svidk9-ls"><h2>Module ram&#8203;_512x20</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svidk9-ls.description"><h3>Description</h3><p>ram_512x20</p></div><div id="platform:resourceSweRVlibmem_lib.svidk9-ls.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svidk9-ls.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[8:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[19:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[19:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svidk9-ls.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_512x20.svg"></div><div id="platform:resourceSweRVlibmem_lib.svidk9-ls.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid1dt-1fc"><h2>Module ram&#8203;_512x21</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid1dt-1fc.description"><h3>Description</h3><p>ram_512x21</p></div><div id="platform:resourceSweRVlibmem_lib.svid1dt-1fc.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid1dt-1fc.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[8:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[20:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[20:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid1dt-1fc.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_512x21.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid1dt-1fc.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid1ll-1n4"><h2>Module ram&#8203;_512x25</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid1ll-1n4.description"><h3>Description</h3><p>ram_512x25</p></div><div id="platform:resourceSweRVlibmem_lib.svid1ll-1n4.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid1ll-1n4.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[8:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[24:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[24:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid1ll-1n4.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_512x25.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid1ll-1n4.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svidv5-wo"><h2>Module ram&#8203;_512x34</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svidv5-wo.description"><h3>Description</h3><p>ram_512x34</p></div><div id="platform:resourceSweRVlibmem_lib.svidv5-wo.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svidv5-wo.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[8:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[33:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[33:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svidv5-wo.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_512x34.svg"></div><div id="platform:resourceSweRVlibmem_lib.svidv5-wo.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svide1-fk"><h2>Module ram&#8203;_512x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svide1-fk.description"><h3>Description</h3><p>ram_512x39</p></div><div id="platform:resourceSweRVlibmem_lib.svide1-fk.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svide1-fk.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[8:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[38:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[38:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svide1-fk.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_512x39.svg"></div><div id="platform:resourceSweRVlibmem_lib.svide1-fk.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid161-17k"><h2>Module ram&#8203;_512x42</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid161-17k.description"><h3>Description</h3><p>ram_512x42</p></div><div id="platform:resourceSweRVlibmem_lib.svid161-17k.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid161-17k.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[8:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[41:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[41:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid161-17k.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_512x42.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid161-17k.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svidox-qg"><h2>Module ram&#8203;_64x20</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svidox-qg.description"><h3>Description</h3><p>ram_64x20</p></div><div id="platform:resourceSweRVlibmem_lib.svidox-qg.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svidox-qg.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[5:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[19:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[19:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svidox-qg.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_64x20.svg"></div><div id="platform:resourceSweRVlibmem_lib.svidox-qg.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid1ih-1k0"><h2>Module ram&#8203;_64x21</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid1ih-1k0.description"><h3>Description</h3><p>ram_64x21</p></div><div id="platform:resourceSweRVlibmem_lib.svid1ih-1k0.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid1ih-1k0.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[5:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[20:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[20:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid1ih-1k0.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_64x21.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid1ih-1k0.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid1q9-1rs"><h2>Module ram&#8203;_64x25</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid1q9-1rs.description"><h3>Description</h3><p>ram_64x25</p></div><div id="platform:resourceSweRVlibmem_lib.svid1q9-1rs.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid1q9-1rs.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[5:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[24:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[24:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid1q9-1rs.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_64x25.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid1q9-1rs.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svidzt-11c"><h2>Module ram&#8203;_64x34</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svidzt-11c.description"><h3>Description</h3><p>ram_64x34</p></div><div id="platform:resourceSweRVlibmem_lib.svidzt-11c.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svidzt-11c.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[5:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[33:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[33:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svidzt-11c.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_64x34.svg"></div><div id="platform:resourceSweRVlibmem_lib.svidzt-11c.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid1ap-1c8"><h2>Module ram&#8203;_64x42</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid1ap-1c8.description"><h3>Description</h3><p>ram_64x42</p></div><div id="platform:resourceSweRVlibmem_lib.svid1ap-1c8.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid1ap-1c8.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[5:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[41:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[41:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid1ap-1c8.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_64x42.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid1ap-1c8.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svidch-e0"><h2>Module ram&#8203;_768x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svidch-e0.description"><h3>Description</h3><p>ram_768x39</p></div><div id="platform:resourceSweRVlibmem_lib.svidch-e0.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svidch-e0.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[9:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[38:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[38:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svidch-e0.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_768x39.svg"></div><div id="platform:resourceSweRVlibmem_lib.svidch-e0.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibmem_lib.svid35-4o"><h2>Module ram&#8203;_8192x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibmem_lib.svid35-4o.description"><h3>Description</h3><p>ram_8192x39</p></div><div id="platform:resourceSweRVlibmem_lib.svid35-4o.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibmem_lib.svid35-4o.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>ADR</td><td>in</td><td>[12:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[38:0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[38:0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibmem_lib.svid35-4o.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_8192x39.svg"></div><div id="platform:resourceSweRVlibmem_lib.svid35-4o.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svidhb-lm"><h2>Module rvbradder</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svidhb-lm.description"><h3>Description</h3><p>rvbradder</p></div><div id="platform:resourceSweRVlibbeh_lib.svidhb-lm.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svidhb-lm.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>pc</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>offset</td><td>in</td><td>[12:1] logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[31:1] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svidhb-lm.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvbradder.svg"></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svidwu-xv"><h2>Module rvbtb&#8203;_addr&#8203;_hash</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svidwu-xv.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svidwu-xv.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>pc</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>hash</td><td>out</td><td>[5:4] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svidwu-xv.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvbtb_addr_hash.svg"></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svidxw-zl"><h2>Module rvbtb&#8203;_ghr&#8203;_hash</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svidxw-zl.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svidxw-zl.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>hashin</td><td>in</td><td>[5:4] logic</td><td></td></tr><tr><td>ghr</td><td>in</td><td>[4:0] logic</td><td></td></tr><tr><td>hash</td><td>out</td><td>[7:4] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svidxw-zl.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvbtb_ghr_hash.svg"></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svidvm-wt"><h2>Module rvbtb&#8203;_tag&#8203;_hash</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svidvm-wt.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svidvm-wt.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>pc</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>hash</td><td>out</td><td>[9-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svidvm-wt.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvbtb_tag_hash.svg"></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svid6w-7s"><h2>Module rvclkhdr</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svid6w-7s.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svid6w-7s.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>l1clk</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svid6w-7s.instantiations"><h3>Instantiations</h3><ul><li>rvclkhdr : <a href="#platform:resourceSweRVlibbeh_lib.svid5n-6v">clockhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVlibbeh_lib.svid6w-7s.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvclkhdr.svg"></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svid1-1q"><h2>Module rvdff</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svid1-1q.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svid1-1q.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlibbeh_lib.svid1-1q.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svid1-1q.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdff.svg"></div><div id="platform:resourceSweRVlibbeh_lib.svid1-1q.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svid8q-ae"><h2>Module rvdffe</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svid8q-ae.description"><h3>Description</h3><p>rvdffe</p></div><div id="platform:resourceSweRVlibbeh_lib.svid8q-ae.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svid8q-ae.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlibbeh_lib.svid8q-ae.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svid8q-ae.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdffe.svg"></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svid1r-39"><h2>Module rvdffs</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svid1r-39.description"><h3>Description</h3><p>rvdff with 2:1 input mux to flop din iff sel==1</p></div><div id="platform:resourceSweRVlibbeh_lib.svid1r-39.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svid1r-39.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlibbeh_lib.svid1r-39.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svid1r-39.instantiations"><h3>Instantiations</h3><ul><li>dffs : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVlibbeh_lib.svid1r-39.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdffs.svg"></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svid3a-5m"><h2>Module rvdffsc</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svid3a-5m.description"><h3>Description</h3><p>rvdff with en and clear</p></div><div id="platform:resourceSweRVlibbeh_lib.svid3a-5m.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svid3a-5m.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlibbeh_lib.svid3a-5m.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>clear</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svid3a-5m.instantiations"><h3>Instantiations</h3><ul><li>dffsc : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVlibbeh_lib.svid3a-5m.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdffsc.svg"></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svid1hk-218"><h2>Module rvecc&#8203;_decode</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svid1hk-218.description"><h3>Description</h3><p>rvecc_decode</p></div><div id="platform:resourceSweRVlibbeh_lib.svid1hk-218.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svid1hk-218.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>din</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>ecc&#8203;_in</td><td>in</td><td>[6:0] logic</td><td></td></tr><tr><td>sed&#8203;_ded</td><td>in</td><td>logic</td><td><p>only do detection and no correction. Used for the I$</p></td></tr><tr><td>dout</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>ecc&#8203;_out</td><td>out</td><td>[6:0] logic</td><td></td></tr><tr><td>single&#8203;_ecc&#8203;_error</td><td>out</td><td>logic</td><td></td></tr><tr><td>double&#8203;_ecc&#8203;_error</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svid1hk-218.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvecc_decode.svg"></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svid15e-1hj"><h2>Module rvecc&#8203;_encode</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svid15e-1hj.description"><h3>Description</h3><p>rvecc_encode</p></div><div id="platform:resourceSweRVlibbeh_lib.svid15e-1hj.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svid15e-1hj.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>ecc&#8203;_out</td><td>out</td><td>[6:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svid15e-1hj.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvecc_encode.svg"></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svid14i-15d"><h2>Module rveven&#8203;_paritycheck</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svid14i-15d.description"><h3>Description</h3><p>rveven_paritycheck</p></div><div id="platform:resourceSweRVlibbeh_lib.svid14i-15d.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svid14i-15d.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>16</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlibbeh_lib.svid14i-15d.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>data&#8203;_in</td><td>in</td><td>[WIDTH-1:0] logic</td><td><p>Data</p></td></tr><tr><td>parity&#8203;_in</td><td>in</td><td>logic</td><td></td></tr><tr><td>parity&#8203;_err</td><td>out</td><td>logic</td><td><p>Parity error</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svid14i-15d.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rveven_paritycheck.svg"></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svid13q-14h"><h2>Module rveven&#8203;_paritygen</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svid13q-14h.description"><h3>Description</h3><p>rveven_paritygen</p></div><div id="platform:resourceSweRVlibbeh_lib.svid13q-14h.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svid13q-14h.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>16</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlibbeh_lib.svid13q-14h.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>data&#8203;_in</td><td>in</td><td>[WIDTH-1:0] logic</td><td><p>Data</p></td></tr><tr><td>parity&#8203;_out</td><td>out</td><td>logic</td><td><p>generated even parity</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svid13q-14h.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rveven_paritygen.svg"></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svido2-q9"><h2>Module rvfindfirst1</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svido2-q9.description"><h3>Description</h3><p>rvfindfirst1</p></div><div id="platform:resourceSweRVlibbeh_lib.svido2-q9.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svido2-q9.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>SHIFT</td><td>unknown</td><td>$clog2(WIDTH)</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlibbeh_lib.svido2-q9.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[SHIFT-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svido2-q9.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvfindfirst1.svg"></div><div id="platform:resourceSweRVlibbeh_lib.svido2-q9.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svidqa-s7"><h2>Module rvfindfirst1hot</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svidqa-s7.description"><h3>Description</h3><p>rvfindfirst1hot</p></div><div id="platform:resourceSweRVlibbeh_lib.svidqa-s7.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svidqa-s7.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>32</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlibbeh_lib.svidqa-s7.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svidqa-s7.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvfindfirst1hot.svg"></div><div id="platform:resourceSweRVlibbeh_lib.svidqa-s7.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRVdmirvjtag_tap.svid1-n4"><h2>Module rvjtag&#8203;_tap</h2><p>This design unit is implemented in <code>rvjtag&#8203;_tap.sv</code></p><div id="platform:resourceSweRVdmirvjtag_tap.svid1-n4.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVdmirvjtag_tap.svid1-n4.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>AWIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>USER&#8203;_DR&#8203;_LENGTH</td><td>unknown</td><td>AWIDTH + 34</td><td></td></tr><tr><td>TEST&#8203;_LOGIC&#8203;_RESET&#8203;_STATE</td><td>unknown</td><td>0</td><td></td></tr><tr><td>RUN&#8203;_TEST&#8203;_IDLE&#8203;_STATE</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SELECT&#8203;_DR&#8203;_SCAN&#8203;_STATE</td><td>unknown</td><td>2</td><td></td></tr><tr><td>CAPTURE&#8203;_DR&#8203;_STATE</td><td>unknown</td><td>3</td><td></td></tr><tr><td>SHIFT&#8203;_DR&#8203;_STATE</td><td>unknown</td><td>4</td><td></td></tr><tr><td>EXIT1&#8203;_DR&#8203;_STATE</td><td>unknown</td><td>5</td><td></td></tr><tr><td>PAUSE&#8203;_DR&#8203;_STATE</td><td>unknown</td><td>6</td><td></td></tr><tr><td>EXIT2&#8203;_DR&#8203;_STATE</td><td>unknown</td><td>7</td><td></td></tr><tr><td>UPDATE&#8203;_DR&#8203;_STATE</td><td>unknown</td><td>8</td><td></td></tr><tr><td>SELECT&#8203;_IR&#8203;_SCAN&#8203;_STATE</td><td>unknown</td><td>9</td><td></td></tr><tr><td>CAPTURE&#8203;_IR&#8203;_STATE</td><td>unknown</td><td>10</td><td></td></tr><tr><td>SHIFT&#8203;_IR&#8203;_STATE</td><td>unknown</td><td>11</td><td></td></tr><tr><td>EXIT1&#8203;_IR&#8203;_STATE</td><td>unknown</td><td>12</td><td></td></tr><tr><td>PAUSE&#8203;_IR&#8203;_STATE</td><td>unknown</td><td>13</td><td></td></tr><tr><td>EXIT2&#8203;_IR&#8203;_STATE</td><td>unknown</td><td>14</td><td></td></tr><tr><td>UPDATE&#8203;_IR&#8203;_STATE</td><td>unknown</td><td>15</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVdmirvjtag_tap.svid1-n4.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>trst</td><td>in</td><td>logic</td><td></td></tr><tr><td>tck</td><td>in</td><td>logic</td><td></td></tr><tr><td>tms</td><td>in</td><td>logic</td><td></td></tr><tr><td>tdi</td><td>in</td><td>logic</td><td></td></tr><tr><td>tdo</td><td>out</td><td>logic</td><td></td></tr><tr><td>tdoEnable</td><td>out</td><td>logic</td><td></td></tr><tr><td>wr&#8203;_data</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>wr&#8203;_addr</td><td>out</td><td>[AWIDTH-1:0] logic</td><td></td></tr><tr><td>wr&#8203;_en</td><td>out</td><td>logic</td><td></td></tr><tr><td>rd&#8203;_en</td><td>out</td><td>logic</td><td></td></tr><tr><td>rd&#8203;_data</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>rd&#8203;_status</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>dmi&#8203;_reset</td><td>out</td><td>logic</td><td></td></tr><tr><td>dmi&#8203;_hard&#8203;_reset</td><td>out</td><td>logic</td><td></td></tr><tr><td>idle</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dmi&#8203;_stat</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>jtag&#8203;_id</td><td>in</td><td>[31:1] logic</td><td><p>--  revisionCode        : 4&#x27;h0;
--  manufacturersIdCode : 11&#x27;h45;
--  deviceIdCode        : 16&#x27;h0001;
--  order MSB .. LSB -&gt; 4 bit version or revision 16 bit part number 11 bit manufacturer id value of 1&#x27;b1 in LSB</p></td></tr><tr><td>version</td><td>in</td><td>[3:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVdmirvjtag_tap.svid1-n4.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvjtag_tap.svg"></div><div id="platform:resourceSweRVdmirvjtag_tap.svid1-n4.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always</li></ul></div><div class="always-blocks"><ul><li>unnamed : always</li></ul></div><div class="always-blocks"><ul><li>unnamed : always</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>SR next value</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>TDO retiming</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>DMI CS register</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>DR register</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svidcw-ha"><h2>Module rvlsadder</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svidcw-ha.description"><h3>Description</h3><p>rvlsadder</p></div><div id="platform:resourceSweRVlibbeh_lib.svidcw-ha.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svidcw-ha.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>rs1</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>offset</td><td>in</td><td>[11:0] logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[31:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svidcw-ha.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvlsadder.svg"></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svids8-vl"><h2>Module rvmaskandmatch</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svids8-vl.description"><h3>Description</h3><p>rvmaskandmatch</p></div><div id="platform:resourceSweRVlibbeh_lib.svids8-vl.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svids8-vl.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>32</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlibbeh_lib.svids8-vl.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>mask</td><td>in</td><td>[WIDTH-1:0] logic</td><td><p>this will have the mask in the lower bit positions</p></td></tr><tr><td>data</td><td>in</td><td>[WIDTH-1:0] logic</td><td><p>this is what needs to be matched on the upper bits with the mask&#x27;s upper bits</p></td></tr><tr><td>masken</td><td>in</td><td>logic</td><td><p>when 1 : do mask. 0 : full match</p></td></tr><tr><td>match</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svids8-vl.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvmaskandmatch.svg"></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svid7t-8p"><h2>Module rvoclkhdr</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svid7t-8p.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svid7t-8p.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>l1clk</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svid7t-8p.instantiations"><h3>Instantiations</h3><ul><li>rvclkhdr : <a href="#platform:resourceSweRVlibbeh_lib.svid5n-6v">clockhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVlibbeh_lib.svid7t-8p.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvoclkhdr.svg"></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svidzm-13p"><h2>Module rvrangecheck</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svidzm-13p.description"><h3>Description</h3><p>rvrangechecker</p></div><div id="platform:resourceSweRVlibbeh_lib.svidzm-13p.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svidzm-13p.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>CCM&#8203;_SADR</td><td>unknown</td><td>32&#x27;h0</td><td></td></tr><tr><td>CCM&#8203;_SIZE</td><td>unknown</td><td>128</td><td></td></tr><tr><td>REGION&#8203;_BITS</td><td>unknown</td><td>4</td><td></td></tr><tr><td>MASK&#8203;_BITS</td><td>unknown</td><td>10 + $clog2(CCM_SIZE)</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlibbeh_lib.svidzm-13p.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>addr</td><td>in</td><td>[31:0] logic</td><td><p>Address to be checked for range</p></td></tr><tr><td>in&#8203;_range</td><td>out</td><td>logic</td><td><p>S_ADDR &lt;= start_addr &lt; E_ADDR</p></td></tr><tr><td>in&#8203;_region</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svidzm-13p.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvrangecheck.svg"></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svidaf-cv"><h2>Module rvsyncss</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svidaf-cv.description"><h3>Description</h3><p>rvsyncss</p></div><div id="platform:resourceSweRVlibbeh_lib.svidaf-cv.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svidaf-cv.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>251</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlibbeh_lib.svidaf-cv.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svidaf-cv.instantiations"><h3>Instantiations</h3><ul><li>sync&#8203;_ff1 : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sync&#8203;_ff2 : <a href="#platform:resourceSweRVlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVlibbeh_lib.svidaf-cv.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvsyncss.svg"></div></div><div class="module" id="platform:resourceSweRVlibbeh_lib.svidln-o1"><h2>Module rvtwoscomp</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><div id="platform:resourceSweRVlibbeh_lib.svidln-o1.description"><h3>Description</h3><p>2&#x27;scomp</p></div><div id="platform:resourceSweRVlibbeh_lib.svidln-o1.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVlibbeh_lib.svidln-o1.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>32</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVlibbeh_lib.svidln-o1.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVlibbeh_lib.svidln-o1.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvtwoscomp.svg"></div></div><div class="module" id="platform:resourceSweRVswerv.svid1-2ek"><h2>Module swerv</h2><p>This design unit is implemented in <code>swerv.sv</code></p><p>This file depends on: <code>dbg.sv</code>, <code>exu.sv</code>, <code>lsu.sv</code>, <code>dma_ctrl.sv</code>, <code>ifu.sv</code>, <code>pic_ctrl.sv</code>, <code>swerv_types.sv</code>, <code>beh_lib.sv</code>, <code>dmi_wrapper.v</code>, <code>dec.sv</code></p><div id="platform:resourceSweRVswerv.svid1-2ek.description"><h3>Description</h3><p>swerv</p></div><div id="platform:resourceSweRVswerv.svid1-2ek.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVswerv.svid1-2ek.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVswerv.svid1-2ek.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_vec</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>nmi&#8203;_int</td><td>in</td><td>logic</td><td></td></tr><tr><td>nmi&#8203;_vec</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>jtag&#8203;_id</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>core&#8203;_rst&#8203;_l</td><td>out</td><td>logic</td><td><p>This is &quot;rst_l | dbg_rst_l&quot;</p></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_insn&#8203;_ip</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_address&#8203;_ip</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_valid&#8203;_ip</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_exception&#8203;_ip</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_ecause&#8203;_ip</td><td>out</td><td>[4:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_interrupt&#8203;_ip</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_tval&#8203;_ip</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_freeze&#8203;_dc3</td><td>out</td><td>logic</td><td></td></tr><tr><td>dccm&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td></td></tr><tr><td>icm&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>out</td><td>logic</td><td></td></tr><tr><td>i&#8203;_cpu&#8203;_halt&#8203;_req</td><td>in</td><td>logic</td><td><p>Asynchronous Halt request to CPU</p></td></tr><tr><td>i&#8203;_cpu&#8203;_run&#8203;_req</td><td>in</td><td>logic</td><td><p>Asynchronous Restart request to CPU</p></td></tr><tr><td>o&#8203;_cpu&#8203;_halt&#8203;_ack</td><td>out</td><td>logic</td><td><p>Core Acknowledge to Halt request</p></td></tr><tr><td>o&#8203;_cpu&#8203;_halt&#8203;_status</td><td>out</td><td>logic</td><td><p>1&#x27;b1 indicates processor is halted</p></td></tr><tr><td>o&#8203;_cpu&#8203;_run&#8203;_ack</td><td>out</td><td>logic</td><td><p>Core Acknowledge to run request</p></td></tr><tr><td>o&#8203;_debug&#8203;_mode&#8203;_status</td><td>out</td><td>logic</td><td><p>Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_halt&#8203;_req</td><td>in</td><td>logic</td><td><p>Async halt request</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_run&#8203;_req</td><td>in</td><td>logic</td><td><p>Async run request</p></td></tr><tr><td>mpc&#8203;_reset&#8203;_run&#8203;_req</td><td>in</td><td>logic</td><td><p>Run/halt after reset</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_halt&#8203;_ack</td><td>out</td><td>logic</td><td><p>Halt ack</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_run&#8203;_ack</td><td>out</td><td>logic</td><td><p>Run ack</p></td></tr><tr><td>debug&#8203;_brkpt&#8203;_status</td><td>out</td><td>logic</td><td><p>debug breakpoint</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt0</td><td>out</td><td>[1:0] logic</td><td><p>toggles when perf counter 0 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt1</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt2</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt3</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_wren</td><td>out</td><td>logic</td><td><p>DCCM ports</p></td></tr><tr><td>dccm&#8203;_rden</td><td>out</td><td>logic</td><td></td></tr><tr><td>dccm&#8203;_wr&#8203;_addr</td><td>out</td><td>[16-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_lo</td><td>out</td><td>[16-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_hi</td><td>out</td><td>[16-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_wr&#8203;_data</td><td>out</td><td>[39-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_lo</td><td>in</td><td>[39-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_hi</td><td>in</td><td>[39-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_rw&#8203;_addr</td><td>out</td><td>[31:3] logic</td><td><p>ICache , ITAG  ports</p></td></tr><tr><td>ic&#8203;_tag&#8203;_valid</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ic&#8203;_wr&#8203;_en</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ic&#8203;_rd&#8203;_en</td><td>out</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_wr&#8203;_data</td><td>out</td><td>[67:0] logic</td><td><p>Data to fill to the Icache. With Parity</p></td></tr><tr><td>ic&#8203;_rd&#8203;_data</td><td>in</td><td>[135:0] logic</td><td><p>Data read from Icache. 2x64bits + parity bits. F2 stage. With Parity</p></td></tr><tr><td>ictag&#8203;_debug&#8203;_rd&#8203;_data</td><td>in</td><td>[20:0] logic</td><td><p>Debug icache tag.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_data</td><td>out</td><td>[33:0] logic</td><td><p>Debug wr cache.</p></td></tr><tr><td>ic&#8203;_premux&#8203;_data</td><td>out</td><td>[127:0] logic</td><td><p>Premux data to be muxed with each way of the Icache.</p></td></tr><tr><td>ic&#8203;_sel&#8203;_premux&#8203;_data</td><td>out</td><td>logic</td><td><p>Select premux data</p></td></tr><tr><td>ic&#8203;_debug&#8203;_addr</td><td>out</td><td>[15:2] logic</td><td><p>Read/Write addresss to the Icache.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_en</td><td>out</td><td>logic</td><td><p>Icache debug rd</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_en</td><td>out</td><td>logic</td><td><p>Icache debug wr</p></td></tr><tr><td>ic&#8203;_debug&#8203;_tag&#8203;_array</td><td>out</td><td>logic</td><td><p>Debug tag array</p></td></tr><tr><td>ic&#8203;_debug&#8203;_way</td><td>out</td><td>[3:0] logic</td><td><p>Debug way. Rd or Wr.</p></td></tr><tr><td>ic&#8203;_rd&#8203;_hit</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>ic&#8203;_tag&#8203;_perr</td><td>in</td><td>logic</td><td><p>Icache Tag parity error</p></td></tr><tr><td>lsu&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>-------------------------- LSU AXI signals--------------------------
AXI Write Channels</p></td></tr><tr><td>lsu&#8203;_axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awid</td><td>out</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bid</td><td>in</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>lsu&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arid</td><td>out</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rid</td><td>in</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>-------------------------- IFU AXI signals--------------------------
AXI Write Channels</p></td></tr><tr><td>ifu&#8203;_axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awid</td><td>out</td><td>[3-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bid</td><td>in</td><td>[3-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>ifu&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arid</td><td>out</td><td>[3-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rid</td><td>in</td><td>[3-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>-------------------------- SB AXI signals--------------------------
AXI Write Channels</p></td></tr><tr><td>sb&#8203;_axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awid</td><td>out</td><td>[1-1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_bid</td><td>in</td><td>[1-1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>sb&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arid</td><td>out</td><td>[1-1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rid</td><td>in</td><td>[1-1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awvalid</td><td>in</td><td>logic</td><td><p>-------------------------- DMA AXI signals--------------------------
AXI Write Channels</p></td></tr><tr><td>dma&#8203;_axi&#8203;_awready</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awid</td><td>in</td><td>[1-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awaddr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awsize</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awprot</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awlen</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awburst</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wready</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wstrb</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bready</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bresp</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bid</td><td>out</td><td>[1-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arvalid</td><td>in</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>dma&#8203;_axi&#8203;_arready</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arid</td><td>in</td><td>[1-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_araddr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arsize</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arprot</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arlen</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arburst</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rready</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rid</td><td>out</td><td>[1-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rresp</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>dbg&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>jtag&#8203;_tck</td><td>in</td><td>logic</td><td><p>JTAG clk</p></td></tr><tr><td>jtag&#8203;_tms</td><td>in</td><td>logic</td><td><p>JTAG TMS</p></td></tr><tr><td>jtag&#8203;_tdi</td><td>in</td><td>logic</td><td><p>JTAG tdi</p></td></tr><tr><td>jtag&#8203;_trst&#8203;_n</td><td>in</td><td>logic</td><td><p>JTAG Reset</p></td></tr><tr><td>jtag&#8203;_tdo</td><td>out</td><td>logic</td><td><p>JTAG TDO</p></td></tr><tr><td>extintsrc&#8203;_req</td><td>in</td><td>[8:1] logic</td><td></td></tr><tr><td>timer&#8203;_int</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRVswerv.svid1-2ek.instantiations"><h3>Instantiations</h3><ul><li>free&#8203;_cg : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>active&#8203;_cg : <a href="#platform:resourceSweRVlibbeh_lib.svid7t-8p">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dbg : <a href="#platform:resourceSweRVincludeglobal.hid1-3hg">dbg</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dmi&#8203;_wrapper : <a href="#platform:resourceSweRVdmidmi_wrapper.vid1-4a">dmi&#8203;_wrapper</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ifu : <a href="#platform:resourceSweRVifuifu.svid1-n7">ifu</a></li><ul style="list-style-type:none"><li><p>fetch</p></li></ul></ul><ul><li>dec : <a href="#platform:resourceSweRVdecdec.svid1-19x">dec</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>exu : <a href="#platform:resourceSweRVexuexu.svid1-3ow">exu</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu : <a href="#platform:resourceSweRVlsulsu.svid1-1fr">lsu</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pic&#8203;_ctrl&#8203;_inst : <a href="#platform:resourceSweRVpic_ctrl.svid1-2e4">pic&#8203;_ctrl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dma&#8203;_ctrl : <a href="#platform:resourceSweRVdma_ctrl.svid1-3wk">dma&#8203;_ctrl</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRVswerv.svid1-2ek.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.swerv.svg"></div></div><div class="package" id="platform:resourceSweRVincludeswerv_types.svid1-q5"><h2>Package swerv&#8203;_types</h2><p>This design unit is implemented in <code>swerv&#8203;_types.sv</code></p><div id="platform:resourceSweRVincludeswerv_types.svid1-q5.description"><h3>Description</h3><p>swerv_types</p></div></div><div class="module" id="platform:resourceSweRVswerv_wrapper.svid1-yf"><h2>Module swerv&#8203;_wrapper</h2><p>This design unit is implemented in <code>swerv&#8203;_wrapper.sv</code></p><p>This file depends on: <code>mem.sv</code>, <code>swerv_types.sv</code>, <code>swerv.sv</code></p><div id="platform:resourceSweRVswerv_wrapper.svid1-yf.description"><h3>Description</h3><p>end of `include &quot;build.h&quot;</p><p>`include &quot;def.sv&quot;</p></div><div id="platform:resourceSweRVswerv_wrapper.svid1-yf.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRVswerv_wrapper.svid1-yf.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TOTAL&#8203;_INT</td><td>unknown</td><td>9</td><td></td></tr><tr><td>DCCM&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DCCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>DCCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DCCM&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>DCCM&#8203;_FDATA&#8203;_WIDTH</td><td>unknown</td><td>39</td><td></td></tr><tr><td>DCCM&#8203;_BYTE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DCCM&#8203;_ECC&#8203;_WIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>LSU&#8203;_RDBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DMA&#8203;_BUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>LSU&#8203;_STBUF&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LSU&#8203;_SB&#8203;_BITS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>DEC&#8203;_INSTBUF&#8203;_DEPTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ICCM&#8203;_SIZE</td><td>unknown</td><td>512</td><td></td></tr><tr><td>ICCM&#8203;_BITS</td><td>unknown</td><td>19</td><td></td></tr><tr><td>ICCM&#8203;_NUM&#8203;_BANKS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_BITS</td><td>unknown</td><td>3</td><td></td></tr><tr><td>ICCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>14</td><td></td></tr><tr><td>ICCM&#8203;_BANK&#8203;_HI</td><td>unknown</td><td>4 + (3/4)</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_HIGH</td><td>unknown</td><td>12</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_LOW</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ICACHE&#8203;_IC&#8203;_DEPTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICACHE&#8203;_TAG&#8203;_DEPTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LSU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DMA&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SB&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>IFU&#8203;_BUS&#8203;_TAG</td><td>unknown</td><td>3</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRVswerv_wrapper.svid1-yf.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_vec</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>nmi&#8203;_int</td><td>in</td><td>logic</td><td></td></tr><tr><td>nmi&#8203;_vec</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>jtag&#8203;_id</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_insn&#8203;_ip</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_address&#8203;_ip</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_valid&#8203;_ip</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_exception&#8203;_ip</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_ecause&#8203;_ip</td><td>out</td><td>[4:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_interrupt&#8203;_ip</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_tval&#8203;_ip</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>-------------------------- LSU AXI signals--------------------------
AXI Write Channels</p></td></tr><tr><td>lsu&#8203;_axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awid</td><td>out</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bid</td><td>in</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>lsu&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arid</td><td>out</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rid</td><td>in</td><td>[4-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>-------------------------- IFU AXI signals--------------------------
AXI Write Channels</p></td></tr><tr><td>ifu&#8203;_axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awid</td><td>out</td><td>[3-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bid</td><td>in</td><td>[3-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>ifu&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arid</td><td>out</td><td>[3-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rid</td><td>in</td><td>[3-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>-------------------------- SB AXI signals--------------------------
AXI Write Channels</p></td></tr><tr><td>sb&#8203;_axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awid</td><td>out</td><td>[1-1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_bid</td><td>in</td><td>[1-1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>sb&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arid</td><td>out</td><td>[1-1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rid</td><td>in</td><td>[1-1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awvalid</td><td>in</td><td>logic</td><td><p>-------------------------- DMA AXI signals--------------------------
AXI Write Channels</p></td></tr><tr><td>dma&#8203;_axi&#8203;_awready</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awid</td><td>in</td><td>[1-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awaddr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awsize</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awprot</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awlen</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awburst</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wready</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wstrb</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bready</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bresp</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bid</td><td>out</td><td>[1-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arvalid</td><td>in</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>dma&#8203;_axi&#8203;_arready</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arid</td><td>in</td><td>[1-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_araddr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arsize</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arprot</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arlen</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arburst</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rready</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rid</td><td>out</td><td>[1-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rresp</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td><p>Clock ratio b/w cpu core clk &amp; AHB master interface</p></td></tr><tr><td>ifu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td><p>Clock ratio b/w cpu core clk &amp; AHB master interface</p></td></tr><tr><td>dbg&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td><p>Clock ratio b/w cpu core clk &amp; AHB master interface</p></td></tr><tr><td>dma&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td><p>Clock ratio b/w cpu core clk &amp; AHB slave interface</p></td></tr><tr><td>timer&#8203;_int</td><td>in</td><td>logic</td><td></td></tr><tr><td>extintsrc&#8203;_req</td><td>in</td><td>[8:1] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt0</td><td>out</td><td>[1:0] logic</td><td><p>toggles when perf counter 0 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt1</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt2</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt3</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>jtag&#8203;_tck</td><td>in</td><td>logic</td><td><p>JTAG clk</p></td></tr><tr><td>jtag&#8203;_tms</td><td>in</td><td>logic</td><td><p>JTAG TMS</p></td></tr><tr><td>jtag&#8203;_tdi</td><td>in</td><td>logic</td><td><p>JTAG tdi</p></td></tr><tr><td>jtag&#8203;_trst&#8203;_n</td><td>in</td><td>logic</td><td><p>JTAG Reset</p></td></tr><tr><td>jtag&#8203;_tdo</td><td>out</td><td>logic</td><td><p>JTAG TDO</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_halt&#8203;_req</td><td>in</td><td>logic</td><td><p>Async halt request</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_run&#8203;_req</td><td>in</td><td>logic</td><td><p>Async run request</p></td></tr><tr><td>mpc&#8203;_reset&#8203;_run&#8203;_req</td><td>in</td><td>logic</td><td><p>Run/halt after reset</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_halt&#8203;_ack</td><td>out</td><td>logic</td><td><p>Halt ack</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_run&#8203;_ack</td><td>out</td><td>logic</td><td><p>Run ack</p></td></tr><tr><td>debug&#8203;_brkpt&#8203;_status</td><td>out</td><td>logic</td><td><p>debug breakpoint</p></td></tr><tr><td>i&#8203;_cpu&#8203;_halt&#8203;_req</td><td>in</td><td>logic</td><td><p>Async halt req to CPU</p></td></tr><tr><td>o&#8203;_cpu&#8203;_halt&#8203;_ack</td><td>out</td><td>logic</td><td><p>core response to halt</p></td></tr><tr><td>o&#8203;_cpu&#8203;_halt&#8203;_status</td><td>out</td><td>logic</td><td><p>1&#x27;b1 indicates core is halted</p></td></tr><tr><td>o&#8203;_debug&#8203;_mode&#8203;_status</td><td>out</td><td>logic</td><td><p>Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request</p></td></tr><tr><td>i&#8203;_cpu&#8203;_run&#8203;_req</td><td>in</td><td>logic</td><td><p>Async restart req to CPU</p></td></tr><tr><td>o&#8203;_cpu&#8203;_run&#8203;_ack</td><td>out</td><td>logic</td><td><p>Core response to run req</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>To enable scan mode</p></td></tr><tr><td>mbist&#8203;_mode</td><td>in</td><td>logic</td><td><p>to enable mbist</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRVswerv_wrapper.svid1-yf.instantiations"><h3>Instantiations</h3><ul><li>swerv : <a href="#platform:resourceSweRVswerv.svid1-2ek">swerv</a></li><ul style="list-style-type:none"><li><p>Instantiate the swerv core</p></li></ul></ul><ul><li>mem : <a href="#platform:resourceSweRVmem.svid1-9w">mem</a></li><ul style="list-style-type:none"><li><p>Instantiate the mem</p></li></ul></ul></div><div id="platform:resourceSweRVswerv_wrapper.svid1-yf.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.swerv_wrapper.svg"></div></div></body></html>