# do mips_single_cycle.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:41:11 on Nov 19,2017
# vlog -work work mips_single_cycle.vo 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 15:41:12 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:41:12 on Nov 19,2017
# vlog -work work RAMTest.vwf.vt 
# -- Compiling module RAM_vlg_vec_tst
# 
# Top level modules:
# 	RAM_vlg_vec_tst
# End time: 15:41:12 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.RAM_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 15:41:12 on Nov 19,2017
# Loading work.RAM_vlg_vec_tst
# Loading work.RAM
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 10026 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Note: $finish    : RAMTest.vwf.vt(53)
#    Time: 1 us  Iteration: 0  Instance: /RAM_vlg_vec_tst
# End time: 15:41:14 on Nov 19,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
