<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\A\Desktop\TANG\gowin\projects\nano_viewer\src\ips\hyperram_memory_interface\hyperram_memory_interface.v<br>
C:\Users\A\Desktop\TANG\gowin\projects\nano_viewer\src\ips\img_rom\img_rom.v<br>
C:\Users\A\Desktop\TANG\gowin\projects\nano_viewer\src\ips\mem_pll\gowin_pllvr\mem_pll.v<br>
C:\Users\A\Desktop\TANG\gowin\projects\nano_viewer\src\ips\vga_pll\gowin_pllvr\vga_pll.v<br>
C:\Users\A\Desktop\TANG\gowin\projects\nano_viewer\src\rtl\nano_viewer.v<br>
C:\Users\A\Desktop\TANG\gowin\projects\nano_viewer\src\rtl\psram_control.v<br>
C:\Users\A\Desktop\TANG\gowin\projects\nano_viewer\src\rtl\state_transfer.v<br>
C:\Users\A\Desktop\TANG\gowin\projects\nano_viewer\src\rtl\uart_rxd.v<br>
C:\Users\A\Desktop\TANG\gowin\projects\nano_viewer\src\rtl\vga_display.v<br>
C:\Users\A\Desktop\TANG\gowin\projects\nano_viewer\src\rtl\vga_driver.v<br>
C:\Users\A\Desktop\TANG\gowin\projects\nano_viewer\src\ips\font_rom\gowin_prom\font_rom.v<br>
C:\Users\A\Desktop\TANG\gowin\projects\nano_viewer\src\rtl\dht11_driver.v<br>
C:\Users\A\Desktop\TANG\gowin\projects\nano_viewer\src\ips\doge_rom\gowin_prom\doge_rom.v<br>
C:\Users\A\Desktop\TANG\gowin\projects\nano_viewer\src\ips\snake_rom\gowin_prom\snake_rom.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Version</td>
<td>GowinSynthesis V1.9.7.02Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri May 14 20:51:17 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>nano_viewer</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.875s, Elapsed time = 0h 0m 0.926s, Peak memory usage = 196.395MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.437s, Elapsed time = 0h 0m 0.411s, Peak memory usage = 196.395MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.118s, Peak memory usage = 196.395MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.235s, Peak memory usage = 196.395MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.066s, Peak memory usage = 196.395MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.052s, Peak memory usage = 196.395MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 196.395MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.019s, Peak memory usage = 196.395MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.338s, Peak memory usage = 196.395MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.065s, Peak memory usage = 196.395MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.054s, Peak memory usage = 196.395MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 10s, Elapsed time = 0h 0m 10s, Peak memory usage = 196.395MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.22s, Peak memory usage = 196.395MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.068s, Peak memory usage = 196.395MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 12s, Elapsed time = 0h 0m 12s, Peak memory usage = 196.395MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/O Port </b></td>
<td>23</td>
</tr>
<tr>
<td class="label"><b>Emedded Port </b></td>
<td>13</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>35</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1263</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>618</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>58</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>171</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>229</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>154</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1811</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>299</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>715</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>797</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>409</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>409</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>30</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES4</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER4</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT18X18</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLL</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDHCEN</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLLVR</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label">Logic</td>
<td>2243(1834 LUTs, 409 ALUs) / 4608</td>
<td>49%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1263 / 3612</td>
<td>35%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 3612</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1263 / 3612</td>
<td>35%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>10 / 10</td>
<td>100%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.0</td>
<td>0.000</td>
<td>6.173</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>u_mem_pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.0</td>
<td>0.000</td>
<td>6.173</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>24.691</td>
<td>40.5</td>
<td>0.000</td>
<td>12.346</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_mem_pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>15.432</td>
<td>64.8</td>
<td>0.000</td>
<td>7.716</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>u_vga_pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>15.432</td>
<td>64.8</td>
<td>0.000</td>
<td>7.716</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_vga_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>987.654</td>
<td>1.0</td>
<td>0.000</td>
<td>493.827</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_vga_pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>46.296</td>
<td>21.6</td>
<td>0.000</td>
<td>23.148</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>24.691</td>
<td>40.5</td>
<td>0.000</td>
<td>12.346</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>27.0(MHz)</td>
<td>136.8(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>40.5(MHz)</td>
<td>135.6(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>64.8(MHz)</td>
<td>40.8(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_vga_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>1.0(MHz)</td>
<td>94.2(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>40.5(MHz)</td>
<td>87.0(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga_driver/cnt_h_4_s0/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>u_vga_driver/cnt_h_4_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n5920_s10/I1</td>
</tr>
<tr>
<td>4.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_vga_display/n5920_s10/F</td>
</tr>
<tr>
<td>4.638</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_driver/pixel_ypos_3_s6/I1</td>
</tr>
<tr>
<td>5.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_vga_driver/pixel_ypos_3_s6/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n1275_s7/I1</td>
</tr>
<tr>
<td>7.316</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_vga_display/n1275_s7/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n5852_s5/I3</td>
</tr>
<tr>
<td>8.422</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_vga_display/n5852_s5/F</td>
</tr>
<tr>
<td>8.902</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n198_s5/I1</td>
</tr>
<tr>
<td>10.001</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_vga_display/n198_s5/F</td>
</tr>
<tr>
<td>10.481</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>u_vga_display/mult_126_s3/B[9]</td>
</tr>
<tr>
<td>10.987</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/mult_126_s3/DOUT[0]</td>
</tr>
<tr>
<td>11.467</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n1628_s/I1</td>
</tr>
<tr>
<td>12.512</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n1628_s/COUT</td>
</tr>
<tr>
<td>12.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n1627_s/CIN</td>
</tr>
<tr>
<td>12.569</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n1627_s/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n1626_s/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n1626_s/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n1625_s/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n1625_s/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n1624_s/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n1624_s/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n1623_s/CIN</td>
</tr>
<tr>
<td>13.303</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_vga_display/n1623_s/SUM</td>
</tr>
<tr>
<td>13.783</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s34/I1</td>
</tr>
<tr>
<td>14.882</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s34/F</td>
</tr>
<tr>
<td>15.362</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s28/I0</td>
</tr>
<tr>
<td>16.394</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_vga_display/n3924_s28/F</td>
</tr>
<tr>
<td>16.874</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s22/I0</td>
</tr>
<tr>
<td>17.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_vga_display/n3924_s22/F</td>
</tr>
<tr>
<td>18.386</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s14/I1</td>
</tr>
<tr>
<td>19.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_vga_display/n3924_s14/F</td>
</tr>
<tr>
<td>19.965</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3926_s13/I1</td>
</tr>
<tr>
<td>21.064</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3926_s13/F</td>
</tr>
<tr>
<td>21.544</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3926_s6/I0</td>
</tr>
<tr>
<td>22.576</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3926_s6/F</td>
</tr>
<tr>
<td>23.056</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3926_s3/I1</td>
</tr>
<tr>
<td>24.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3926_s3/F</td>
</tr>
<tr>
<td>24.635</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3926_s1/I1</td>
</tr>
<tr>
<td>25.734</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3926_s1/F</td>
</tr>
<tr>
<td>26.214</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/font_addr_13_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.190</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.553</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga_display/font_addr_13_s0/CLK</td>
</tr>
<tr>
<td>17.153</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_vga_display/font_addr_13_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.955, 66.221%; route: 7.680, 31.876%; tC2Q: 0.458, 1.902% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000% </td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga_driver/cnt_h_4_s0/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>u_vga_driver/cnt_h_4_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n5920_s10/I1</td>
</tr>
<tr>
<td>4.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_vga_display/n5920_s10/F</td>
</tr>
<tr>
<td>4.638</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_driver/pixel_ypos_3_s6/I1</td>
</tr>
<tr>
<td>5.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_vga_driver/pixel_ypos_3_s6/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_driver/pixel_ypos_3_s4/I1</td>
</tr>
<tr>
<td>7.316</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>u_vga_driver/pixel_ypos_3_s4/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n453_s/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>u_vga_display/n453_s/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n452_s/I1</td>
</tr>
<tr>
<td>10.420</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n452_s/COUT</td>
</tr>
<tr>
<td>10.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n451_s0/CIN</td>
</tr>
<tr>
<td>10.983</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_vga_display/n451_s0/SUM</td>
</tr>
<tr>
<td>11.463</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n2713_s/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n2713_s/COUT</td>
</tr>
<tr>
<td>12.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n2712_s/CIN</td>
</tr>
<tr>
<td>13.071</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n2712_s/SUM</td>
</tr>
<tr>
<td>13.551</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s38/I1</td>
</tr>
<tr>
<td>14.650</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s38/F</td>
</tr>
<tr>
<td>15.130</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s35/I0</td>
</tr>
<tr>
<td>16.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_vga_display/n3924_s35/F</td>
</tr>
<tr>
<td>16.642</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s29/I2</td>
</tr>
<tr>
<td>17.464</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n3924_s29/F</td>
</tr>
<tr>
<td>17.944</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s24/I1</td>
</tr>
<tr>
<td>19.043</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n3924_s24/F</td>
</tr>
<tr>
<td>19.523</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s15/I2</td>
</tr>
<tr>
<td>20.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s15/F</td>
</tr>
<tr>
<td>20.825</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s8/I0</td>
</tr>
<tr>
<td>21.857</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s8/F</td>
</tr>
<tr>
<td>22.337</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s3/I1</td>
</tr>
<tr>
<td>23.436</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s3/F</td>
</tr>
<tr>
<td>23.916</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s1/I1</td>
</tr>
<tr>
<td>25.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s1/F</td>
</tr>
<tr>
<td>25.495</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/font_addr_15_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.190</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.553</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga_display/font_addr_15_s0/CLK</td>
</tr>
<tr>
<td>17.153</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_vga_display/font_addr_15_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.716, 67.236%; route: 7.200, 30.803%; tC2Q: 0.458, 1.961% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000% </td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga_driver/cnt_h_4_s0/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>u_vga_driver/cnt_h_4_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n5920_s10/I1</td>
</tr>
<tr>
<td>4.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_vga_display/n5920_s10/F</td>
</tr>
<tr>
<td>4.638</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_driver/pixel_ypos_3_s6/I1</td>
</tr>
<tr>
<td>5.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_vga_driver/pixel_ypos_3_s6/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_driver/pixel_ypos_3_s4/I1</td>
</tr>
<tr>
<td>7.316</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>u_vga_driver/pixel_ypos_3_s4/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n453_s/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>u_vga_display/n453_s/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n452_s/I1</td>
</tr>
<tr>
<td>10.420</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n452_s/COUT</td>
</tr>
<tr>
<td>10.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n451_s0/CIN</td>
</tr>
<tr>
<td>10.983</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_vga_display/n451_s0/SUM</td>
</tr>
<tr>
<td>11.463</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n2713_s/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n2713_s/COUT</td>
</tr>
<tr>
<td>12.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n2712_s/CIN</td>
</tr>
<tr>
<td>13.071</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n2712_s/SUM</td>
</tr>
<tr>
<td>13.551</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s38/I1</td>
</tr>
<tr>
<td>14.650</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s38/F</td>
</tr>
<tr>
<td>15.130</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s35/I0</td>
</tr>
<tr>
<td>16.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_vga_display/n3924_s35/F</td>
</tr>
<tr>
<td>16.642</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s29/I2</td>
</tr>
<tr>
<td>17.464</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n3924_s29/F</td>
</tr>
<tr>
<td>17.944</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3928_s19/I0</td>
</tr>
<tr>
<td>18.976</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n3928_s19/F</td>
</tr>
<tr>
<td>19.456</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3928_s14/I0</td>
</tr>
<tr>
<td>20.488</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3928_s14/F</td>
</tr>
<tr>
<td>20.968</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3928_s9/I0</td>
</tr>
<tr>
<td>22.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3928_s9/F</td>
</tr>
<tr>
<td>22.480</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3928_s3/I1</td>
</tr>
<tr>
<td>23.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3928_s3/F</td>
</tr>
<tr>
<td>24.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3928_s1/I2</td>
</tr>
<tr>
<td>24.881</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3928_s1/F</td>
</tr>
<tr>
<td>25.361</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/font_addr_11_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.190</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.553</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga_display/font_addr_11_s0/CLK</td>
</tr>
<tr>
<td>17.153</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_vga_display/font_addr_11_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.582, 67.047%; route: 7.200, 30.981%; tC2Q: 0.458, 1.972% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000% </td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga_driver/cnt_h_4_s0/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>u_vga_driver/cnt_h_4_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n5920_s10/I1</td>
</tr>
<tr>
<td>4.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_vga_display/n5920_s10/F</td>
</tr>
<tr>
<td>4.638</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_driver/pixel_ypos_3_s6/I1</td>
</tr>
<tr>
<td>5.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_vga_driver/pixel_ypos_3_s6/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_driver/pixel_ypos_3_s4/I1</td>
</tr>
<tr>
<td>7.316</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>u_vga_driver/pixel_ypos_3_s4/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n453_s/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>u_vga_display/n453_s/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n452_s/I1</td>
</tr>
<tr>
<td>10.420</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n452_s/COUT</td>
</tr>
<tr>
<td>10.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n451_s0/CIN</td>
</tr>
<tr>
<td>10.983</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_vga_display/n451_s0/SUM</td>
</tr>
<tr>
<td>11.463</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n2713_s/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n2713_s/COUT</td>
</tr>
<tr>
<td>12.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n2712_s/CIN</td>
</tr>
<tr>
<td>13.071</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n2712_s/SUM</td>
</tr>
<tr>
<td>13.551</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s38/I1</td>
</tr>
<tr>
<td>14.650</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s38/F</td>
</tr>
<tr>
<td>15.130</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s35/I0</td>
</tr>
<tr>
<td>16.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_vga_display/n3924_s35/F</td>
</tr>
<tr>
<td>16.642</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s29/I2</td>
</tr>
<tr>
<td>17.464</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n3924_s29/F</td>
</tr>
<tr>
<td>17.944</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3928_s19/I0</td>
</tr>
<tr>
<td>18.976</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n3928_s19/F</td>
</tr>
<tr>
<td>19.456</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3929_s10/I2</td>
</tr>
<tr>
<td>20.278</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3929_s10/F</td>
</tr>
<tr>
<td>20.758</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3929_s6/I0</td>
</tr>
<tr>
<td>21.790</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3929_s6/F</td>
</tr>
<tr>
<td>22.270</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3929_s3/I0</td>
</tr>
<tr>
<td>23.302</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3929_s3/F</td>
</tr>
<tr>
<td>23.782</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3929_s1/I1</td>
</tr>
<tr>
<td>24.881</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3929_s1/F</td>
</tr>
<tr>
<td>25.361</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/font_addr_10_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.190</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.553</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga_display/font_addr_10_s0/CLK</td>
</tr>
<tr>
<td>17.153</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_vga_display/font_addr_10_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.582, 67.047%; route: 7.200, 30.981%; tC2Q: 0.458, 1.972% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000% </td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga_driver/cnt_h_4_s0/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>u_vga_driver/cnt_h_4_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n5920_s10/I1</td>
</tr>
<tr>
<td>4.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_vga_display/n5920_s10/F</td>
</tr>
<tr>
<td>4.638</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_driver/pixel_ypos_3_s6/I1</td>
</tr>
<tr>
<td>5.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_vga_driver/pixel_ypos_3_s6/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n1275_s7/I1</td>
</tr>
<tr>
<td>7.316</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_vga_display/n1275_s7/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n5852_s5/I3</td>
</tr>
<tr>
<td>8.422</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_vga_display/n5852_s5/F</td>
</tr>
<tr>
<td>8.902</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n198_s5/I1</td>
</tr>
<tr>
<td>10.001</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_vga_display/n198_s5/F</td>
</tr>
<tr>
<td>10.481</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>u_vga_display/mult_126_s3/B[9]</td>
</tr>
<tr>
<td>10.987</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/mult_126_s3/DOUT[0]</td>
</tr>
<tr>
<td>11.467</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n1628_s/I1</td>
</tr>
<tr>
<td>12.512</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n1628_s/COUT</td>
</tr>
<tr>
<td>12.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n1627_s/CIN</td>
</tr>
<tr>
<td>12.569</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n1627_s/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n1626_s/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n1626_s/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n1625_s/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n1625_s/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n1624_s/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n1624_s/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_vga_display/n1623_s/CIN</td>
</tr>
<tr>
<td>13.303</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_vga_display/n1623_s/SUM</td>
</tr>
<tr>
<td>13.783</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s34/I1</td>
</tr>
<tr>
<td>14.882</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s34/F</td>
</tr>
<tr>
<td>15.362</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3924_s28/I0</td>
</tr>
<tr>
<td>16.394</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_vga_display/n3924_s28/F</td>
</tr>
<tr>
<td>16.874</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3931_s23/I1</td>
</tr>
<tr>
<td>17.973</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3931_s23/F</td>
</tr>
<tr>
<td>18.453</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3931_s19/I0</td>
</tr>
<tr>
<td>19.485</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3931_s19/F</td>
</tr>
<tr>
<td>19.965</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3931_s10/I3</td>
</tr>
<tr>
<td>20.591</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3931_s10/F</td>
</tr>
<tr>
<td>21.071</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3931_s4/I3</td>
</tr>
<tr>
<td>21.697</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3931_s4/F</td>
</tr>
<tr>
<td>22.177</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3931_s3/I0</td>
</tr>
<tr>
<td>23.209</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3931_s3/F</td>
</tr>
<tr>
<td>23.689</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3931_s1/I1</td>
</tr>
<tr>
<td>24.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/n3931_s1/F</td>
</tr>
<tr>
<td>25.268</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_vga_display/font_addr_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.190</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.553</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_vga_display/font_addr_8_s0/CLK</td>
</tr>
<tr>
<td>17.153</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_vga_display/font_addr_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.009, 64.841%; route: 7.680, 33.179%; tC2Q: 0.458, 1.980% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000% </td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
