[
  {
    "function_name": "pci_mapreg_map",
    "container": null,
    "file": "/home/michele/Desktop/ricerca/output_repos_c_ICV/CVE-2023-40216/repo/sys/dev/pci/pci_map.c",
    "lines": "230-275",
    "snippet": "int\npci_mapreg_map(pa, reg, type, busflags, tagp, handlep, basep, sizep)\n\tstruct pci_attach_args *pa;\n\tint reg, busflags;\n\tpcireg_t type;\n\tbus_space_tag_t *tagp;\n\tbus_space_handle_t *handlep;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n{\n\tbus_space_tag_t tag;\n\tbus_space_handle_t handle;\n\tbus_addr_t base;\n\tbus_size_t size;\n\tint flags;\n\n\tif (PCI_MAPREG_TYPE(type) == PCI_MAPREG_TYPE_IO) {\n\t\tif ((pa->pa_flags & PCI_FLAGS_IO_ENABLED) == 0)\n\t\t\treturn (1);\n\t\tif (nbsd_pci_io_find(pa->pa_pc, pa->pa_tag, reg, type, &base,\n\t\t\t\t     &size, &flags))\n\t\t\treturn (1);\n\t\ttag = pa->pa_iot;\n\t} else {\n\t\tif ((pa->pa_flags & PCI_FLAGS_MEM_ENABLED) == 0)\n\t\t\treturn (1);\n\t\tif (nbsd_pci_mem_find(pa->pa_pc, pa->pa_tag, reg, type, &base,\n\t\t\t\t      &size, &flags))\n\t\t\treturn (1);\n\t\ttag = pa->pa_memt;\n\t}\n\n\tif (bus_space_map(tag, base, size, busflags | flags, &handle))\n\t\treturn (1);\n\n\tif (tagp != 0)\n\t\t*tagp = tag;\n\tif (handlep != 0)\n\t\t*handlep = handle;\n\tif (basep != 0)\n\t\t*basep = base;\n\tif (sizep != 0)\n\t\t*sizep = size;\n\n\treturn (0);\n}",
    "includes": [
      "#include <dev/pci/pcivar.h>",
      "#include <dev/pci/pcireg.h>",
      "#include <sys/device.h>",
      "#include <sys/systm.h>",
      "#include <sys/param.h>"
    ],
    "macros_used": [],
    "globals_used": [
      "static int nbsd_pci_io_find",
      "static int nbsd_pci_mem_find"
    ],
    "called_functions": [
      {
        "call_info": {
          "callee": "bus_space_map",
          "args": [
            "tag",
            "base",
            "size",
            "busflags | flags",
            "&handle"
          ],
          "line": 262
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "nbsd_pci_mem_find",
          "args": [
            "pa->pa_pc",
            "pa->pa_tag",
            "reg",
            "type",
            "&base",
            "&size",
            "&flags"
          ],
          "line": 256
        },
        "resolved": true,
        "details": {
          "function_name": "nbsd_pci_mem_find",
          "container": null,
          "file": "/home/michele/Desktop/ricerca/output_repos_c_ICV/CVE-2023-40216/repo/sys/dev/pci/pci_map.c",
          "lines": "110-184",
          "snippet": "static int\nnbsd_pci_mem_find(pc, tag, reg, type, basep, sizep, flagsp)\n\tpci_chipset_tag_t pc;\n\tpcitag_t tag;\n\tint reg;\n\tpcireg_t type;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n\tint *flagsp;\n{\n\tpcireg_t address, mask;\n\tint s;\n\n\tif (reg < PCI_MAPREG_START || reg >= PCI_MAPREG_END || (reg & 3))\n\t\tpanic(\"pci_find_mem: bad request\");\n\n\t/*\n\t * Section 6.2.5.1, `Address Maps', tells us that:\n\t *\n\t * 1) The builtin software should have already mapped the device in a\n\t * reasonable way.\n\t *\n\t * 2) A device which wants 2^n bytes of memory will hardwire the bottom\n\t * n bits of the address to 0.  As recommended, we write all 1s and see\n\t * what we get back.\n\t */\n\ts = splhigh();\n\taddress = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, 0xffffffff);\n\tmask = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, address);\n\tsplx(s);\n\n\tif (PCI_MAPREG_TYPE(address) != PCI_MAPREG_TYPE_MEM) {\n\t\tprintf(\"pci_mem_find: expected type mem, found i/o\\n\");\n\t\treturn (1);\n\t}\n\tif (type != -1 && \n\t    PCI_MAPREG_MEM_TYPE(address) != PCI_MAPREG_MEM_TYPE(type)) {\n\t\tprintf(\"pci_mem_find: expected mem type %08x, found %08x\\n\",\n\t\t    PCI_MAPREG_MEM_TYPE(type),\n\t\t    PCI_MAPREG_MEM_TYPE(address));\n\t\treturn (1);\n\t}\n\n\tif (PCI_MAPREG_MEM_SIZE(mask) == 0) {\n\t\tprintf(\"pci_mem_find: void region\\n\");\n\t\treturn (1);\n\t}\n\n\tswitch (PCI_MAPREG_MEM_TYPE(address)) {\n\tcase PCI_MAPREG_MEM_TYPE_32BIT:\n\tcase PCI_MAPREG_MEM_TYPE_32BIT_1M:\n\t\tbreak;\n\tcase PCI_MAPREG_MEM_TYPE_64BIT:\n\t\tprintf(\"pci_mem_find: 64-bit memory mapping register\\n\");\n\t\treturn (1);\n\tdefault:\n\t\tprintf(\"pci_mem_find: reserved mapping register type\\n\");\n\t\treturn (1);\n\t}\n\n\tif (basep != 0)\n\t\t*basep = PCI_MAPREG_MEM_ADDR(address);\n\tif (sizep != 0)\n\t\t*sizep = PCI_MAPREG_MEM_SIZE(mask);\n\tif (flagsp != 0)\n\t\t*flagsp = PCI_MAPREG_MEM_CACHEABLE(address)\n#ifndef __OpenBSD__\n\t\t    ? BUS_SPACE_MAP_CACHEABLE : 0\n#endif\n\t\t  ;\n\n\treturn (0);\n}",
          "includes": [
            "#include <dev/pci/pcivar.h>",
            "#include <dev/pci/pcireg.h>",
            "#include <sys/device.h>",
            "#include <sys/systm.h>",
            "#include <sys/param.h>"
          ],
          "macros_used": [],
          "globals_used": [
            "static int nbsd_pci_mem_find"
          ],
          "called_functions": [],
          "contextual_snippet": "#include <dev/pci/pcivar.h>\n#include <dev/pci/pcireg.h>\n#include <sys/device.h>\n#include <sys/systm.h>\n#include <sys/param.h>\n\nstatic int nbsd_pci_mem_find;\n\nstatic int\nnbsd_pci_mem_find(pc, tag, reg, type, basep, sizep, flagsp)\n\tpci_chipset_tag_t pc;\n\tpcitag_t tag;\n\tint reg;\n\tpcireg_t type;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n\tint *flagsp;\n{\n\tpcireg_t address, mask;\n\tint s;\n\n\tif (reg < PCI_MAPREG_START || reg >= PCI_MAPREG_END || (reg & 3))\n\t\tpanic(\"pci_find_mem: bad request\");\n\n\t/*\n\t * Section 6.2.5.1, `Address Maps', tells us that:\n\t *\n\t * 1) The builtin software should have already mapped the device in a\n\t * reasonable way.\n\t *\n\t * 2) A device which wants 2^n bytes of memory will hardwire the bottom\n\t * n bits of the address to 0.  As recommended, we write all 1s and see\n\t * what we get back.\n\t */\n\ts = splhigh();\n\taddress = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, 0xffffffff);\n\tmask = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, address);\n\tsplx(s);\n\n\tif (PCI_MAPREG_TYPE(address) != PCI_MAPREG_TYPE_MEM) {\n\t\tprintf(\"pci_mem_find: expected type mem, found i/o\\n\");\n\t\treturn (1);\n\t}\n\tif (type != -1 && \n\t    PCI_MAPREG_MEM_TYPE(address) != PCI_MAPREG_MEM_TYPE(type)) {\n\t\tprintf(\"pci_mem_find: expected mem type %08x, found %08x\\n\",\n\t\t    PCI_MAPREG_MEM_TYPE(type),\n\t\t    PCI_MAPREG_MEM_TYPE(address));\n\t\treturn (1);\n\t}\n\n\tif (PCI_MAPREG_MEM_SIZE(mask) == 0) {\n\t\tprintf(\"pci_mem_find: void region\\n\");\n\t\treturn (1);\n\t}\n\n\tswitch (PCI_MAPREG_MEM_TYPE(address)) {\n\tcase PCI_MAPREG_MEM_TYPE_32BIT:\n\tcase PCI_MAPREG_MEM_TYPE_32BIT_1M:\n\t\tbreak;\n\tcase PCI_MAPREG_MEM_TYPE_64BIT:\n\t\tprintf(\"pci_mem_find: 64-bit memory mapping register\\n\");\n\t\treturn (1);\n\tdefault:\n\t\tprintf(\"pci_mem_find: reserved mapping register type\\n\");\n\t\treturn (1);\n\t}\n\n\tif (basep != 0)\n\t\t*basep = PCI_MAPREG_MEM_ADDR(address);\n\tif (sizep != 0)\n\t\t*sizep = PCI_MAPREG_MEM_SIZE(mask);\n\tif (flagsp != 0)\n\t\t*flagsp = PCI_MAPREG_MEM_CACHEABLE(address)\n#ifndef __OpenBSD__\n\t\t    ? BUS_SPACE_MAP_CACHEABLE : 0\n#endif\n\t\t  ;\n\n\treturn (0);\n}"
        }
      },
      {
        "call_info": {
          "callee": "nbsd_pci_io_find",
          "args": [
            "pa->pa_pc",
            "pa->pa_tag",
            "reg",
            "type",
            "&base",
            "&size",
            "&flags"
          ],
          "line": 249
        },
        "resolved": true,
        "details": {
          "function_name": "nbsd_pci_io_find",
          "container": null,
          "file": "/home/michele/Desktop/ricerca/output_repos_c_ICV/CVE-2023-40216/repo/sys/dev/pci/pci_map.c",
          "lines": "57-108",
          "snippet": "static int\nnbsd_pci_io_find(pc, tag, reg, type, basep, sizep, flagsp)\n\tpci_chipset_tag_t pc;\n\tpcitag_t tag;\n\tint reg;\n\tpcireg_t type;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n\tint *flagsp;\n{\n\tpcireg_t address, mask;\n\tint s;\n\n\tif (reg < PCI_MAPREG_START || reg >= PCI_MAPREG_END || (reg & 3))\n\t\tpanic(\"pci_io_find: bad request\");\n\n\t/*\n\t * Section 6.2.5.1, `Address Maps', tells us that:\n\t *\n\t * 1) The builtin software should have already mapped the device in a\n\t * reasonable way.\n\t *\n\t * 2) A device which wants 2^n bytes of memory will hardwire the bottom\n\t * n bits of the address to 0.  As recommended, we write all 1s and see\n\t * what we get back.\n\t */\n\ts = splhigh();\n\taddress = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, 0xffffffff);\n\tmask = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, address);\n\tsplx(s);\n\n\tif (PCI_MAPREG_TYPE(address) != PCI_MAPREG_TYPE_IO) {\n\t\tprintf(\"pci_io_find: expected type i/o, found mem\\n\");\n\t\treturn (1);\n\t}\n\n\tif (PCI_MAPREG_IO_SIZE(mask) == 0) {\n\t\tprintf(\"pci_io_find: void region\\n\");\n\t\treturn (1);\n\t}\n\n\tif (basep != 0)\n\t\t*basep = PCI_MAPREG_IO_ADDR(address);\n\tif (sizep != 0)\n\t\t*sizep = PCI_MAPREG_IO_SIZE(mask);\n\tif (flagsp != 0)\n\t\t*flagsp = 0;\n\n\treturn (0);\n}",
          "includes": [
            "#include <dev/pci/pcivar.h>",
            "#include <dev/pci/pcireg.h>",
            "#include <sys/device.h>",
            "#include <sys/systm.h>",
            "#include <sys/param.h>"
          ],
          "macros_used": [],
          "globals_used": [
            "static int nbsd_pci_io_find"
          ],
          "called_functions": [],
          "contextual_snippet": "#include <dev/pci/pcivar.h>\n#include <dev/pci/pcireg.h>\n#include <sys/device.h>\n#include <sys/systm.h>\n#include <sys/param.h>\n\nstatic int nbsd_pci_io_find;\n\nstatic int\nnbsd_pci_io_find(pc, tag, reg, type, basep, sizep, flagsp)\n\tpci_chipset_tag_t pc;\n\tpcitag_t tag;\n\tint reg;\n\tpcireg_t type;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n\tint *flagsp;\n{\n\tpcireg_t address, mask;\n\tint s;\n\n\tif (reg < PCI_MAPREG_START || reg >= PCI_MAPREG_END || (reg & 3))\n\t\tpanic(\"pci_io_find: bad request\");\n\n\t/*\n\t * Section 6.2.5.1, `Address Maps', tells us that:\n\t *\n\t * 1) The builtin software should have already mapped the device in a\n\t * reasonable way.\n\t *\n\t * 2) A device which wants 2^n bytes of memory will hardwire the bottom\n\t * n bits of the address to 0.  As recommended, we write all 1s and see\n\t * what we get back.\n\t */\n\ts = splhigh();\n\taddress = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, 0xffffffff);\n\tmask = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, address);\n\tsplx(s);\n\n\tif (PCI_MAPREG_TYPE(address) != PCI_MAPREG_TYPE_IO) {\n\t\tprintf(\"pci_io_find: expected type i/o, found mem\\n\");\n\t\treturn (1);\n\t}\n\n\tif (PCI_MAPREG_IO_SIZE(mask) == 0) {\n\t\tprintf(\"pci_io_find: void region\\n\");\n\t\treturn (1);\n\t}\n\n\tif (basep != 0)\n\t\t*basep = PCI_MAPREG_IO_ADDR(address);\n\tif (sizep != 0)\n\t\t*sizep = PCI_MAPREG_IO_SIZE(mask);\n\tif (flagsp != 0)\n\t\t*flagsp = 0;\n\n\treturn (0);\n}"
        }
      },
      {
        "call_info": {
          "callee": "PCI_MAPREG_TYPE",
          "args": [
            "type"
          ],
          "line": 246
        },
        "resolved": false,
        "reason": "library_or_external"
      }
    ],
    "contextual_snippet": "#include <dev/pci/pcivar.h>\n#include <dev/pci/pcireg.h>\n#include <sys/device.h>\n#include <sys/systm.h>\n#include <sys/param.h>\n\nstatic int nbsd_pci_io_find;\nstatic int nbsd_pci_mem_find;\n\nint\npci_mapreg_map(pa, reg, type, busflags, tagp, handlep, basep, sizep)\n\tstruct pci_attach_args *pa;\n\tint reg, busflags;\n\tpcireg_t type;\n\tbus_space_tag_t *tagp;\n\tbus_space_handle_t *handlep;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n{\n\tbus_space_tag_t tag;\n\tbus_space_handle_t handle;\n\tbus_addr_t base;\n\tbus_size_t size;\n\tint flags;\n\n\tif (PCI_MAPREG_TYPE(type) == PCI_MAPREG_TYPE_IO) {\n\t\tif ((pa->pa_flags & PCI_FLAGS_IO_ENABLED) == 0)\n\t\t\treturn (1);\n\t\tif (nbsd_pci_io_find(pa->pa_pc, pa->pa_tag, reg, type, &base,\n\t\t\t\t     &size, &flags))\n\t\t\treturn (1);\n\t\ttag = pa->pa_iot;\n\t} else {\n\t\tif ((pa->pa_flags & PCI_FLAGS_MEM_ENABLED) == 0)\n\t\t\treturn (1);\n\t\tif (nbsd_pci_mem_find(pa->pa_pc, pa->pa_tag, reg, type, &base,\n\t\t\t\t      &size, &flags))\n\t\t\treturn (1);\n\t\ttag = pa->pa_memt;\n\t}\n\n\tif (bus_space_map(tag, base, size, busflags | flags, &handle))\n\t\treturn (1);\n\n\tif (tagp != 0)\n\t\t*tagp = tag;\n\tif (handlep != 0)\n\t\t*handlep = handle;\n\tif (basep != 0)\n\t\t*basep = base;\n\tif (sizep != 0)\n\t\t*sizep = size;\n\n\treturn (0);\n}"
  },
  {
    "function_name": "pci_mapreg_info",
    "container": null,
    "file": "/home/michele/Desktop/ricerca/output_repos_c_ICV/CVE-2023-40216/repo/sys/dev/pci/pci_map.c",
    "lines": "211-228",
    "snippet": "int\npci_mapreg_info(pc, tag, reg, type, basep, sizep, flagsp)\n\tpci_chipset_tag_t pc;\n\tpcitag_t tag;\n\tint reg;\n\tpcireg_t type;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n\tint *flagsp;\n{\n\n\tif (PCI_MAPREG_TYPE(type) == PCI_MAPREG_TYPE_IO)\n\t\treturn (nbsd_pci_io_find(pc, tag, reg, type, basep, sizep,\n\t\t    flagsp));\n\telse\n\t\treturn (nbsd_pci_mem_find(pc, tag, reg, type, basep, sizep,\n\t\t    flagsp));\n}",
    "includes": [
      "#include <dev/pci/pcivar.h>",
      "#include <dev/pci/pcireg.h>",
      "#include <sys/device.h>",
      "#include <sys/systm.h>",
      "#include <sys/param.h>"
    ],
    "macros_used": [],
    "globals_used": [
      "static int nbsd_pci_io_find",
      "static int nbsd_pci_mem_find"
    ],
    "called_functions": [
      {
        "call_info": {
          "callee": "nbsd_pci_mem_find",
          "args": [
            "pc",
            "tag",
            "reg",
            "type",
            "basep",
            "sizep",
            "flagsp"
          ],
          "line": 226
        },
        "resolved": true,
        "details": {
          "function_name": "nbsd_pci_mem_find",
          "container": null,
          "file": "/home/michele/Desktop/ricerca/output_repos_c_ICV/CVE-2023-40216/repo/sys/dev/pci/pci_map.c",
          "lines": "110-184",
          "snippet": "static int\nnbsd_pci_mem_find(pc, tag, reg, type, basep, sizep, flagsp)\n\tpci_chipset_tag_t pc;\n\tpcitag_t tag;\n\tint reg;\n\tpcireg_t type;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n\tint *flagsp;\n{\n\tpcireg_t address, mask;\n\tint s;\n\n\tif (reg < PCI_MAPREG_START || reg >= PCI_MAPREG_END || (reg & 3))\n\t\tpanic(\"pci_find_mem: bad request\");\n\n\t/*\n\t * Section 6.2.5.1, `Address Maps', tells us that:\n\t *\n\t * 1) The builtin software should have already mapped the device in a\n\t * reasonable way.\n\t *\n\t * 2) A device which wants 2^n bytes of memory will hardwire the bottom\n\t * n bits of the address to 0.  As recommended, we write all 1s and see\n\t * what we get back.\n\t */\n\ts = splhigh();\n\taddress = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, 0xffffffff);\n\tmask = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, address);\n\tsplx(s);\n\n\tif (PCI_MAPREG_TYPE(address) != PCI_MAPREG_TYPE_MEM) {\n\t\tprintf(\"pci_mem_find: expected type mem, found i/o\\n\");\n\t\treturn (1);\n\t}\n\tif (type != -1 && \n\t    PCI_MAPREG_MEM_TYPE(address) != PCI_MAPREG_MEM_TYPE(type)) {\n\t\tprintf(\"pci_mem_find: expected mem type %08x, found %08x\\n\",\n\t\t    PCI_MAPREG_MEM_TYPE(type),\n\t\t    PCI_MAPREG_MEM_TYPE(address));\n\t\treturn (1);\n\t}\n\n\tif (PCI_MAPREG_MEM_SIZE(mask) == 0) {\n\t\tprintf(\"pci_mem_find: void region\\n\");\n\t\treturn (1);\n\t}\n\n\tswitch (PCI_MAPREG_MEM_TYPE(address)) {\n\tcase PCI_MAPREG_MEM_TYPE_32BIT:\n\tcase PCI_MAPREG_MEM_TYPE_32BIT_1M:\n\t\tbreak;\n\tcase PCI_MAPREG_MEM_TYPE_64BIT:\n\t\tprintf(\"pci_mem_find: 64-bit memory mapping register\\n\");\n\t\treturn (1);\n\tdefault:\n\t\tprintf(\"pci_mem_find: reserved mapping register type\\n\");\n\t\treturn (1);\n\t}\n\n\tif (basep != 0)\n\t\t*basep = PCI_MAPREG_MEM_ADDR(address);\n\tif (sizep != 0)\n\t\t*sizep = PCI_MAPREG_MEM_SIZE(mask);\n\tif (flagsp != 0)\n\t\t*flagsp = PCI_MAPREG_MEM_CACHEABLE(address)\n#ifndef __OpenBSD__\n\t\t    ? BUS_SPACE_MAP_CACHEABLE : 0\n#endif\n\t\t  ;\n\n\treturn (0);\n}",
          "includes": [
            "#include <dev/pci/pcivar.h>",
            "#include <dev/pci/pcireg.h>",
            "#include <sys/device.h>",
            "#include <sys/systm.h>",
            "#include <sys/param.h>"
          ],
          "macros_used": [],
          "globals_used": [
            "static int nbsd_pci_mem_find"
          ],
          "called_functions": [],
          "contextual_snippet": "#include <dev/pci/pcivar.h>\n#include <dev/pci/pcireg.h>\n#include <sys/device.h>\n#include <sys/systm.h>\n#include <sys/param.h>\n\nstatic int nbsd_pci_mem_find;\n\nstatic int\nnbsd_pci_mem_find(pc, tag, reg, type, basep, sizep, flagsp)\n\tpci_chipset_tag_t pc;\n\tpcitag_t tag;\n\tint reg;\n\tpcireg_t type;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n\tint *flagsp;\n{\n\tpcireg_t address, mask;\n\tint s;\n\n\tif (reg < PCI_MAPREG_START || reg >= PCI_MAPREG_END || (reg & 3))\n\t\tpanic(\"pci_find_mem: bad request\");\n\n\t/*\n\t * Section 6.2.5.1, `Address Maps', tells us that:\n\t *\n\t * 1) The builtin software should have already mapped the device in a\n\t * reasonable way.\n\t *\n\t * 2) A device which wants 2^n bytes of memory will hardwire the bottom\n\t * n bits of the address to 0.  As recommended, we write all 1s and see\n\t * what we get back.\n\t */\n\ts = splhigh();\n\taddress = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, 0xffffffff);\n\tmask = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, address);\n\tsplx(s);\n\n\tif (PCI_MAPREG_TYPE(address) != PCI_MAPREG_TYPE_MEM) {\n\t\tprintf(\"pci_mem_find: expected type mem, found i/o\\n\");\n\t\treturn (1);\n\t}\n\tif (type != -1 && \n\t    PCI_MAPREG_MEM_TYPE(address) != PCI_MAPREG_MEM_TYPE(type)) {\n\t\tprintf(\"pci_mem_find: expected mem type %08x, found %08x\\n\",\n\t\t    PCI_MAPREG_MEM_TYPE(type),\n\t\t    PCI_MAPREG_MEM_TYPE(address));\n\t\treturn (1);\n\t}\n\n\tif (PCI_MAPREG_MEM_SIZE(mask) == 0) {\n\t\tprintf(\"pci_mem_find: void region\\n\");\n\t\treturn (1);\n\t}\n\n\tswitch (PCI_MAPREG_MEM_TYPE(address)) {\n\tcase PCI_MAPREG_MEM_TYPE_32BIT:\n\tcase PCI_MAPREG_MEM_TYPE_32BIT_1M:\n\t\tbreak;\n\tcase PCI_MAPREG_MEM_TYPE_64BIT:\n\t\tprintf(\"pci_mem_find: 64-bit memory mapping register\\n\");\n\t\treturn (1);\n\tdefault:\n\t\tprintf(\"pci_mem_find: reserved mapping register type\\n\");\n\t\treturn (1);\n\t}\n\n\tif (basep != 0)\n\t\t*basep = PCI_MAPREG_MEM_ADDR(address);\n\tif (sizep != 0)\n\t\t*sizep = PCI_MAPREG_MEM_SIZE(mask);\n\tif (flagsp != 0)\n\t\t*flagsp = PCI_MAPREG_MEM_CACHEABLE(address)\n#ifndef __OpenBSD__\n\t\t    ? BUS_SPACE_MAP_CACHEABLE : 0\n#endif\n\t\t  ;\n\n\treturn (0);\n}"
        }
      },
      {
        "call_info": {
          "callee": "nbsd_pci_io_find",
          "args": [
            "pc",
            "tag",
            "reg",
            "type",
            "basep",
            "sizep",
            "flagsp"
          ],
          "line": 223
        },
        "resolved": true,
        "details": {
          "function_name": "nbsd_pci_io_find",
          "container": null,
          "file": "/home/michele/Desktop/ricerca/output_repos_c_ICV/CVE-2023-40216/repo/sys/dev/pci/pci_map.c",
          "lines": "57-108",
          "snippet": "static int\nnbsd_pci_io_find(pc, tag, reg, type, basep, sizep, flagsp)\n\tpci_chipset_tag_t pc;\n\tpcitag_t tag;\n\tint reg;\n\tpcireg_t type;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n\tint *flagsp;\n{\n\tpcireg_t address, mask;\n\tint s;\n\n\tif (reg < PCI_MAPREG_START || reg >= PCI_MAPREG_END || (reg & 3))\n\t\tpanic(\"pci_io_find: bad request\");\n\n\t/*\n\t * Section 6.2.5.1, `Address Maps', tells us that:\n\t *\n\t * 1) The builtin software should have already mapped the device in a\n\t * reasonable way.\n\t *\n\t * 2) A device which wants 2^n bytes of memory will hardwire the bottom\n\t * n bits of the address to 0.  As recommended, we write all 1s and see\n\t * what we get back.\n\t */\n\ts = splhigh();\n\taddress = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, 0xffffffff);\n\tmask = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, address);\n\tsplx(s);\n\n\tif (PCI_MAPREG_TYPE(address) != PCI_MAPREG_TYPE_IO) {\n\t\tprintf(\"pci_io_find: expected type i/o, found mem\\n\");\n\t\treturn (1);\n\t}\n\n\tif (PCI_MAPREG_IO_SIZE(mask) == 0) {\n\t\tprintf(\"pci_io_find: void region\\n\");\n\t\treturn (1);\n\t}\n\n\tif (basep != 0)\n\t\t*basep = PCI_MAPREG_IO_ADDR(address);\n\tif (sizep != 0)\n\t\t*sizep = PCI_MAPREG_IO_SIZE(mask);\n\tif (flagsp != 0)\n\t\t*flagsp = 0;\n\n\treturn (0);\n}",
          "includes": [
            "#include <dev/pci/pcivar.h>",
            "#include <dev/pci/pcireg.h>",
            "#include <sys/device.h>",
            "#include <sys/systm.h>",
            "#include <sys/param.h>"
          ],
          "macros_used": [],
          "globals_used": [
            "static int nbsd_pci_io_find"
          ],
          "called_functions": [],
          "contextual_snippet": "#include <dev/pci/pcivar.h>\n#include <dev/pci/pcireg.h>\n#include <sys/device.h>\n#include <sys/systm.h>\n#include <sys/param.h>\n\nstatic int nbsd_pci_io_find;\n\nstatic int\nnbsd_pci_io_find(pc, tag, reg, type, basep, sizep, flagsp)\n\tpci_chipset_tag_t pc;\n\tpcitag_t tag;\n\tint reg;\n\tpcireg_t type;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n\tint *flagsp;\n{\n\tpcireg_t address, mask;\n\tint s;\n\n\tif (reg < PCI_MAPREG_START || reg >= PCI_MAPREG_END || (reg & 3))\n\t\tpanic(\"pci_io_find: bad request\");\n\n\t/*\n\t * Section 6.2.5.1, `Address Maps', tells us that:\n\t *\n\t * 1) The builtin software should have already mapped the device in a\n\t * reasonable way.\n\t *\n\t * 2) A device which wants 2^n bytes of memory will hardwire the bottom\n\t * n bits of the address to 0.  As recommended, we write all 1s and see\n\t * what we get back.\n\t */\n\ts = splhigh();\n\taddress = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, 0xffffffff);\n\tmask = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, address);\n\tsplx(s);\n\n\tif (PCI_MAPREG_TYPE(address) != PCI_MAPREG_TYPE_IO) {\n\t\tprintf(\"pci_io_find: expected type i/o, found mem\\n\");\n\t\treturn (1);\n\t}\n\n\tif (PCI_MAPREG_IO_SIZE(mask) == 0) {\n\t\tprintf(\"pci_io_find: void region\\n\");\n\t\treturn (1);\n\t}\n\n\tif (basep != 0)\n\t\t*basep = PCI_MAPREG_IO_ADDR(address);\n\tif (sizep != 0)\n\t\t*sizep = PCI_MAPREG_IO_SIZE(mask);\n\tif (flagsp != 0)\n\t\t*flagsp = 0;\n\n\treturn (0);\n}"
        }
      },
      {
        "call_info": {
          "callee": "PCI_MAPREG_TYPE",
          "args": [
            "type"
          ],
          "line": 222
        },
        "resolved": false,
        "reason": "library_or_external"
      }
    ],
    "contextual_snippet": "#include <dev/pci/pcivar.h>\n#include <dev/pci/pcireg.h>\n#include <sys/device.h>\n#include <sys/systm.h>\n#include <sys/param.h>\n\nstatic int nbsd_pci_io_find;\nstatic int nbsd_pci_mem_find;\n\nint\npci_mapreg_info(pc, tag, reg, type, basep, sizep, flagsp)\n\tpci_chipset_tag_t pc;\n\tpcitag_t tag;\n\tint reg;\n\tpcireg_t type;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n\tint *flagsp;\n{\n\n\tif (PCI_MAPREG_TYPE(type) == PCI_MAPREG_TYPE_IO)\n\t\treturn (nbsd_pci_io_find(pc, tag, reg, type, basep, sizep,\n\t\t    flagsp));\n\telse\n\t\treturn (nbsd_pci_mem_find(pc, tag, reg, type, basep, sizep,\n\t\t    flagsp));\n}"
  },
  {
    "function_name": "pci_mem_find",
    "container": null,
    "file": "/home/michele/Desktop/ricerca/output_repos_c_ICV/CVE-2023-40216/repo/sys/dev/pci/pci_map.c",
    "lines": "197-208",
    "snippet": "int\npci_mem_find(pc, pcitag, reg, membasep, memsizep, cacheablep)\n\tpci_chipset_tag_t pc;\n\tpcitag_t pcitag;\n\tint reg;\n\tbus_addr_t *membasep;\n\tbus_size_t *memsizep;\n\tint *cacheablep;\n{\n\treturn (nbsd_pci_mem_find(pc, pcitag, reg, -1, membasep, memsizep,\n\t\t\t\t  cacheablep));\n}",
    "includes": [
      "#include <dev/pci/pcivar.h>",
      "#include <dev/pci/pcireg.h>",
      "#include <sys/device.h>",
      "#include <sys/systm.h>",
      "#include <sys/param.h>"
    ],
    "macros_used": [],
    "globals_used": [
      "static int nbsd_pci_mem_find"
    ],
    "called_functions": [
      {
        "call_info": {
          "callee": "nbsd_pci_mem_find",
          "args": [
            "pc",
            "pcitag",
            "reg",
            "-1",
            "membasep",
            "memsizep",
            "cacheablep"
          ],
          "line": 206
        },
        "resolved": true,
        "details": {
          "function_name": "nbsd_pci_mem_find",
          "container": null,
          "file": "/home/michele/Desktop/ricerca/output_repos_c_ICV/CVE-2023-40216/repo/sys/dev/pci/pci_map.c",
          "lines": "110-184",
          "snippet": "static int\nnbsd_pci_mem_find(pc, tag, reg, type, basep, sizep, flagsp)\n\tpci_chipset_tag_t pc;\n\tpcitag_t tag;\n\tint reg;\n\tpcireg_t type;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n\tint *flagsp;\n{\n\tpcireg_t address, mask;\n\tint s;\n\n\tif (reg < PCI_MAPREG_START || reg >= PCI_MAPREG_END || (reg & 3))\n\t\tpanic(\"pci_find_mem: bad request\");\n\n\t/*\n\t * Section 6.2.5.1, `Address Maps', tells us that:\n\t *\n\t * 1) The builtin software should have already mapped the device in a\n\t * reasonable way.\n\t *\n\t * 2) A device which wants 2^n bytes of memory will hardwire the bottom\n\t * n bits of the address to 0.  As recommended, we write all 1s and see\n\t * what we get back.\n\t */\n\ts = splhigh();\n\taddress = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, 0xffffffff);\n\tmask = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, address);\n\tsplx(s);\n\n\tif (PCI_MAPREG_TYPE(address) != PCI_MAPREG_TYPE_MEM) {\n\t\tprintf(\"pci_mem_find: expected type mem, found i/o\\n\");\n\t\treturn (1);\n\t}\n\tif (type != -1 && \n\t    PCI_MAPREG_MEM_TYPE(address) != PCI_MAPREG_MEM_TYPE(type)) {\n\t\tprintf(\"pci_mem_find: expected mem type %08x, found %08x\\n\",\n\t\t    PCI_MAPREG_MEM_TYPE(type),\n\t\t    PCI_MAPREG_MEM_TYPE(address));\n\t\treturn (1);\n\t}\n\n\tif (PCI_MAPREG_MEM_SIZE(mask) == 0) {\n\t\tprintf(\"pci_mem_find: void region\\n\");\n\t\treturn (1);\n\t}\n\n\tswitch (PCI_MAPREG_MEM_TYPE(address)) {\n\tcase PCI_MAPREG_MEM_TYPE_32BIT:\n\tcase PCI_MAPREG_MEM_TYPE_32BIT_1M:\n\t\tbreak;\n\tcase PCI_MAPREG_MEM_TYPE_64BIT:\n\t\tprintf(\"pci_mem_find: 64-bit memory mapping register\\n\");\n\t\treturn (1);\n\tdefault:\n\t\tprintf(\"pci_mem_find: reserved mapping register type\\n\");\n\t\treturn (1);\n\t}\n\n\tif (basep != 0)\n\t\t*basep = PCI_MAPREG_MEM_ADDR(address);\n\tif (sizep != 0)\n\t\t*sizep = PCI_MAPREG_MEM_SIZE(mask);\n\tif (flagsp != 0)\n\t\t*flagsp = PCI_MAPREG_MEM_CACHEABLE(address)\n#ifndef __OpenBSD__\n\t\t    ? BUS_SPACE_MAP_CACHEABLE : 0\n#endif\n\t\t  ;\n\n\treturn (0);\n}",
          "includes": [
            "#include <dev/pci/pcivar.h>",
            "#include <dev/pci/pcireg.h>",
            "#include <sys/device.h>",
            "#include <sys/systm.h>",
            "#include <sys/param.h>"
          ],
          "macros_used": [],
          "globals_used": [
            "static int nbsd_pci_mem_find"
          ],
          "called_functions": [],
          "contextual_snippet": "#include <dev/pci/pcivar.h>\n#include <dev/pci/pcireg.h>\n#include <sys/device.h>\n#include <sys/systm.h>\n#include <sys/param.h>\n\nstatic int nbsd_pci_mem_find;\n\nstatic int\nnbsd_pci_mem_find(pc, tag, reg, type, basep, sizep, flagsp)\n\tpci_chipset_tag_t pc;\n\tpcitag_t tag;\n\tint reg;\n\tpcireg_t type;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n\tint *flagsp;\n{\n\tpcireg_t address, mask;\n\tint s;\n\n\tif (reg < PCI_MAPREG_START || reg >= PCI_MAPREG_END || (reg & 3))\n\t\tpanic(\"pci_find_mem: bad request\");\n\n\t/*\n\t * Section 6.2.5.1, `Address Maps', tells us that:\n\t *\n\t * 1) The builtin software should have already mapped the device in a\n\t * reasonable way.\n\t *\n\t * 2) A device which wants 2^n bytes of memory will hardwire the bottom\n\t * n bits of the address to 0.  As recommended, we write all 1s and see\n\t * what we get back.\n\t */\n\ts = splhigh();\n\taddress = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, 0xffffffff);\n\tmask = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, address);\n\tsplx(s);\n\n\tif (PCI_MAPREG_TYPE(address) != PCI_MAPREG_TYPE_MEM) {\n\t\tprintf(\"pci_mem_find: expected type mem, found i/o\\n\");\n\t\treturn (1);\n\t}\n\tif (type != -1 && \n\t    PCI_MAPREG_MEM_TYPE(address) != PCI_MAPREG_MEM_TYPE(type)) {\n\t\tprintf(\"pci_mem_find: expected mem type %08x, found %08x\\n\",\n\t\t    PCI_MAPREG_MEM_TYPE(type),\n\t\t    PCI_MAPREG_MEM_TYPE(address));\n\t\treturn (1);\n\t}\n\n\tif (PCI_MAPREG_MEM_SIZE(mask) == 0) {\n\t\tprintf(\"pci_mem_find: void region\\n\");\n\t\treturn (1);\n\t}\n\n\tswitch (PCI_MAPREG_MEM_TYPE(address)) {\n\tcase PCI_MAPREG_MEM_TYPE_32BIT:\n\tcase PCI_MAPREG_MEM_TYPE_32BIT_1M:\n\t\tbreak;\n\tcase PCI_MAPREG_MEM_TYPE_64BIT:\n\t\tprintf(\"pci_mem_find: 64-bit memory mapping register\\n\");\n\t\treturn (1);\n\tdefault:\n\t\tprintf(\"pci_mem_find: reserved mapping register type\\n\");\n\t\treturn (1);\n\t}\n\n\tif (basep != 0)\n\t\t*basep = PCI_MAPREG_MEM_ADDR(address);\n\tif (sizep != 0)\n\t\t*sizep = PCI_MAPREG_MEM_SIZE(mask);\n\tif (flagsp != 0)\n\t\t*flagsp = PCI_MAPREG_MEM_CACHEABLE(address)\n#ifndef __OpenBSD__\n\t\t    ? BUS_SPACE_MAP_CACHEABLE : 0\n#endif\n\t\t  ;\n\n\treturn (0);\n}"
        }
      }
    ],
    "contextual_snippet": "#include <dev/pci/pcivar.h>\n#include <dev/pci/pcireg.h>\n#include <sys/device.h>\n#include <sys/systm.h>\n#include <sys/param.h>\n\nstatic int nbsd_pci_mem_find;\n\nint\npci_mem_find(pc, pcitag, reg, membasep, memsizep, cacheablep)\n\tpci_chipset_tag_t pc;\n\tpcitag_t pcitag;\n\tint reg;\n\tbus_addr_t *membasep;\n\tbus_size_t *memsizep;\n\tint *cacheablep;\n{\n\treturn (nbsd_pci_mem_find(pc, pcitag, reg, -1, membasep, memsizep,\n\t\t\t\t  cacheablep));\n}"
  },
  {
    "function_name": "pci_io_find",
    "container": null,
    "file": "/home/michele/Desktop/ricerca/output_repos_c_ICV/CVE-2023-40216/repo/sys/dev/pci/pci_map.c",
    "lines": "186-195",
    "snippet": "int\npci_io_find(pc, pcitag, reg, iobasep, iosizep)\n\tpci_chipset_tag_t pc;\n\tpcitag_t pcitag;\n\tint reg;\n\tbus_addr_t *iobasep;\n\tbus_size_t *iosizep;\n{\n\treturn (nbsd_pci_io_find(pc, pcitag, reg, 0, iobasep, iosizep, 0));\n}",
    "includes": [
      "#include <dev/pci/pcivar.h>",
      "#include <dev/pci/pcireg.h>",
      "#include <sys/device.h>",
      "#include <sys/systm.h>",
      "#include <sys/param.h>"
    ],
    "macros_used": [],
    "globals_used": [
      "static int nbsd_pci_io_find"
    ],
    "called_functions": [
      {
        "call_info": {
          "callee": "nbsd_pci_io_find",
          "args": [
            "pc",
            "pcitag",
            "reg",
            "0",
            "iobasep",
            "iosizep",
            "0"
          ],
          "line": 194
        },
        "resolved": true,
        "details": {
          "function_name": "nbsd_pci_io_find",
          "container": null,
          "file": "/home/michele/Desktop/ricerca/output_repos_c_ICV/CVE-2023-40216/repo/sys/dev/pci/pci_map.c",
          "lines": "57-108",
          "snippet": "static int\nnbsd_pci_io_find(pc, tag, reg, type, basep, sizep, flagsp)\n\tpci_chipset_tag_t pc;\n\tpcitag_t tag;\n\tint reg;\n\tpcireg_t type;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n\tint *flagsp;\n{\n\tpcireg_t address, mask;\n\tint s;\n\n\tif (reg < PCI_MAPREG_START || reg >= PCI_MAPREG_END || (reg & 3))\n\t\tpanic(\"pci_io_find: bad request\");\n\n\t/*\n\t * Section 6.2.5.1, `Address Maps', tells us that:\n\t *\n\t * 1) The builtin software should have already mapped the device in a\n\t * reasonable way.\n\t *\n\t * 2) A device which wants 2^n bytes of memory will hardwire the bottom\n\t * n bits of the address to 0.  As recommended, we write all 1s and see\n\t * what we get back.\n\t */\n\ts = splhigh();\n\taddress = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, 0xffffffff);\n\tmask = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, address);\n\tsplx(s);\n\n\tif (PCI_MAPREG_TYPE(address) != PCI_MAPREG_TYPE_IO) {\n\t\tprintf(\"pci_io_find: expected type i/o, found mem\\n\");\n\t\treturn (1);\n\t}\n\n\tif (PCI_MAPREG_IO_SIZE(mask) == 0) {\n\t\tprintf(\"pci_io_find: void region\\n\");\n\t\treturn (1);\n\t}\n\n\tif (basep != 0)\n\t\t*basep = PCI_MAPREG_IO_ADDR(address);\n\tif (sizep != 0)\n\t\t*sizep = PCI_MAPREG_IO_SIZE(mask);\n\tif (flagsp != 0)\n\t\t*flagsp = 0;\n\n\treturn (0);\n}",
          "includes": [
            "#include <dev/pci/pcivar.h>",
            "#include <dev/pci/pcireg.h>",
            "#include <sys/device.h>",
            "#include <sys/systm.h>",
            "#include <sys/param.h>"
          ],
          "macros_used": [],
          "globals_used": [
            "static int nbsd_pci_io_find"
          ],
          "called_functions": [],
          "contextual_snippet": "#include <dev/pci/pcivar.h>\n#include <dev/pci/pcireg.h>\n#include <sys/device.h>\n#include <sys/systm.h>\n#include <sys/param.h>\n\nstatic int nbsd_pci_io_find;\n\nstatic int\nnbsd_pci_io_find(pc, tag, reg, type, basep, sizep, flagsp)\n\tpci_chipset_tag_t pc;\n\tpcitag_t tag;\n\tint reg;\n\tpcireg_t type;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n\tint *flagsp;\n{\n\tpcireg_t address, mask;\n\tint s;\n\n\tif (reg < PCI_MAPREG_START || reg >= PCI_MAPREG_END || (reg & 3))\n\t\tpanic(\"pci_io_find: bad request\");\n\n\t/*\n\t * Section 6.2.5.1, `Address Maps', tells us that:\n\t *\n\t * 1) The builtin software should have already mapped the device in a\n\t * reasonable way.\n\t *\n\t * 2) A device which wants 2^n bytes of memory will hardwire the bottom\n\t * n bits of the address to 0.  As recommended, we write all 1s and see\n\t * what we get back.\n\t */\n\ts = splhigh();\n\taddress = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, 0xffffffff);\n\tmask = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, address);\n\tsplx(s);\n\n\tif (PCI_MAPREG_TYPE(address) != PCI_MAPREG_TYPE_IO) {\n\t\tprintf(\"pci_io_find: expected type i/o, found mem\\n\");\n\t\treturn (1);\n\t}\n\n\tif (PCI_MAPREG_IO_SIZE(mask) == 0) {\n\t\tprintf(\"pci_io_find: void region\\n\");\n\t\treturn (1);\n\t}\n\n\tif (basep != 0)\n\t\t*basep = PCI_MAPREG_IO_ADDR(address);\n\tif (sizep != 0)\n\t\t*sizep = PCI_MAPREG_IO_SIZE(mask);\n\tif (flagsp != 0)\n\t\t*flagsp = 0;\n\n\treturn (0);\n}"
        }
      }
    ],
    "contextual_snippet": "#include <dev/pci/pcivar.h>\n#include <dev/pci/pcireg.h>\n#include <sys/device.h>\n#include <sys/systm.h>\n#include <sys/param.h>\n\nstatic int nbsd_pci_io_find;\n\nint\npci_io_find(pc, pcitag, reg, iobasep, iosizep)\n\tpci_chipset_tag_t pc;\n\tpcitag_t pcitag;\n\tint reg;\n\tbus_addr_t *iobasep;\n\tbus_size_t *iosizep;\n{\n\treturn (nbsd_pci_io_find(pc, pcitag, reg, 0, iobasep, iosizep, 0));\n}"
  },
  {
    "function_name": "nbsd_pci_mem_find",
    "container": null,
    "file": "/home/michele/Desktop/ricerca/output_repos_c_ICV/CVE-2023-40216/repo/sys/dev/pci/pci_map.c",
    "lines": "110-184",
    "snippet": "static int\nnbsd_pci_mem_find(pc, tag, reg, type, basep, sizep, flagsp)\n\tpci_chipset_tag_t pc;\n\tpcitag_t tag;\n\tint reg;\n\tpcireg_t type;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n\tint *flagsp;\n{\n\tpcireg_t address, mask;\n\tint s;\n\n\tif (reg < PCI_MAPREG_START || reg >= PCI_MAPREG_END || (reg & 3))\n\t\tpanic(\"pci_find_mem: bad request\");\n\n\t/*\n\t * Section 6.2.5.1, `Address Maps', tells us that:\n\t *\n\t * 1) The builtin software should have already mapped the device in a\n\t * reasonable way.\n\t *\n\t * 2) A device which wants 2^n bytes of memory will hardwire the bottom\n\t * n bits of the address to 0.  As recommended, we write all 1s and see\n\t * what we get back.\n\t */\n\ts = splhigh();\n\taddress = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, 0xffffffff);\n\tmask = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, address);\n\tsplx(s);\n\n\tif (PCI_MAPREG_TYPE(address) != PCI_MAPREG_TYPE_MEM) {\n\t\tprintf(\"pci_mem_find: expected type mem, found i/o\\n\");\n\t\treturn (1);\n\t}\n\tif (type != -1 && \n\t    PCI_MAPREG_MEM_TYPE(address) != PCI_MAPREG_MEM_TYPE(type)) {\n\t\tprintf(\"pci_mem_find: expected mem type %08x, found %08x\\n\",\n\t\t    PCI_MAPREG_MEM_TYPE(type),\n\t\t    PCI_MAPREG_MEM_TYPE(address));\n\t\treturn (1);\n\t}\n\n\tif (PCI_MAPREG_MEM_SIZE(mask) == 0) {\n\t\tprintf(\"pci_mem_find: void region\\n\");\n\t\treturn (1);\n\t}\n\n\tswitch (PCI_MAPREG_MEM_TYPE(address)) {\n\tcase PCI_MAPREG_MEM_TYPE_32BIT:\n\tcase PCI_MAPREG_MEM_TYPE_32BIT_1M:\n\t\tbreak;\n\tcase PCI_MAPREG_MEM_TYPE_64BIT:\n\t\tprintf(\"pci_mem_find: 64-bit memory mapping register\\n\");\n\t\treturn (1);\n\tdefault:\n\t\tprintf(\"pci_mem_find: reserved mapping register type\\n\");\n\t\treturn (1);\n\t}\n\n\tif (basep != 0)\n\t\t*basep = PCI_MAPREG_MEM_ADDR(address);\n\tif (sizep != 0)\n\t\t*sizep = PCI_MAPREG_MEM_SIZE(mask);\n\tif (flagsp != 0)\n\t\t*flagsp = PCI_MAPREG_MEM_CACHEABLE(address)\n#ifndef __OpenBSD__\n\t\t    ? BUS_SPACE_MAP_CACHEABLE : 0\n#endif\n\t\t  ;\n\n\treturn (0);\n}",
    "includes": [
      "#include <dev/pci/pcivar.h>",
      "#include <dev/pci/pcireg.h>",
      "#include <sys/device.h>",
      "#include <sys/systm.h>",
      "#include <sys/param.h>"
    ],
    "macros_used": [],
    "globals_used": [
      "static int nbsd_pci_mem_find"
    ],
    "called_functions": [
      {
        "call_info": {
          "callee": "PCI_MAPREG_MEM_CACHEABLE",
          "args": [
            "address"
          ],
          "line": 177
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "PCI_MAPREG_MEM_SIZE",
          "args": [
            "mask"
          ],
          "line": 175
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "PCI_MAPREG_MEM_ADDR",
          "args": [
            "address"
          ],
          "line": 173
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "printf",
          "args": [
            "\"pci_mem_find: reserved mapping register type\\n\""
          ],
          "line": 168
        },
        "resolved": true,
        "details": {
          "function_name": "rf_debug_printf",
          "container": null,
          "file": "/home/michele/Desktop/ricerca/output_repos_c_ICV/CVE-2023-40216/repo/sys/dev/raidframe/rf_debugprint.c",
          "lines": "82-108",
          "snippet": "void \nrf_debug_printf(s, a1, a2, a3, a4, a5, a6, a7, a8)\n\tchar   *s;\n\tvoid   *a1, *a2, *a3, *a4, *a5, *a6, *a7, *a8;\n{\n\tint     idx;\n\n\tif (rf_debugPrintUseBuffer) {\n\n\t\tRF_LOCK_MUTEX(rf_debug_print_mutex);\n\t\tidx = rf_debugprint_index;\n\t\trf_debugprint_index = (rf_debugprint_index + 1) & BUFMASK;\n\t\tRF_UNLOCK_MUTEX(rf_debug_print_mutex);\n\n\t\trf_debugprint_buf[idx].cstring = s;\n\t\trf_debugprint_buf[idx].a1 = a1;\n\t\trf_debugprint_buf[idx].a2 = a2;\n\t\trf_debugprint_buf[idx].a3 = a3;\n\t\trf_debugprint_buf[idx].a4 = a4;\n\t\trf_debugprint_buf[idx].a5 = a5;\n\t\trf_debugprint_buf[idx].a6 = a6;\n\t\trf_debugprint_buf[idx].a7 = a7;\n\t\trf_debugprint_buf[idx].a8 = a8;\n\t} else {\n\t\tprintf(s, a1, a2, a3, a4, a5, a6, a7, a8);\n\t}\n}",
          "includes": [
            "#include <sys/param.h>",
            "#include \"rf_options.h\"",
            "#include \"rf_general.h\"",
            "#include \"rf_debugprint.h\"",
            "#include \"rf_threadstuff.h\"",
            "#include \"rf_types.h\""
          ],
          "macros_used": [
            "#define BUFMASK  (BUFSIZE-1)"
          ],
          "globals_used": [
            "static struct RF_Entry_s rf_debugprint_buf[BUFSIZE];",
            "static int rf_debugprint_index = 0;"
          ],
          "called_functions": [],
          "contextual_snippet": "#include <sys/param.h>\n#include \"rf_options.h\"\n#include \"rf_general.h\"\n#include \"rf_debugprint.h\"\n#include \"rf_threadstuff.h\"\n#include \"rf_types.h\"\n\n#define BUFMASK  (BUFSIZE-1)\n\nstatic struct RF_Entry_s rf_debugprint_buf[BUFSIZE];\nstatic int rf_debugprint_index = 0;\n\nvoid \nrf_debug_printf(s, a1, a2, a3, a4, a5, a6, a7, a8)\n\tchar   *s;\n\tvoid   *a1, *a2, *a3, *a4, *a5, *a6, *a7, *a8;\n{\n\tint     idx;\n\n\tif (rf_debugPrintUseBuffer) {\n\n\t\tRF_LOCK_MUTEX(rf_debug_print_mutex);\n\t\tidx = rf_debugprint_index;\n\t\trf_debugprint_index = (rf_debugprint_index + 1) & BUFMASK;\n\t\tRF_UNLOCK_MUTEX(rf_debug_print_mutex);\n\n\t\trf_debugprint_buf[idx].cstring = s;\n\t\trf_debugprint_buf[idx].a1 = a1;\n\t\trf_debugprint_buf[idx].a2 = a2;\n\t\trf_debugprint_buf[idx].a3 = a3;\n\t\trf_debugprint_buf[idx].a4 = a4;\n\t\trf_debugprint_buf[idx].a5 = a5;\n\t\trf_debugprint_buf[idx].a6 = a6;\n\t\trf_debugprint_buf[idx].a7 = a7;\n\t\trf_debugprint_buf[idx].a8 = a8;\n\t} else {\n\t\tprintf(s, a1, a2, a3, a4, a5, a6, a7, a8);\n\t}\n}"
        }
      },
      {
        "call_info": {
          "callee": "PCI_MAPREG_MEM_TYPE",
          "args": [
            "address"
          ],
          "line": 160
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "PCI_MAPREG_MEM_SIZE",
          "args": [
            "mask"
          ],
          "line": 155
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "PCI_MAPREG_MEM_TYPE",
          "args": [
            "address"
          ],
          "line": 151
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "PCI_MAPREG_MEM_TYPE",
          "args": [
            "type"
          ],
          "line": 150
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "PCI_MAPREG_MEM_TYPE",
          "args": [
            "type"
          ],
          "line": 148
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "PCI_MAPREG_MEM_TYPE",
          "args": [
            "address"
          ],
          "line": 148
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "PCI_MAPREG_TYPE",
          "args": [
            "address"
          ],
          "line": 143
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "splx",
          "args": [
            "s"
          ],
          "line": 141
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "pci_conf_write",
          "args": [
            "pc",
            "tag",
            "reg",
            "address"
          ],
          "line": 140
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "pci_conf_read",
          "args": [
            "pc",
            "tag",
            "reg"
          ],
          "line": 139
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "pci_conf_write",
          "args": [
            "pc",
            "tag",
            "reg",
            "0xffffffff"
          ],
          "line": 138
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "pci_conf_read",
          "args": [
            "pc",
            "tag",
            "reg"
          ],
          "line": 137
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "splhigh",
          "args": [],
          "line": 136
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "panic",
          "args": [
            "\"pci_find_mem: bad request\""
          ],
          "line": 124
        },
        "resolved": false,
        "reason": "library_or_external"
      }
    ],
    "contextual_snippet": "#include <dev/pci/pcivar.h>\n#include <dev/pci/pcireg.h>\n#include <sys/device.h>\n#include <sys/systm.h>\n#include <sys/param.h>\n\nstatic int nbsd_pci_mem_find;\n\nstatic int\nnbsd_pci_mem_find(pc, tag, reg, type, basep, sizep, flagsp)\n\tpci_chipset_tag_t pc;\n\tpcitag_t tag;\n\tint reg;\n\tpcireg_t type;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n\tint *flagsp;\n{\n\tpcireg_t address, mask;\n\tint s;\n\n\tif (reg < PCI_MAPREG_START || reg >= PCI_MAPREG_END || (reg & 3))\n\t\tpanic(\"pci_find_mem: bad request\");\n\n\t/*\n\t * Section 6.2.5.1, `Address Maps', tells us that:\n\t *\n\t * 1) The builtin software should have already mapped the device in a\n\t * reasonable way.\n\t *\n\t * 2) A device which wants 2^n bytes of memory will hardwire the bottom\n\t * n bits of the address to 0.  As recommended, we write all 1s and see\n\t * what we get back.\n\t */\n\ts = splhigh();\n\taddress = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, 0xffffffff);\n\tmask = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, address);\n\tsplx(s);\n\n\tif (PCI_MAPREG_TYPE(address) != PCI_MAPREG_TYPE_MEM) {\n\t\tprintf(\"pci_mem_find: expected type mem, found i/o\\n\");\n\t\treturn (1);\n\t}\n\tif (type != -1 && \n\t    PCI_MAPREG_MEM_TYPE(address) != PCI_MAPREG_MEM_TYPE(type)) {\n\t\tprintf(\"pci_mem_find: expected mem type %08x, found %08x\\n\",\n\t\t    PCI_MAPREG_MEM_TYPE(type),\n\t\t    PCI_MAPREG_MEM_TYPE(address));\n\t\treturn (1);\n\t}\n\n\tif (PCI_MAPREG_MEM_SIZE(mask) == 0) {\n\t\tprintf(\"pci_mem_find: void region\\n\");\n\t\treturn (1);\n\t}\n\n\tswitch (PCI_MAPREG_MEM_TYPE(address)) {\n\tcase PCI_MAPREG_MEM_TYPE_32BIT:\n\tcase PCI_MAPREG_MEM_TYPE_32BIT_1M:\n\t\tbreak;\n\tcase PCI_MAPREG_MEM_TYPE_64BIT:\n\t\tprintf(\"pci_mem_find: 64-bit memory mapping register\\n\");\n\t\treturn (1);\n\tdefault:\n\t\tprintf(\"pci_mem_find: reserved mapping register type\\n\");\n\t\treturn (1);\n\t}\n\n\tif (basep != 0)\n\t\t*basep = PCI_MAPREG_MEM_ADDR(address);\n\tif (sizep != 0)\n\t\t*sizep = PCI_MAPREG_MEM_SIZE(mask);\n\tif (flagsp != 0)\n\t\t*flagsp = PCI_MAPREG_MEM_CACHEABLE(address)\n#ifndef __OpenBSD__\n\t\t    ? BUS_SPACE_MAP_CACHEABLE : 0\n#endif\n\t\t  ;\n\n\treturn (0);\n}"
  },
  {
    "function_name": "nbsd_pci_io_find",
    "container": null,
    "file": "/home/michele/Desktop/ricerca/output_repos_c_ICV/CVE-2023-40216/repo/sys/dev/pci/pci_map.c",
    "lines": "57-108",
    "snippet": "static int\nnbsd_pci_io_find(pc, tag, reg, type, basep, sizep, flagsp)\n\tpci_chipset_tag_t pc;\n\tpcitag_t tag;\n\tint reg;\n\tpcireg_t type;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n\tint *flagsp;\n{\n\tpcireg_t address, mask;\n\tint s;\n\n\tif (reg < PCI_MAPREG_START || reg >= PCI_MAPREG_END || (reg & 3))\n\t\tpanic(\"pci_io_find: bad request\");\n\n\t/*\n\t * Section 6.2.5.1, `Address Maps', tells us that:\n\t *\n\t * 1) The builtin software should have already mapped the device in a\n\t * reasonable way.\n\t *\n\t * 2) A device which wants 2^n bytes of memory will hardwire the bottom\n\t * n bits of the address to 0.  As recommended, we write all 1s and see\n\t * what we get back.\n\t */\n\ts = splhigh();\n\taddress = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, 0xffffffff);\n\tmask = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, address);\n\tsplx(s);\n\n\tif (PCI_MAPREG_TYPE(address) != PCI_MAPREG_TYPE_IO) {\n\t\tprintf(\"pci_io_find: expected type i/o, found mem\\n\");\n\t\treturn (1);\n\t}\n\n\tif (PCI_MAPREG_IO_SIZE(mask) == 0) {\n\t\tprintf(\"pci_io_find: void region\\n\");\n\t\treturn (1);\n\t}\n\n\tif (basep != 0)\n\t\t*basep = PCI_MAPREG_IO_ADDR(address);\n\tif (sizep != 0)\n\t\t*sizep = PCI_MAPREG_IO_SIZE(mask);\n\tif (flagsp != 0)\n\t\t*flagsp = 0;\n\n\treturn (0);\n}",
    "includes": [
      "#include <dev/pci/pcivar.h>",
      "#include <dev/pci/pcireg.h>",
      "#include <sys/device.h>",
      "#include <sys/systm.h>",
      "#include <sys/param.h>"
    ],
    "macros_used": [],
    "globals_used": [
      "static int nbsd_pci_io_find"
    ],
    "called_functions": [
      {
        "call_info": {
          "callee": "PCI_MAPREG_IO_SIZE",
          "args": [
            "mask"
          ],
          "line": 103
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "PCI_MAPREG_IO_ADDR",
          "args": [
            "address"
          ],
          "line": 101
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "printf",
          "args": [
            "\"pci_io_find: void region\\n\""
          ],
          "line": 96
        },
        "resolved": true,
        "details": {
          "function_name": "rf_debug_printf",
          "container": null,
          "file": "/home/michele/Desktop/ricerca/output_repos_c_ICV/CVE-2023-40216/repo/sys/dev/raidframe/rf_debugprint.c",
          "lines": "82-108",
          "snippet": "void \nrf_debug_printf(s, a1, a2, a3, a4, a5, a6, a7, a8)\n\tchar   *s;\n\tvoid   *a1, *a2, *a3, *a4, *a5, *a6, *a7, *a8;\n{\n\tint     idx;\n\n\tif (rf_debugPrintUseBuffer) {\n\n\t\tRF_LOCK_MUTEX(rf_debug_print_mutex);\n\t\tidx = rf_debugprint_index;\n\t\trf_debugprint_index = (rf_debugprint_index + 1) & BUFMASK;\n\t\tRF_UNLOCK_MUTEX(rf_debug_print_mutex);\n\n\t\trf_debugprint_buf[idx].cstring = s;\n\t\trf_debugprint_buf[idx].a1 = a1;\n\t\trf_debugprint_buf[idx].a2 = a2;\n\t\trf_debugprint_buf[idx].a3 = a3;\n\t\trf_debugprint_buf[idx].a4 = a4;\n\t\trf_debugprint_buf[idx].a5 = a5;\n\t\trf_debugprint_buf[idx].a6 = a6;\n\t\trf_debugprint_buf[idx].a7 = a7;\n\t\trf_debugprint_buf[idx].a8 = a8;\n\t} else {\n\t\tprintf(s, a1, a2, a3, a4, a5, a6, a7, a8);\n\t}\n}",
          "includes": [
            "#include <sys/param.h>",
            "#include \"rf_options.h\"",
            "#include \"rf_general.h\"",
            "#include \"rf_debugprint.h\"",
            "#include \"rf_threadstuff.h\"",
            "#include \"rf_types.h\""
          ],
          "macros_used": [
            "#define BUFMASK  (BUFSIZE-1)"
          ],
          "globals_used": [
            "static struct RF_Entry_s rf_debugprint_buf[BUFSIZE];",
            "static int rf_debugprint_index = 0;"
          ],
          "called_functions": [],
          "contextual_snippet": "#include <sys/param.h>\n#include \"rf_options.h\"\n#include \"rf_general.h\"\n#include \"rf_debugprint.h\"\n#include \"rf_threadstuff.h\"\n#include \"rf_types.h\"\n\n#define BUFMASK  (BUFSIZE-1)\n\nstatic struct RF_Entry_s rf_debugprint_buf[BUFSIZE];\nstatic int rf_debugprint_index = 0;\n\nvoid \nrf_debug_printf(s, a1, a2, a3, a4, a5, a6, a7, a8)\n\tchar   *s;\n\tvoid   *a1, *a2, *a3, *a4, *a5, *a6, *a7, *a8;\n{\n\tint     idx;\n\n\tif (rf_debugPrintUseBuffer) {\n\n\t\tRF_LOCK_MUTEX(rf_debug_print_mutex);\n\t\tidx = rf_debugprint_index;\n\t\trf_debugprint_index = (rf_debugprint_index + 1) & BUFMASK;\n\t\tRF_UNLOCK_MUTEX(rf_debug_print_mutex);\n\n\t\trf_debugprint_buf[idx].cstring = s;\n\t\trf_debugprint_buf[idx].a1 = a1;\n\t\trf_debugprint_buf[idx].a2 = a2;\n\t\trf_debugprint_buf[idx].a3 = a3;\n\t\trf_debugprint_buf[idx].a4 = a4;\n\t\trf_debugprint_buf[idx].a5 = a5;\n\t\trf_debugprint_buf[idx].a6 = a6;\n\t\trf_debugprint_buf[idx].a7 = a7;\n\t\trf_debugprint_buf[idx].a8 = a8;\n\t} else {\n\t\tprintf(s, a1, a2, a3, a4, a5, a6, a7, a8);\n\t}\n}"
        }
      },
      {
        "call_info": {
          "callee": "PCI_MAPREG_IO_SIZE",
          "args": [
            "mask"
          ],
          "line": 95
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "PCI_MAPREG_TYPE",
          "args": [
            "address"
          ],
          "line": 90
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "splx",
          "args": [
            "s"
          ],
          "line": 88
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "pci_conf_write",
          "args": [
            "pc",
            "tag",
            "reg",
            "address"
          ],
          "line": 87
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "pci_conf_read",
          "args": [
            "pc",
            "tag",
            "reg"
          ],
          "line": 86
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "pci_conf_write",
          "args": [
            "pc",
            "tag",
            "reg",
            "0xffffffff"
          ],
          "line": 85
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "pci_conf_read",
          "args": [
            "pc",
            "tag",
            "reg"
          ],
          "line": 84
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "splhigh",
          "args": [],
          "line": 83
        },
        "resolved": false,
        "reason": "library_or_external"
      },
      {
        "call_info": {
          "callee": "panic",
          "args": [
            "\"pci_io_find: bad request\""
          ],
          "line": 71
        },
        "resolved": false,
        "reason": "library_or_external"
      }
    ],
    "contextual_snippet": "#include <dev/pci/pcivar.h>\n#include <dev/pci/pcireg.h>\n#include <sys/device.h>\n#include <sys/systm.h>\n#include <sys/param.h>\n\nstatic int nbsd_pci_io_find;\n\nstatic int\nnbsd_pci_io_find(pc, tag, reg, type, basep, sizep, flagsp)\n\tpci_chipset_tag_t pc;\n\tpcitag_t tag;\n\tint reg;\n\tpcireg_t type;\n\tbus_addr_t *basep;\n\tbus_size_t *sizep;\n\tint *flagsp;\n{\n\tpcireg_t address, mask;\n\tint s;\n\n\tif (reg < PCI_MAPREG_START || reg >= PCI_MAPREG_END || (reg & 3))\n\t\tpanic(\"pci_io_find: bad request\");\n\n\t/*\n\t * Section 6.2.5.1, `Address Maps', tells us that:\n\t *\n\t * 1) The builtin software should have already mapped the device in a\n\t * reasonable way.\n\t *\n\t * 2) A device which wants 2^n bytes of memory will hardwire the bottom\n\t * n bits of the address to 0.  As recommended, we write all 1s and see\n\t * what we get back.\n\t */\n\ts = splhigh();\n\taddress = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, 0xffffffff);\n\tmask = pci_conf_read(pc, tag, reg);\n\tpci_conf_write(pc, tag, reg, address);\n\tsplx(s);\n\n\tif (PCI_MAPREG_TYPE(address) != PCI_MAPREG_TYPE_IO) {\n\t\tprintf(\"pci_io_find: expected type i/o, found mem\\n\");\n\t\treturn (1);\n\t}\n\n\tif (PCI_MAPREG_IO_SIZE(mask) == 0) {\n\t\tprintf(\"pci_io_find: void region\\n\");\n\t\treturn (1);\n\t}\n\n\tif (basep != 0)\n\t\t*basep = PCI_MAPREG_IO_ADDR(address);\n\tif (sizep != 0)\n\t\t*sizep = PCI_MAPREG_IO_SIZE(mask);\n\tif (flagsp != 0)\n\t\t*flagsp = 0;\n\n\treturn (0);\n}"
  }
]