Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: vga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : vga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/dsabanin/projects/embedded/xilinx/simpleVGA/ipcore_dir/vga_clk_wiz.v" into library work
Parsing module <vga_clk_wiz>.
Analyzing Verilog file "/home/dsabanin/projects/embedded/xilinx/simpleVGA/vga.v" into library work
Parsing module <vga>.
Parsing module <hsync>.
Parsing module <vsync>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga>.
WARNING:HDLCompiler:872 - "/home/dsabanin/projects/embedded/xilinx/simpleVGA/vga.v" Line 28: Using initial value of reset since it is never assigned

Elaborating module <vga_clk_wiz>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=2,CLKFBOUT_MULT=17,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=9,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKIN_PERIOD=10.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "/home/dsabanin/projects/embedded/xilinx/simpleVGA/ipcore_dir/vga_clk_wiz.v" Line 116: Assignment to clkout1_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/dsabanin/projects/embedded/xilinx/simpleVGA/ipcore_dir/vga_clk_wiz.v" Line 117: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/dsabanin/projects/embedded/xilinx/simpleVGA/ipcore_dir/vga_clk_wiz.v" Line 118: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/dsabanin/projects/embedded/xilinx/simpleVGA/ipcore_dir/vga_clk_wiz.v" Line 119: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/dsabanin/projects/embedded/xilinx/simpleVGA/ipcore_dir/vga_clk_wiz.v" Line 120: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/dsabanin/projects/embedded/xilinx/simpleVGA/ipcore_dir/vga_clk_wiz.v" Line 122: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <hsync>.
WARNING:HDLCompiler:817 - "/home/dsabanin/projects/embedded/xilinx/simpleVGA/vga.v" Line 67: System task monitor ignored for synthesis

Elaborating module <vsync>.
WARNING:HDLCompiler:817 - "/home/dsabanin/projects/embedded/xilinx/simpleVGA/vga.v" Line 99: System task monitor ignored for synthesis

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga>.
    Related source file is "/home/dsabanin/projects/embedded/xilinx/simpleVGA/vga.v".
    Found 8-bit register for signal <pixel>.
    Found 8-bit adder for signal <pixel[7]_GND_1_o_add_1_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <vga> synthesized.

Synthesizing Unit <vga_clk_wiz>.
    Related source file is "/home/dsabanin/projects/embedded/xilinx/simpleVGA/ipcore_dir/vga_clk_wiz.v".
    Summary:
	no macro.
Unit <vga_clk_wiz> synthesized.

Synthesizing Unit <hsync>.
    Related source file is "/home/dsabanin/projects/embedded/xilinx/simpleVGA/vga.v".
        h_res = 1024
        h_front_porch = 48
        h_sync = 96
        h_back_porch = 208
        h_total = 1376
    Found 1-bit register for signal <line_clk_state>.
    Found 13-bit register for signal <hcount>.
    Found 13-bit adder for signal <hcount[12]_GND_6_o_add_2_OUT> created at line 69.
    Found 13-bit comparator greater for signal <hcount[12]_GND_6_o_LessThan_2_o> created at line 68
    Found 13-bit comparator greater for signal <GND_6_o_hcount[12]_LessThan_6_o> created at line 79
    Found 13-bit comparator lessequal for signal <n0006> created at line 79
    Found 13-bit comparator greater for signal <blank> created at line 81
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <hsync> synthesized.

Synthesizing Unit <vsync>.
    Related source file is "/home/dsabanin/projects/embedded/xilinx/simpleVGA/vga.v".
        v_res = 768
        v_front_porch = 1
        v_sync = 3
        v_back_porch = 36
        v_total = 808
    Found 13-bit register for signal <vcount>.
    Found 13-bit adder for signal <vcount[12]_GND_7_o_add_2_OUT> created at line 101.
    Found 13-bit comparator greater for signal <vcount[12]_GND_7_o_LessThan_2_o> created at line 100
    Found 13-bit comparator greater for signal <GND_7_o_vcount[12]_LessThan_6_o> created at line 107
    Found 13-bit comparator lessequal for signal <n0004> created at line 107
    Found 13-bit comparator greater for signal <blank> created at line 108
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <vsync> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 13-bit adder                                          : 2
 8-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 1
 13-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 8
 13-bit comparator greater                             : 6
 13-bit comparator lessequal                           : 2
# Multiplexers                                         : 3
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <hsync>.
The following registers are absorbed into counter <hcount>: 1 register on signal <hcount>.
Unit <hsync> synthesized (advanced).

Synthesizing (advanced) Unit <vga>.
The following registers are absorbed into counter <pixel>: 1 register on signal <pixel>.
Unit <vga> synthesized (advanced).

Synthesizing (advanced) Unit <vsync>.
The following registers are absorbed into counter <vcount>: 1 register on signal <vcount>.
Unit <vsync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 13-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 8
 13-bit comparator greater                             : 6
 13-bit comparator lessequal                           : 2
# Multiplexers                                         : 3
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance vga_clk_1/pll_base_inst in unit vga_clk_1/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <vga> ...

Optimizing unit <hsync> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 169
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 31
#      LUT2                        : 13
#      LUT3                        : 1
#      LUT4                        : 17
#      LUT5                        : 5
#      LUT6                        : 31
#      MUXCY                       : 31
#      VCC                         : 1
#      XORCY                       : 34
# FlipFlops/Latches                : 35
#      FD                          : 27
#      FDRE                        : 8
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 13
#      IBUFG                       : 1
#      OBUF                        : 12
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              35  out of  11440     0%  
 Number of Slice LUTs:                  102  out of   5720     1%  
    Number used as Logic:               102  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    102
   Number with an unused Flip Flop:      67  out of    102    65%  
   Number with an unused LUT:             0  out of    102     0%  
   Number of fully used LUT-FF pairs:    35  out of    102    34%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    200     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
vga_clk_1/pll_base_inst/CLKOUT0    | BUFG                   | 22    |
hsync_1/line_clk_state             | NONE(vsync_1/vcount_0) | 13    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.703ns (Maximum Frequency: 270.062MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.315ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga_clk_1/pll_base_inst/CLKOUT0'
  Clock period: 3.473ns (frequency: 287.915MHz)
  Total number of paths / destination ports: 367 / 38
-------------------------------------------------------------------------
Delay:               3.473ns (Levels of Logic = 11)
  Source:            pixel_0 (FF)
  Destination:       pixel_7 (FF)
  Source Clock:      vga_clk_1/pll_base_inst/CLKOUT0 rising
  Destination Clock: vga_clk_1/pll_base_inst/CLKOUT0 rising

  Data Path: pixel_0 to pixel_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.683  pixel_0 (pixel_0)
     INV:I->O              1   0.206   0.000  Mcount_pixel_lut<0>_INV_0 (Mcount_pixel_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_pixel_cy<0> (Mcount_pixel_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_pixel_cy<1> (Mcount_pixel_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_pixel_cy<2> (Mcount_pixel_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_pixel_cy<3> (Mcount_pixel_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_pixel_cy<4> (Mcount_pixel_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_pixel_cy<5> (Mcount_pixel_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_pixel_cy<6> (Mcount_pixel_cy<6>)
     XORCY:CI->O           1   0.180   0.580  Mcount_pixel_xor<7> (Result<7>)
     LUT6:I5->O            1   0.205   0.580  pixel_7_dpot (pixel_7_dpot)
     LUT6:I5->O            1   0.205   0.000  pixel_7_dpot1 (pixel_7_dpot1)
     FDRE:D                    0.102          pixel_7
    ----------------------------------------
    Total                      3.473ns (1.631ns logic, 1.842ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hsync_1/line_clk_state'
  Clock period: 3.703ns (frequency: 270.062MHz)
  Total number of paths / destination ports: 221 / 13
-------------------------------------------------------------------------
Delay:               3.703ns (Levels of Logic = 3)
  Source:            vsync_1/vcount_5 (FF)
  Destination:       vsync_1/vcount_0 (FF)
  Source Clock:      hsync_1/line_clk_state rising
  Destination Clock: hsync_1/line_clk_state rising

  Data Path: vsync_1/vcount_5 to vsync_1/vcount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   1.028  vsync_1/vcount_5 (vsync_1/vcount_5)
     LUT5:I0->O            1   0.203   0.580  vsync_1/vcount[12]_GND_7_o_LessThan_2_o_inv1 (vsync_1/vcount[12]_GND_7_o_LessThan_2_o_inv1)
     LUT6:I5->O           13   0.205   0.933  vsync_1/vcount[12]_GND_7_o_LessThan_2_o_inv2 (vsync_1/vcount[12]_GND_7_o_LessThan_2_o_inv)
     LUT2:I1->O            1   0.205   0.000  vsync_1/vcount_0_rstpot (vsync_1/vcount_0_rstpot)
     FD:D                      0.102          vsync_1/vcount_0
    ----------------------------------------
    Total                      3.703ns (1.162ns logic, 2.541ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vga_clk_1/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 138 / 10
-------------------------------------------------------------------------
Offset:              7.125ns (Levels of Logic = 4)
  Source:            hsync_1/hcount_5 (FF)
  Destination:       Red<2> (PAD)
  Source Clock:      vga_clk_1/pll_base_inst/CLKOUT0 rising

  Data Path: hsync_1/hcount_5 to Red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   1.028  hsync_1/hcount_5 (hsync_1/hcount_5)
     LUT6:I1->O            9   0.203   1.058  hsync_1/blank22 (hsync_1/blank21)
     LUT5:I2->O            9   0.205   0.830  hsync_1/blank23 (LED_0_OBUF)
     LUT6:I5->O            1   0.205   0.579  Mmux_Red31 (Red_2_OBUF)
     OBUF:I->O                 2.571          Red_2_OBUF (Red<2>)
    ----------------------------------------
    Total                      7.125ns (3.631ns logic, 3.494ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hsync_1/line_clk_state'
  Total number of paths / destination ports: 130 / 10
-------------------------------------------------------------------------
Offset:              7.315ns (Levels of Logic = 4)
  Source:            vsync_1/vcount_6 (FF)
  Destination:       Red<2> (PAD)
  Source Clock:      hsync_1/line_clk_state rising

  Data Path: vsync_1/vcount_6 to Red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   1.048  vsync_1/vcount_6 (vsync_1/vcount_6)
     LUT6:I0->O            1   0.203   0.808  Mmux_Blue121 (Mmux_Blue121)
     LUT5:I2->O           16   0.205   1.252  Mmux_Blue122 (Mmux_Blue122)
     LUT6:I2->O            1   0.203   0.579  Mmux_Red31 (Red_2_OBUF)
     OBUF:I->O                 2.571          Red_2_OBUF (Red<2>)
    ----------------------------------------
    Total                      7.315ns (3.629ns logic, 3.686ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock hsync_1/line_clk_state
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
hsync_1/line_clk_state|    3.703|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock vga_clk_1/pll_base_inst/CLKOUT0
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
hsync_1/line_clk_state         |    5.052|         |         |         |
vga_clk_1/pll_base_inst/CLKOUT0|    3.473|         |         |         |
-------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.98 secs
 
--> 


Total memory usage is 393468 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    2 (   0 filtered)

