git clone --depth 1 --no-tags https://github.com/orb1t-ua/driver.git f:/verilog_sva_gh_scraper/data/full_repos/384002552
git clone --depth 1 --no-tags https://github.com/chengyih001/FPGA_Image_Processing.git f:/verilog_sva_gh_scraper/data/full_repos/382856385
git clone --depth 1 --no-tags https://github.com/lwflwf1/pecell.git f:/verilog_sva_gh_scraper/data/full_repos/382907573
git clone --depth 1 --no-tags https://github.com/HEADS-UNCC/SYN_SRAM_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/380307977
git clone --depth 1 --no-tags https://github.com/SamuelOrtizV/Lab-Sistemas-Digitales-2021-1.git f:/verilog_sva_gh_scraper/data/full_repos/382453756
git clone --depth 1 --no-tags https://github.com/mahmoudabdelhadii/lab5.git f:/verilog_sva_gh_scraper/data/full_repos/353201047
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_And_Gate.git f:/verilog_sva_gh_scraper/data/full_repos/377884317
git clone --depth 1 --no-tags https://github.com/palexander23/as-embedded-processor.git f:/verilog_sva_gh_scraper/data/full_repos/383090098
git clone --depth 1 --no-tags https://github.com/f14981327/hdmi_vip.git f:/verilog_sva_gh_scraper/data/full_repos/379117793
git clone --depth 1 --no-tags https://github.com/mr-gaurav/Sequence-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/383794508
git clone --depth 1 --no-tags https://github.com/nimaomidsajedi/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/388070926
git clone --depth 1 --no-tags https://github.com/ss-reposit/RISCV4Stage.git f:/verilog_sva_gh_scraper/data/full_repos/385732759
git clone --depth 1 --no-tags https://github.com/spicker23/encoder.git f:/verilog_sva_gh_scraper/data/full_repos/392642141
git clone --depth 1 --no-tags https://github.com/Redbeard358/SV-Verification-Testbench-Development-for-Synchronous-Read-Write-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/392417025
git clone --depth 1 --no-tags https://github.com/paller/risc-v_rv32i_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/378723451
git clone --depth 1 --no-tags https://github.com/jeron7/loac-codes.git f:/verilog_sva_gh_scraper/data/full_repos/382091794
git clone --depth 1 --no-tags https://github.com/prendConnor/sha256fpga.git f:/verilog_sva_gh_scraper/data/full_repos/387961496
git clone --depth 1 --no-tags https://github.com/TheOneKevin/coldbrew-soc.git f:/verilog_sva_gh_scraper/data/full_repos/385483709
git clone --depth 1 --no-tags https://github.com/kraysang/ECE342-Computer-Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/362484272
git clone --depth 1 --no-tags https://github.com/MasterJubei/RISC-V-Inspired-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/368677685
git clone --depth 1 --no-tags https://github.com/ikzer9x/uvm-GoKorea.git f:/verilog_sva_gh_scraper/data/full_repos/369616561
git clone --depth 1 --no-tags https://github.com/George-Dong/icslab3.git f:/verilog_sva_gh_scraper/data/full_repos/368204682
git clone --depth 1 --no-tags https://github.com/Shahidan101/8bitFullAdder_with7SD.git f:/verilog_sva_gh_scraper/data/full_repos/371910773
git clone --depth 1 --no-tags https://github.com/acoimbramendes/superscalar_risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/371566715
git clone --depth 1 --no-tags https://github.com/AdamMakinSoftware/picoMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/355553036
git clone --depth 1 --no-tags https://github.com/groutlloyd/OldLaggyRiscVfromHCMUT.git f:/verilog_sva_gh_scraper/data/full_repos/366028237
git clone --depth 1 --no-tags https://github.com/desirable98/Computer-and-Intelligent-Processor-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/363843714
git clone --depth 1 --no-tags https://github.com/Moorvan/multiport-memory.git f:/verilog_sva_gh_scraper/data/full_repos/365398055
git clone --depth 1 --no-tags https://github.com/standanley/fixture_demo_kiwi.git f:/verilog_sva_gh_scraper/data/full_repos/365323766
git clone --depth 1 --no-tags https://github.com/Sanya-123/Lib_myOFDM.git f:/verilog_sva_gh_scraper/data/full_repos/365960647
git clone --depth 1 --no-tags https://github.com/tzahiperetz/labPoolGame.git f:/verilog_sva_gh_scraper/data/full_repos/354724380
git clone --depth 1 --no-tags https://github.com/yagizyasar/Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/360855277
git clone --depth 1 --no-tags https://github.com/standanley/fixture_demo_caddy.git f:/verilog_sva_gh_scraper/data/full_repos/360281766
git clone --depth 1 --no-tags https://github.com/demyanenko-d/EvoHD_Lite.git f:/verilog_sva_gh_scraper/data/full_repos/356950234
git clone --depth 1 --no-tags https://github.com/pbeltram/Ultra96.git f:/verilog_sva_gh_scraper/data/full_repos/362230199
git clone --depth 1 --no-tags https://github.com/pocket7878/minicpu.git f:/verilog_sva_gh_scraper/data/full_repos/364219779
git clone --depth 1 --no-tags https://github.com/GCET231/tut4-fpga-flow.git f:/verilog_sva_gh_scraper/data/full_repos/361787788
git clone --depth 1 --no-tags https://github.com/1190201923/HIT--lift.git f:/verilog_sva_gh_scraper/data/full_repos/369147690
git clone --depth 1 --no-tags https://github.com/munevveru/basys3-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/369350725
git clone --depth 1 --no-tags https://github.com/salvarez97/Working_directory.git f:/verilog_sva_gh_scraper/data/full_repos/369406267
git clone --depth 1 --no-tags https://github.com/Sreehari-BGK/Digital_Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/369186711
git clone --depth 1 --no-tags https://github.com/shilei-massclouds/xsoc.git f:/verilog_sva_gh_scraper/data/full_repos/370540003
git clone --depth 1 --no-tags https://github.com/cterrill26/cs259_binary_neuralnet_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/373073298
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Adder_Comparator.git f:/verilog_sva_gh_scraper/data/full_repos/372478197
git clone --depth 1 --no-tags https://github.com/cabajian/median-filter.git f:/verilog_sva_gh_scraper/data/full_repos/372089866
git clone --depth 1 --no-tags https://github.com/Shahidan101/sign-language-translator-soc.git f:/verilog_sva_gh_scraper/data/full_repos/377333365
git clone --depth 1 --no-tags https://github.com/mfkiwl/NekoNi.git f:/verilog_sva_gh_scraper/data/full_repos/377519917
git clone --depth 1 --no-tags https://github.com/divyanshu0x16/Integer-Arithmetic-Algorithms-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/382933928
git clone --depth 1 --no-tags https://github.com/ybu5/digital_safe.git f:/verilog_sva_gh_scraper/data/full_repos/362918788
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Up_Down_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/359078137
git clone --depth 1 --no-tags https://github.com/aditi1prakash/SHA256.git f:/verilog_sva_gh_scraper/data/full_repos/366168261
git clone --depth 1 --no-tags https://github.com/xuehao-su/I2CUVM-.git f:/verilog_sva_gh_scraper/data/full_repos/368379350
git clone --depth 1 --no-tags https://github.com/OikawaLab/NexysVideo_UDP2HDMI.git f:/verilog_sva_gh_scraper/data/full_repos/366967296
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TEstBench_For_PIPO_Register.git f:/verilog_sva_gh_scraper/data/full_repos/373364073
git clone --depth 1 --no-tags https://github.com/kentiscool/CSE140L-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/370543573
git clone --depth 1 --no-tags https://github.com/Vectis99/ece272-digital-logic.git f:/verilog_sva_gh_scraper/data/full_repos/370844310
git clone --depth 1 --no-tags https://github.com/vrstanchev/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/376201519
git clone --depth 1 --no-tags https://github.com/RecepSaid/SystemVerilog-Examples.git f:/verilog_sva_gh_scraper/data/full_repos/362083735
git clone --depth 1 --no-tags https://github.com/ian7aylor/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/362323180
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/VRLgit.git f:/verilog_sva_gh_scraper/data/full_repos/359373195
git clone --depth 1 --no-tags https://github.com/tnguyen-tx/arm_core.git f:/verilog_sva_gh_scraper/data/full_repos/359255935
git clone --depth 1 --no-tags https://github.com/berkstar/Checksum.git f:/verilog_sva_gh_scraper/data/full_repos/370825551
git clone --depth 1 --no-tags https://github.com/yichao-yuan-99/Ria.git f:/verilog_sva_gh_scraper/data/full_repos/371034656
git clone --depth 1 --no-tags https://github.com/a4ansuman/codes.git f:/verilog_sva_gh_scraper/data/full_repos/360874161
git clone --depth 1 --no-tags https://github.com/emilijav-97/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/360185382
git clone --depth 1 --no-tags https://github.com/jehosuaa/practica1.git f:/verilog_sva_gh_scraper/data/full_repos/353127092
git clone --depth 1 --no-tags https://github.com/junote/myHDL.git f:/verilog_sva_gh_scraper/data/full_repos/354558071
git clone --depth 1 --no-tags https://github.com/Woooooow-Pro/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/358080577
git clone --depth 1 --no-tags https://github.com/Grabulosaure/NES3D_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/378545921
git clone --depth 1 --no-tags https://github.com/HEADS-UNCC/Syn_FIFO_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/380296754
git clone --depth 1 --no-tags https://github.com/kura197/RISCV_single_cycle_processor.git f:/verilog_sva_gh_scraper/data/full_repos/387498284
git clone --depth 1 --no-tags https://github.com/kpavan24/32-bit-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/387730881
git clone --depth 1 --no-tags https://github.com/hughy086/prj.git f:/verilog_sva_gh_scraper/data/full_repos/383760741
git clone --depth 1 --no-tags https://github.com/chien172431/riscv32.git f:/verilog_sva_gh_scraper/data/full_repos/383765918
git clone --depth 1 --no-tags https://github.com/7FM/verilator_bug_showcase.git f:/verilog_sva_gh_scraper/data/full_repos/381813602
git clone --depth 1 --no-tags https://github.com/alephium/fpga-miner.git f:/verilog_sva_gh_scraper/data/full_repos/389537534
git clone --depth 1 --no-tags https://github.com/strauch-co/va_uvm_basics.git f:/verilog_sva_gh_scraper/data/full_repos/385387312
git clone --depth 1 --no-tags https://github.com/ZAIN-ALI-02/riscv-single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/354604994
git clone --depth 1 --no-tags https://github.com/andrewjrae/optmult.git f:/verilog_sva_gh_scraper/data/full_repos/362929403
git clone --depth 1 --no-tags https://github.com/ybu5/Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/362925778
git clone --depth 1 --no-tags https://github.com/Moinahmed7777/Digital-logic-circuit_design.git f:/verilog_sva_gh_scraper/data/full_repos/368683829
git clone --depth 1 --no-tags https://github.com/mish3albaiz/pdp11-isa-sim.git f:/verilog_sva_gh_scraper/data/full_repos/356737838
git clone --depth 1 --no-tags https://github.com/BokChoyMan/ECE152A.git f:/verilog_sva_gh_scraper/data/full_repos/357457824
git clone --depth 1 --no-tags https://github.com/ofrankg/risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/356363551
git clone --depth 1 --no-tags https://github.com/benchilton/Verilog-learning-project-a-basic-processor.git f:/verilog_sva_gh_scraper/data/full_repos/372303852
git clone --depth 1 --no-tags https://github.com/ivanzuglic/RISC-V-core.git f:/verilog_sva_gh_scraper/data/full_repos/374689052
git clone --depth 1 --no-tags https://github.com/Adnan-Asif/Multiplayer-Snake-Game-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/373078353
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Binary_to_Ex3_Converter.git f:/verilog_sva_gh_scraper/data/full_repos/372664800
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_DeMultiplexer.git f:/verilog_sva_gh_scraper/data/full_repos/374147836
git clone --depth 1 --no-tags https://github.com/kotyadamohini/google_dinosaur.git f:/verilog_sva_gh_scraper/data/full_repos/363317045
git clone --depth 1 --no-tags https://github.com/GabrielMonteroSierra/Processing-Engine.git f:/verilog_sva_gh_scraper/data/full_repos/372105217
git clone --depth 1 --no-tags https://github.com/adnanashraf17501/uvm_dpram.git f:/verilog_sva_gh_scraper/data/full_repos/372138475
git clone --depth 1 --no-tags https://github.com/adnanashraf17501/uvm_APB-AMBA-3.git f:/verilog_sva_gh_scraper/data/full_repos/372140227
git clone --depth 1 --no-tags https://github.com/wu-hu-qi-fei/lab1-cpen311-wu-hu-qi-fei.git f:/verilog_sva_gh_scraper/data/full_repos/369553933
git clone --depth 1 --no-tags https://github.com/carloleo/Embedded-Security.git f:/verilog_sva_gh_scraper/data/full_repos/369318010
git clone --depth 1 --no-tags https://github.com/zappos23/word_deserializer.git f:/verilog_sva_gh_scraper/data/full_repos/367283856
git clone --depth 1 --no-tags https://github.com/serhaterdogan77/BLM202_RISC-V_Proje.git f:/verilog_sva_gh_scraper/data/full_repos/371731864
git clone --depth 1 --no-tags https://github.com/Ryan377/Mips.git f:/verilog_sva_gh_scraper/data/full_repos/378444711
git clone --depth 1 --no-tags https://github.com/Dipeshmkwana/DesignSV.git f:/verilog_sva_gh_scraper/data/full_repos/381428139
git clone --depth 1 --no-tags https://github.com/FlipperCoin/sim3.git f:/verilog_sva_gh_scraper/data/full_repos/380766128
