Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/SJTU/Desktop/Zhou Chenxin/test_dac/dac_multipath_final/ttt_isim_beh.exe" -prj "C:/Users/SJTU/Desktop/Zhou Chenxin/test_dac/dac_multipath_final/ttt_beh.prj" "work.ttt" "work.glbl" 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/SJTU/Desktop/Zhou Chenxin/test_dac/dac_multipath_final/dac.v" into library work
Analyzing Verilog file "C:/Users/SJTU/Desktop/Zhou Chenxin/test_dac/dac_multipath_final/main.v" into library work
Analyzing Verilog file "C:/Users/SJTU/Desktop/Zhou Chenxin/test_dac/dac_multipath_final/ttt.v" into library work
Analyzing Verilog file "D:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module dac
Compiling module main
Compiling module ttt
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\ttt_isim_beh.exe.sim\libPortability.dll".
Compiled 4 Verilog Units
Built simulation executable C:/Users/SJTU/Desktop/Zhou Chenxin/test_dac/dac_multipath_final/ttt_isim_beh.exe
Fuse Memory Usage: 27832 KB
Fuse CPU Usage: 374 ms
