<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2605" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2605{left:96px;bottom:48px;letter-spacing:-0.16px;}
#t2_2605{left:353px;bottom:48px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_2605{left:666px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t4_2605{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_2605{left:558px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.42px;}
#t6_2605{left:96px;bottom:904px;letter-spacing:0.13px;}
#t7_2605{left:96px;bottom:886px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t8_2605{left:96px;bottom:867px;letter-spacing:0.13px;word-spacing:0.01px;}
#t9_2605{left:96px;bottom:849px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ta_2605{left:96px;bottom:831px;letter-spacing:0.13px;}
#tb_2605{left:96px;bottom:812px;letter-spacing:0.11px;}
#tc_2605{left:96px;bottom:788px;letter-spacing:0.13px;word-spacing:0.01px;}
#td_2605{left:118px;bottom:761px;letter-spacing:0.16px;}
#te_2605{left:207px;bottom:761px;letter-spacing:0.12px;word-spacing:-0.03px;}
#tf_2605{left:470px;bottom:761px;letter-spacing:0.11px;word-spacing:-0.05px;}
#tg_2605{left:492px;bottom:761px;letter-spacing:0.11px;word-spacing:0.01px;}
#th_2605{left:650px;bottom:761px;}
#ti_2605{left:663px;bottom:761px;letter-spacing:0.12px;}
#tj_2605{left:118px;bottom:742px;letter-spacing:0.16px;}
#tk_2605{left:207px;bottom:742px;letter-spacing:0.12px;}
#tl_2605{left:470px;bottom:742px;letter-spacing:0.11px;word-spacing:-0.05px;}
#tm_2605{left:492px;bottom:742px;letter-spacing:0.1px;word-spacing:0.01px;}
#tn_2605{left:612px;bottom:742px;}
#to_2605{left:625px;bottom:742px;letter-spacing:0.13px;}
#tp_2605{left:96px;bottom:711px;letter-spacing:0.13px;word-spacing:0.01px;}
#tq_2605{left:118px;bottom:684px;letter-spacing:0.16px;}
#tr_2605{left:233px;bottom:684px;letter-spacing:0.12px;word-spacing:0.02px;}
#ts_2605{left:470px;bottom:684px;letter-spacing:0.03px;}
#tt_2605{left:483px;bottom:684px;letter-spacing:0.12px;}
#tu_2605{left:650px;bottom:684px;}
#tv_2605{left:663px;bottom:684px;letter-spacing:0.12px;}
#tw_2605{left:118px;bottom:666px;letter-spacing:0.16px;}
#tx_2605{left:233px;bottom:666px;letter-spacing:0.12px;word-spacing:0.02px;}
#ty_2605{left:470px;bottom:666px;letter-spacing:0.03px;}
#tz_2605{left:483px;bottom:666px;letter-spacing:0.11px;}
#t10_2605{left:612px;bottom:666px;}
#t11_2605{left:625px;bottom:666px;letter-spacing:0.14px;}
#t12_2605{left:118px;bottom:648px;letter-spacing:0.16px;}
#t13_2605{left:233px;bottom:648px;letter-spacing:0.12px;word-spacing:0.02px;}
#t14_2605{left:470px;bottom:648px;letter-spacing:0.03px;}
#t15_2605{left:483px;bottom:648px;letter-spacing:0.12px;}
#t16_2605{left:650px;bottom:648px;}
#t17_2605{left:663px;bottom:648px;letter-spacing:0.12px;}
#t18_2605{left:96px;bottom:617px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t19_2605{left:96px;bottom:592px;}
#t1a_2605{left:124px;bottom:592px;letter-spacing:0.13px;word-spacing:0.55px;}
#t1b_2605{left:124px;bottom:571px;letter-spacing:0.05px;word-spacing:-0.39px;}
#t1c_2605{left:96px;bottom:543px;}
#t1d_2605{left:124px;bottom:543px;letter-spacing:0.14px;word-spacing:2.41px;}
#t1e_2605{left:124px;bottom:522px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1f_2605{left:96px;bottom:494px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1g_2605{left:96px;bottom:476px;letter-spacing:0.13px;}
#t1h_2605{left:96px;bottom:452px;letter-spacing:0.11px;}
#t1i_2605{left:96px;bottom:433px;letter-spacing:0.13px;word-spacing:-0.05px;}
#t1j_2605{left:96px;bottom:397px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t1k_2605{left:96px;bottom:284px;letter-spacing:0.13px;word-spacing:-0.3px;}
#t1l_2605{left:96px;bottom:265px;letter-spacing:-0.05px;word-spacing:0.1px;}
#t1m_2605{left:96px;bottom:1022px;letter-spacing:0.31px;}
#t1n_2605{left:96px;bottom:993px;letter-spacing:0.27px;}
#t1o_2605{left:96px;bottom:964px;letter-spacing:0.27px;}
#t1p_2605{left:96px;bottom:935px;letter-spacing:0.27px;}
#t1q_2605{left:592px;bottom:1022px;letter-spacing:0.22px;word-spacing:-0.02px;}
#t1r_2605{left:388px;bottom:993px;letter-spacing:0.21px;word-spacing:-0.02px;}
#t1s_2605{left:169px;bottom:363px;letter-spacing:0.14px;}
#t1t_2605{left:287px;bottom:363px;letter-spacing:0.15px;}
#t1u_2605{left:549px;bottom:363px;letter-spacing:0.13px;word-spacing:0.06px;}
#t1v_2605{left:146px;bottom:340px;letter-spacing:0.2px;}
#t1w_2605{left:293px;bottom:340px;letter-spacing:0.17px;}
#t1x_2605{left:352px;bottom:340px;letter-spacing:0.15px;word-spacing:-0.01px;}
#t1y_2605{left:133px;bottom:318px;letter-spacing:0.18px;}
#t1z_2605{left:197px;bottom:318px;letter-spacing:0.14px;}
#t20_2605{left:222px;bottom:318px;letter-spacing:0.2px;}
#t21_2605{left:297px;bottom:318px;letter-spacing:0.2px;}
#t22_2605{left:352px;bottom:318px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t23_2605{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2605{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2605{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_2605{font-size:15px;font-family:Arial_62w;color:#000;}
.s4_2605{font-size:15px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s5_2605{font-size:15px;font-family:Arial_6ah;color:#000;}
.s6_2605{font-size:18px;font-family:sub_TimesNewRoman-Bold_lfb;color:#000;}
.s7_2605{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s8_2605{font-size:24px;font-family:Arial-Bold_62f;color:#000;}
.s9_2605{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.sa_2605{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2605" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: Arial_6ah;
	src: url("fonts/Arial_6ah.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRoman-Bold_lfb;
	src: url("fonts/sub_TimesNewRoman-Bold_lfb.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2605Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2605" style="-webkit-user-select: none;"><object width="935" height="1210" data="2605/2605.svg" type="image/svg+xml" id="pdf2605" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2605" class="t s1_2605">644 </span><span id="t2_2605" class="t s1_2605">VFMSUBSD, VFMSUBnnnSD </span><span id="t3_2605" class="t s1_2605">Instruction Reference </span>
<span id="t4_2605" class="t s1_2605">AMD64 Technology </span><span id="t5_2605" class="t s1_2605">26568—Rev. 3.25—November 2021 </span>
<span id="t6_2605" class="t s2_2605">Multiplies together two double-precision floating-point values and subtracts a third double-precision </span>
<span id="t7_2605" class="t s2_2605">floating-point value from the unrounded product to produce a precise intermediate result. The inter- </span>
<span id="t8_2605" class="t s2_2605">mediate result is then rounded to double-precision based on the mode specified by the MXCSR[RC] </span>
<span id="t9_2605" class="t s2_2605">field and written to the destination register. The role of each of the source operands specified by the </span>
<span id="ta_2605" class="t s2_2605">assembly language prototypes given below is reflected in the vector equation in the comment on the </span>
<span id="tb_2605" class="t s2_2605">right. </span>
<span id="tc_2605" class="t s2_2605">There are two four-operand forms: </span>
<span id="td_2605" class="t s3_2605">VFMSUBSD </span><span id="te_2605" class="t s4_2605">dest, src1, src2/mem, src3 </span><span id="tf_2605" class="t s3_2605">// d</span><span id="tg_2605" class="t s4_2605">est = (src1* src2/mem) </span><span id="th_2605" class="t s5_2605">− </span><span id="ti_2605" class="t s4_2605">src3 </span>
<span id="tj_2605" class="t s3_2605">VFMSUBSD </span><span id="tk_2605" class="t s4_2605">dest, src1, src2, src3/mem </span><span id="tl_2605" class="t s3_2605">// d</span><span id="tm_2605" class="t s4_2605">est = (src1* src2) </span><span id="tn_2605" class="t s5_2605">− </span><span id="to_2605" class="t s4_2605">src3/mem </span>
<span id="tp_2605" class="t s2_2605">and three three-operand forms: </span>
<span id="tq_2605" class="t s3_2605">VFMSUB132SD </span><span id="tr_2605" class="t s4_2605">src1, src2, src3/mem </span><span id="ts_2605" class="t s3_2605">// </span><span id="tt_2605" class="t s4_2605">src1 = (src1* src3/mem) </span><span id="tu_2605" class="t s5_2605">− </span><span id="tv_2605" class="t s4_2605">src2 </span>
<span id="tw_2605" class="t s3_2605">VFMSUB213SD </span><span id="tx_2605" class="t s4_2605">src1, src2, src3/mem </span><span id="ty_2605" class="t s3_2605">// </span><span id="tz_2605" class="t s4_2605">src1 = (src2* src1) </span><span id="t10_2605" class="t s5_2605">− </span><span id="t11_2605" class="t s4_2605">src3/mem </span>
<span id="t12_2605" class="t s3_2605">VFMSUB231SD </span><span id="t13_2605" class="t s4_2605">src1, src2, src3/mem </span><span id="t14_2605" class="t s3_2605">// </span><span id="t15_2605" class="t s4_2605">src1 = (src2* src3/mem) </span><span id="t16_2605" class="t s5_2605">− </span><span id="t17_2605" class="t s4_2605">src1 </span>
<span id="t18_2605" class="t s2_2605">For the four-operand forms, VEX.W determines operand configuration. </span>
<span id="t19_2605" class="t s6_2605">• </span><span id="t1a_2605" class="t s2_2605">When VEX.W = 0, the second source is either a register or 64-bit memory location and the third </span>
<span id="t1b_2605" class="t s2_2605">source is a register. </span>
<span id="t1c_2605" class="t s6_2605">• </span><span id="t1d_2605" class="t s2_2605">When VEX.W = 1, the second source is a register and the third source is a register or 64-bit </span>
<span id="t1e_2605" class="t s2_2605">memory location. </span>
<span id="t1f_2605" class="t s2_2605">For the three-operand forms, VEX.W is 1. The first and second operands are registers and the third </span>
<span id="t1g_2605" class="t s2_2605">operand is either a register or a memory location. </span>
<span id="t1h_2605" class="t s2_2605">The destination is an XMM register. When the result is written to the destination XMM register, bits </span>
<span id="t1i_2605" class="t s2_2605">[127:64] of the destination and bits [255:128] of the corresponding YMM register are cleared. </span>
<span id="t1j_2605" class="t s7_2605">Instruction Support </span>
<span id="t1k_2605" class="t s2_2605">For more on using the CPUID instruction to obtain processor feature support information, see Appen- </span>
<span id="t1l_2605" class="t s2_2605">dix E of Volume 3. </span>
<span id="t1m_2605" class="t s8_2605">VFMSUBSD </span>
<span id="t1n_2605" class="t s8_2605">VFMSUB132SD </span>
<span id="t1o_2605" class="t s8_2605">VFMSUB213SD </span>
<span id="t1p_2605" class="t s8_2605">VFMSUB231SD </span>
<span id="t1q_2605" class="t s8_2605">Multiply and Subtract </span>
<span id="t1r_2605" class="t s8_2605">Scalar Double-Precision Floating-Point </span>
<span id="t1s_2605" class="t s9_2605">Form </span><span id="t1t_2605" class="t s9_2605">Subset </span><span id="t1u_2605" class="t s9_2605">Feature Flag </span>
<span id="t1v_2605" class="t s3_2605">VFMSUBSD </span><span id="t1w_2605" class="t s3_2605">FMA4 </span><span id="t1x_2605" class="t s3_2605">CPUID Fn8000_0001_ECX[FMA4] (bit 16) </span>
<span id="t1y_2605" class="t s3_2605">VFMSUB</span><span id="t1z_2605" class="t s4_2605">nnn</span><span id="t20_2605" class="t s3_2605">SD </span><span id="t21_2605" class="t s3_2605">FMA </span><span id="t22_2605" class="t s3_2605">CPUID Fn0000_0001_ECX[FMA] (bit 12) </span>
<span id="t23_2605" class="t sa_2605">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
