{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1396834490182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1396834490182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 07 09:34:40 2014 " "Processing started: Mon Apr 07 09:34:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1396834490182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1396834490182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab3_121220307_ARM32 -c lab3_121220307_ARM32 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab3_121220307_ARM32 -c lab3_121220307_ARM32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1396834490182 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1396834493823 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_121220307_ARM32_7_1200mv_85c_slow.vo F:/lab3_121220307_ARM32/simulation/modelsim/ simulation " "Generated file lab3_121220307_ARM32_7_1200mv_85c_slow.vo in folder \"F:/lab3_121220307_ARM32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396834494198 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1396834494307 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_121220307_ARM32_7_1200mv_0c_slow.vo F:/lab3_121220307_ARM32/simulation/modelsim/ simulation " "Generated file lab3_121220307_ARM32_7_1200mv_0c_slow.vo in folder \"F:/lab3_121220307_ARM32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396834494651 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1396834494760 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_121220307_ARM32_min_1200mv_0c_fast.vo F:/lab3_121220307_ARM32/simulation/modelsim/ simulation " "Generated file lab3_121220307_ARM32_min_1200mv_0c_fast.vo in folder \"F:/lab3_121220307_ARM32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396834495151 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1396834495291 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_121220307_ARM32.vo F:/lab3_121220307_ARM32/simulation/modelsim/ simulation " "Generated file lab3_121220307_ARM32.vo in folder \"F:/lab3_121220307_ARM32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396834495635 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_121220307_ARM32_7_1200mv_85c_v_slow.sdo F:/lab3_121220307_ARM32/simulation/modelsim/ simulation " "Generated file lab3_121220307_ARM32_7_1200mv_85c_v_slow.sdo in folder \"F:/lab3_121220307_ARM32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396834496088 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_121220307_ARM32_7_1200mv_0c_v_slow.sdo F:/lab3_121220307_ARM32/simulation/modelsim/ simulation " "Generated file lab3_121220307_ARM32_7_1200mv_0c_v_slow.sdo in folder \"F:/lab3_121220307_ARM32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396834496479 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_121220307_ARM32_min_1200mv_0c_v_fast.sdo F:/lab3_121220307_ARM32/simulation/modelsim/ simulation " "Generated file lab3_121220307_ARM32_min_1200mv_0c_v_fast.sdo in folder \"F:/lab3_121220307_ARM32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396834496854 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_121220307_ARM32_v.sdo F:/lab3_121220307_ARM32/simulation/modelsim/ simulation " "Generated file lab3_121220307_ARM32_v.sdo in folder \"F:/lab3_121220307_ARM32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396834497260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1396834497417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 07 09:34:57 2014 " "Processing ended: Mon Apr 07 09:34:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1396834497417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1396834497417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1396834497417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1396834497417 ""}
