DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "IO"
duLibraryName "idx_fpga_lib"
duName "subbus_io"
elements [
]
mwi 0
uid 137,0
)
(Instance
name "addr"
duLibraryName "idx_fpga_lib"
duName "qclic_addr"
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "BASE_ADDR"
)
]
mwi 0
uid 195,0
)
(Instance
name "engine"
duLibraryName "idx_fpga_lib"
duName "qclic_engine"
elements [
]
mwi 0
uid 253,0
)
(Instance
name "bio_sclk"
duLibraryName "idx_fpga_lib"
duName "qclic_bio"
elements [
]
mwi 0
uid 477,0
)
(Instance
name "bio_sdata"
duLibraryName "idx_fpga_lib"
duName "qclic_bio"
elements [
]
mwi 0
uid 527,0
)
(Instance
name "ram"
duLibraryName "idx_fpga_lib"
duName "qclic_ram"
elements [
]
mwi 0
uid 563,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2010.3 (Build 21)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\qclictrl\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\qclictrl\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\qclictrl"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\qclictrl"
)
(vvPair
variable "date"
value "12/13/2011"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "13"
)
(vvPair
variable "entity_name"
value "qclictrl"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "12"
)
(vvPair
variable "module_name"
value "qclictrl"
)
(vvPair
variable "month"
value "Dec"
)
(vvPair
variable "month_long"
value "December"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\qclictrl\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\qclictrl\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:/modeltech_10.0c/win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:34:16"
)
(vvPair
variable "unit"
value "qclictrl"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2010.3 (Build 21)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,63000,65000,64000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,63000,57000,64000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "65000,59000,69000,60000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "65200,59000,68200,60000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,61000,65000,62000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,61000,58200,62000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,61000,48000,62000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,61000,46300,62000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "65000,60000,85000,64000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "65200,60200,74400,61200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "69000,59000,85000,60000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "69200,59000,72400,60000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,59000,65000,61000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "51150,59500,57850,60500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,62000,48000,63000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,62000,46300,63000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,63000,48000,64000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,63000,46900,64000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,62000,65000,63000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,62000,58100,63000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "44000,59000,85000,64000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 137,0
optionalChildren [
*13 (CptPort
uid 109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 110,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,26625,15000,27375"
)
tg (CPTG
uid 111,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
font "arial,8,0"
)
xt "16000,26500,18600,27500"
st "ExpRd"
blo "16000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 1
)
)
)
*14 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,27625,15000,28375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
font "arial,8,0"
)
xt "16000,27500,18600,28500"
st "ExpWr"
blo "16000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 2
)
)
)
*15 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 118,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,25625,15000,26375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
font "arial,8,0"
)
xt "16000,25500,18800,26500"
st "ExpAck"
blo "16000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 3
)
)
)
*16 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,28625,15000,29375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
font "arial,8,0"
)
xt "16000,28500,18000,29500"
st "F8M"
blo "16000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 4
)
)
)
*17 (CptPort
uid 125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23000,28625,23750,29375"
)
tg (CPTG
uid 127,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 128,0
va (VaSet
font "arial,8,0"
)
xt "19700,28500,22000,29500"
st "RdEn"
ju 2
blo "22000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdEn"
t "std_ulogic"
o 5
)
)
)
*18 (CptPort
uid 129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 130,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23000,29625,23750,30375"
)
tg (CPTG
uid 131,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 132,0
va (VaSet
font "arial,8,0"
)
xt "19700,29500,22000,30500"
st "WrEn"
ju 2
blo "22000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WrEn"
t "std_ulogic"
o 6
)
)
)
*19 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,29625,15000,30375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 136,0
va (VaSet
font "arial,8,0"
)
xt "16000,29500,18200,30500"
st "BdEn"
blo "16000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "BdEn"
t "std_ulogic"
o 7
)
)
)
]
shape (Rectangle
uid 138,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,25000,23000,32000"
)
ttg (MlTextGroup
uid 139,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*20 (Text
uid 140,0
va (VaSet
font "arial,8,1"
)
xt "16350,32000,21650,33000"
st "idx_fpga_lib"
blo "16350,32800"
tm "BdLibraryNameMgr"
)
*21 (Text
uid 141,0
va (VaSet
font "arial,8,1"
)
xt "16350,33000,20650,34000"
st "subbus_io"
blo "16350,33800"
tm "CptNameMgr"
)
*22 (Text
uid 142,0
va (VaSet
font "arial,8,1"
)
xt "16350,34000,17550,35000"
st "IO"
blo "16350,34800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 143,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 144,0
text (MLText
uid 145,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,26000,19000,26000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 146,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "15250,30250,16750,31750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*23 (Net
uid 147,0
decl (Decl
n "ExpRd"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 148,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,34500,3600"
st "ExpRd     : std_ulogic
"
)
)
*24 (PortIoIn
uid 153,0
shape (CompositeShape
uid 154,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 155,0
sl 0
ro 270
xt "8000,26625,9500,27375"
)
(Line
uid 156,0
sl 0
ro 270
xt "9500,27000,10000,27000"
pts [
"9500,27000"
"10000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 157,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 158,0
va (VaSet
font "arial,8,0"
)
xt "4400,26500,7000,27500"
st "ExpRd"
ju 2
blo "7000,27300"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 159,0
decl (Decl
n "ExpWr"
t "std_ulogic"
o 2
suid 2,0
)
declText (MLText
uid 160,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,34500,4400"
st "ExpWr     : std_ulogic
"
)
)
*26 (PortIoIn
uid 165,0
shape (CompositeShape
uid 166,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 167,0
sl 0
ro 270
xt "8000,27625,9500,28375"
)
(Line
uid 168,0
sl 0
ro 270
xt "9500,28000,10000,28000"
pts [
"9500,28000"
"10000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 169,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 170,0
va (VaSet
font "arial,8,0"
)
xt "4400,27500,7000,28500"
st "ExpWr"
ju 2
blo "7000,28300"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 171,0
decl (Decl
n "F8M"
t "std_ulogic"
o 3
suid 3,0
)
declText (MLText
uid 172,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,34500,5200"
st "F8M       : std_ulogic
"
)
)
*28 (PortIoIn
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "8000,28625,9500,29375"
)
(Line
uid 180,0
sl 0
ro 270
xt "9500,29000,10000,29000"
pts [
"9500,29000"
"10000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
font "arial,8,0"
)
xt "5000,28500,7000,29500"
st "F8M"
ju 2
blo "7000,29300"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 183,0
decl (Decl
n "ExpAck"
t "std_ulogic"
o 4
suid 4,0
)
declText (MLText
uid 184,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,34500,7600"
st "ExpAck    : std_ulogic
"
)
)
*30 (PortIoOut
uid 189,0
shape (CompositeShape
uid 190,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 191,0
sl 0
ro 90
xt "8000,25625,9500,26375"
)
(Line
uid 192,0
sl 0
ro 90
xt "9500,26000,10000,26000"
pts [
"10000,26000"
"9500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 193,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 194,0
va (VaSet
font "arial,8,0"
)
xt "4200,25500,7000,26500"
st "ExpAck"
ju 2
blo "7000,26300"
tm "WireNameMgr"
)
)
)
*31 (Blk
uid 195,0
shape (Rectangle
uid 196,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "15000,37000,23000,42000"
)
ttg (MlTextGroup
uid 197,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*32 (Text
uid 198,0
va (VaSet
font "arial,8,1"
)
xt "16350,37500,21650,38500"
st "idx_fpga_lib"
blo "16350,38300"
tm "BdLibraryNameMgr"
)
*33 (Text
uid 199,0
va (VaSet
font "arial,8,1"
)
xt "16350,38500,20950,39500"
st "qclic_addr"
blo "16350,39300"
tm "BlkNameMgr"
)
*34 (Text
uid 200,0
va (VaSet
font "arial,8,1"
)
xt "16350,39500,18450,40500"
st "addr"
blo "16350,40300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 201,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 202,0
text (MLText
uid 203,0
va (VaSet
font "Courier New,8,0"
)
xt "16350,50500,48350,51300"
st "BASE_ADDR = BASE_ADDR    ( std_logic_vector(15 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "BASE_ADDR"
)
]
)
viewicon (ZoomableIcon
uid 204,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "15250,40250,16750,41750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*35 (PortIoIn
uid 213,0
shape (CompositeShape
uid 214,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 215,0
sl 0
ro 270
xt "8000,38625,9500,39375"
)
(Line
uid 216,0
sl 0
ro 270
xt "9500,39000,10000,39000"
pts [
"9500,39000"
"10000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 217,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 218,0
va (VaSet
font "arial,8,0"
)
xt "5000,38500,7000,39500"
st "Addr"
ju 2
blo "7000,39300"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 219,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 6,0
)
declText (MLText
uid 220,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,44500,2800"
st "Addr      : std_logic_vector(15 DOWNTO 0)
"
)
)
*37 (Net
uid 221,0
decl (Decl
n "BdEn"
t "std_ulogic"
o 6
suid 7,0
)
declText (MLText
uid 222,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,38000,12600"
st "SIGNAL BdEn      : std_ulogic
"
)
)
*38 (Net
uid 251,0
decl (Decl
n "cmd"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 7
suid 9,0
)
declText (MLText
uid 252,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,47500,15000"
st "SIGNAL cmd       : std_logic_vector(2 DOWNTO 0)
"
)
)
*39 (Blk
uid 253,0
shape (Rectangle
uid 254,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "40000,28000,48000,38000"
)
ttg (MlTextGroup
uid 255,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 256,0
va (VaSet
font "arial,8,1"
)
xt "41350,31500,46650,32500"
st "idx_fpga_lib"
blo "41350,32300"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 257,0
va (VaSet
font "arial,8,1"
)
xt "41350,32500,46750,33500"
st "qclic_engine"
blo "41350,33300"
tm "BlkNameMgr"
)
*42 (Text
uid 258,0
va (VaSet
font "arial,8,1"
)
xt "41350,33500,44250,34500"
st "engine"
blo "41350,34300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 259,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 260,0
text (MLText
uid 261,0
va (VaSet
font "Courier New,8,0"
)
xt "41350,41500,41350,41500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 262,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "40250,36250,41750,37750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*43 (PortIoIn
uid 271,0
shape (CompositeShape
uid 272,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 273,0
sl 0
ro 270
xt "33000,35625,34500,36375"
)
(Line
uid 274,0
sl 0
ro 270
xt "34500,36000,35000,36000"
pts [
"34500,36000"
"35000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 275,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 276,0
va (VaSet
font "arial,8,0"
)
xt "30700,35500,32000,36500"
st "rst"
ju 2
blo "32000,36300"
tm "WireNameMgr"
)
)
)
*44 (Net
uid 277,0
decl (Decl
n "rst"
t "std_ulogic"
o 8
suid 11,0
)
declText (MLText
uid 278,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,34500,6800"
st "rst       : std_ulogic
"
)
)
*45 (PortIoIn
uid 295,0
shape (CompositeShape
uid 296,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 297,0
sl 0
ro 270
xt "32000,31625,33500,32375"
)
(Line
uid 298,0
sl 0
ro 270
xt "33500,32000,34000,32000"
pts [
"33500,32000"
"34000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 299,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 300,0
va (VaSet
font "arial,8,0"
)
xt "28300,31500,31000,32500"
st "WData"
ju 2
blo "31000,32300"
tm "WireNameMgr"
)
)
)
*46 (Net
uid 301,0
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 13,0
)
declText (MLText
uid 302,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,44500,6000"
st "WData     : std_logic_vector(15 DOWNTO 0)
"
)
)
*47 (PortIoOut
uid 311,0
shape (CompositeShape
uid 312,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 313,0
sl 0
ro 90
xt "32000,32625,33500,33375"
)
(Line
uid 314,0
sl 0
ro 90
xt "33500,33000,34000,33000"
pts [
"34000,33000"
"33500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 315,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 316,0
va (VaSet
font "arial,8,0"
)
xt "28400,32500,31000,33500"
st "RData"
ju 2
blo "31000,33300"
tm "WireNameMgr"
)
)
)
*48 (Net
uid 317,0
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 15,0
)
declText (MLText
uid 318,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,44500,9200"
st "RData     : std_logic_vector(15 DOWNTO 0)
"
)
)
*49 (Net
uid 319,0
decl (Decl
n "WrEn"
t "std_ulogic"
o 11
suid 16,0
)
declText (MLText
uid 320,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,38000,14200"
st "SIGNAL WrEn      : std_ulogic
"
)
)
*50 (Net
uid 327,0
decl (Decl
n "RdEn"
t "std_ulogic"
o 12
suid 17,0
)
declText (MLText
uid 328,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,38000,13400"
st "SIGNAL RdEn      : std_ulogic
"
)
)
*51 (PortIoOut
uid 371,0
shape (CompositeShape
uid 372,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 373,0
sl 0
ro 270
xt "50500,36625,52000,37375"
)
(Line
uid 374,0
sl 0
ro 270
xt "50000,37000,50500,37000"
pts [
"50000,37000"
"50500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 375,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 376,0
va (VaSet
font "arial,8,0"
)
xt "52000,36500,54600,37500"
st "QSync"
blo "52000,37300"
tm "WireNameMgr"
)
)
)
*52 (Net
uid 381,0
decl (Decl
n "QSync"
t "std_ulogic"
o 15
suid 23,0
)
declText (MLText
uid 382,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,34500,8400"
st "QSync     : std_ulogic
"
)
)
*53 (Net
uid 433,0
decl (Decl
n "qsclk_o"
t "std_ulogic"
o 13
suid 25,0
)
declText (MLText
uid 434,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,38000,16600"
st "SIGNAL qsclk_o   : std_ulogic
"
)
)
*54 (Net
uid 435,0
decl (Decl
n "qsclk_i"
t "std_ulogic"
o 16
suid 26,0
)
declText (MLText
uid 436,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,38000,15800"
st "SIGNAL qsclk_i   : std_ulogic
"
)
)
*55 (PortIoInOut
uid 459,0
shape (CompositeShape
uid 460,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 461,0
sl 0
xt "62500,29625,64000,30375"
)
(Line
uid 462,0
sl 0
xt "62000,30000,62500,30000"
pts [
"62000,30000"
"62500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 463,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 464,0
va (VaSet
font "arial,8,0"
)
xt "65000,29500,67600,30500"
st "QSClk"
blo "65000,30300"
tm "WireNameMgr"
)
)
)
*56 (SaComponent
uid 477,0
optionalChildren [
*57 (CptPort
uid 487,0
ps "OnEdgeStrategy"
shape (Triangle
uid 488,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,29625,56000,30375"
)
tg (CPTG
uid 489,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 490,0
va (VaSet
font "arial,8,0"
)
xt "57000,29500,57600,30500"
st "i"
blo "57000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i"
t "std_ulogic"
o 3
)
)
)
*58 (CptPort
uid 491,0
ps "OnEdgeStrategy"
shape (Diamond
uid 492,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,29625,60750,30375"
)
tg (CPTG
uid 493,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 494,0
va (VaSet
font "arial,8,0"
)
xt "58000,29500,59000,30500"
st "io"
ju 2
blo "59000,30300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "io"
t "std_logic"
o 2
)
)
)
*59 (CptPort
uid 495,0
ps "OnEdgeStrategy"
shape (Triangle
uid 496,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,28625,56000,29375"
)
tg (CPTG
uid 497,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 498,0
va (VaSet
font "arial,8,0"
)
xt "57000,28500,57800,29500"
st "o"
blo "57000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "o"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 478,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "56000,28000,60000,32000"
)
oxt "15000,6000,19000,10000"
ttg (MlTextGroup
uid 479,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 480,0
va (VaSet
font "arial,8,1"
)
xt "56350,25000,61650,26000"
st "idx_fpga_lib"
blo "56350,25800"
tm "BdLibraryNameMgr"
)
*61 (Text
uid 481,0
va (VaSet
font "arial,8,1"
)
xt "56350,26000,60050,27000"
st "qclic_bio"
blo "56350,26800"
tm "CptNameMgr"
)
*62 (Text
uid 482,0
va (VaSet
font "arial,8,1"
)
xt "56350,27000,59750,28000"
st "bio_sclk"
blo "56350,27800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 483,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 484,0
text (MLText
uid 485,0
va (VaSet
font "Courier New,8,0"
)
xt "34000,26800,34000,26800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 486,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "56250,30250,57750,31750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*63 (Net
uid 511,0
decl (Decl
n "QSClk"
t "std_logic"
o 17
suid 30,0
)
declText (MLText
uid 512,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,34000,10000"
st "QSClk     : std_logic
"
)
)
*64 (SaComponent
uid 527,0
optionalChildren [
*65 (CptPort
uid 515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 516,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,33625,56000,34375"
)
tg (CPTG
uid 517,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 518,0
va (VaSet
font "arial,8,0"
)
xt "57000,33500,57800,34500"
st "o"
blo "57000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "o"
t "std_ulogic"
o 1
)
)
)
*66 (CptPort
uid 519,0
ps "OnEdgeStrategy"
shape (Diamond
uid 520,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,34625,60750,35375"
)
tg (CPTG
uid 521,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 522,0
va (VaSet
font "arial,8,0"
)
xt "58000,34500,59000,35500"
st "io"
ju 2
blo "59000,35300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "io"
t "std_logic"
o 2
)
)
)
*67 (CptPort
uid 523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 524,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,34625,56000,35375"
)
tg (CPTG
uid 525,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 526,0
va (VaSet
font "arial,8,0"
)
xt "57000,34500,57600,35500"
st "i"
blo "57000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 528,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "56000,33000,60000,37000"
)
ttg (MlTextGroup
uid 529,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
uid 530,0
va (VaSet
font "arial,8,1"
)
xt "56350,37000,61650,38000"
st "idx_fpga_lib"
blo "56350,37800"
tm "BdLibraryNameMgr"
)
*69 (Text
uid 531,0
va (VaSet
font "arial,8,1"
)
xt "56350,38000,60050,39000"
st "qclic_bio"
blo "56350,38800"
tm "CptNameMgr"
)
*70 (Text
uid 532,0
va (VaSet
font "arial,8,1"
)
xt "56350,39000,60350,40000"
st "bio_sdata"
blo "56350,39800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 533,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 534,0
text (MLText
uid 535,0
va (VaSet
font "Courier New,8,0"
)
xt "60000,33000,60000,33000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 536,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "56250,35250,57750,36750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*71 (Net
uid 545,0
decl (Decl
n "qsdata_o"
t "std_ulogic"
o 14
suid 32,0
)
declText (MLText
uid 546,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17400,38000,18200"
st "SIGNAL qsdata_o  : std_ulogic
"
)
)
*72 (Net
uid 547,0
decl (Decl
n "qsdata_i"
t "std_ulogic"
o 18
suid 33,0
)
declText (MLText
uid 548,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16600,38000,17400"
st "SIGNAL qsdata_i  : std_ulogic
"
)
)
*73 (PortIoInOut
uid 555,0
shape (CompositeShape
uid 556,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 557,0
sl 0
xt "62500,34625,64000,35375"
)
(Line
uid 558,0
sl 0
xt "62000,35000,62500,35000"
pts [
"62000,35000"
"62500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 559,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 560,0
va (VaSet
font "arial,8,0"
)
xt "65000,34500,68100,35500"
st "QSData"
blo "65000,35300"
tm "WireNameMgr"
)
)
)
*74 (Net
uid 561,0
decl (Decl
n "QSData"
t "std_logic"
o 19
suid 35,0
)
declText (MLText
uid 562,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,34000,10800"
st "QSData    : std_logic
"
)
)
*75 (Blk
uid 563,0
shape (Rectangle
uid 564,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "56000,41000,64000,49000"
)
ttg (MlTextGroup
uid 565,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 566,0
va (VaSet
font "arial,8,1"
)
xt "57350,42500,62650,43500"
st "idx_fpga_lib"
blo "57350,43300"
tm "BdLibraryNameMgr"
)
*77 (Text
uid 567,0
va (VaSet
font "arial,8,1"
)
xt "57350,43500,61250,44500"
st "qclic_ram"
blo "57350,44300"
tm "BlkNameMgr"
)
*78 (Text
uid 568,0
va (VaSet
font "arial,8,1"
)
xt "57350,44500,59150,45500"
st "ram"
blo "57350,45300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 569,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 570,0
text (MLText
uid 571,0
va (VaSet
font "Courier New,8,0"
)
xt "57350,50500,57350,50500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 572,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "56250,47250,57750,48750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"rRd"
"rWr"
"raddr"
"ram_wdata"
"ram_rdata"
"F8M"
"rst"
]
)
*79 (Net
uid 583,0
decl (Decl
n "raddr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 20
suid 37,0
)
declText (MLText
uid 584,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19800,47500,20600"
st "SIGNAL raddr     : std_logic_vector(6 DOWNTO 0)
"
)
)
*80 (Net
uid 625,0
decl (Decl
n "rRd"
t "std_ulogic"
o 24
suid 42,0
)
declText (MLText
uid 626,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18200,38000,19000"
st "SIGNAL rRd       : std_ulogic
"
)
)
*81 (Net
uid 627,0
decl (Decl
n "rWr"
t "std_ulogic"
o 23
suid 43,0
)
declText (MLText
uid 628,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19000,38000,19800"
st "SIGNAL rWr       : std_ulogic
"
)
)
*82 (Net
uid 633,0
decl (Decl
n "ram_wdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 21
suid 46,0
)
declText (MLText
uid 634,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21400,48000,22200"
st "SIGNAL ram_wdata : std_logic_vector(15 DOWNTO 0)
"
)
)
*83 (Net
uid 635,0
decl (Decl
n "ram_rdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 47,0
)
declText (MLText
uid 636,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20600,48000,21400"
st "SIGNAL ram_rdata : std_logic_vector(15 DOWNTO 0)
"
)
)
*84 (Wire
uid 149,0
shape (OrthoPolyLine
uid 150,0
va (VaSet
vasetType 3
)
xt "10000,27000,14250,27000"
pts [
"14250,27000"
"10000,27000"
]
)
start &13
end &24
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 152,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "9250,26000,11850,27000"
st "ExpRd"
blo "9250,26800"
tm "WireNameMgr"
)
)
on &23
)
*85 (Wire
uid 161,0
shape (OrthoPolyLine
uid 162,0
va (VaSet
vasetType 3
)
xt "10000,28000,14250,28000"
pts [
"14250,28000"
"10000,28000"
]
)
start &14
end &26
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 163,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 164,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "10250,27000,12850,28000"
st "ExpWr"
blo "10250,27800"
tm "WireNameMgr"
)
)
on &25
)
*86 (Wire
uid 173,0
optionalChildren [
*87 (BdJunction
uid 285,0
ps "OnConnectorStrategy"
shape (Circle
uid 286,0
va (VaSet
vasetType 1
)
xt "12600,28600,13400,29400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 174,0
va (VaSet
vasetType 3
)
xt "10000,29000,14250,29000"
pts [
"14250,29000"
"10000,29000"
]
)
start &16
end &28
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 176,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "11250,28000,13250,29000"
st "F8M"
blo "11250,28800"
tm "WireNameMgr"
)
)
on &27
)
*88 (Wire
uid 185,0
shape (OrthoPolyLine
uid 186,0
va (VaSet
vasetType 3
)
xt "10000,26000,14250,26000"
pts [
"14250,26000"
"10000,26000"
]
)
start &15
end &30
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "7750,25000,10550,26000"
st "ExpAck"
blo "7750,25800"
tm "WireNameMgr"
)
)
on &29
)
*89 (Wire
uid 207,0
shape (OrthoPolyLine
uid 208,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,39000,15000,39000"
pts [
"10000,39000"
"15000,39000"
]
)
start &35
end &31
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 212,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "12000,38000,14000,39000"
st "Addr"
blo "12000,38800"
tm "WireNameMgr"
)
)
on &36
)
*90 (Wire
uid 223,0
shape (OrthoPolyLine
uid 224,0
va (VaSet
vasetType 3
)
xt "10000,30000,25000,39000"
pts [
"14250,30000"
"10000,30000"
"10000,36000"
"25000,36000"
"25000,39000"
"23000,39000"
]
)
start &19
end &31
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 228,0
va (VaSet
font "arial,8,0"
)
xt "10000,29000,12200,30000"
st "BdEn"
blo "10000,29800"
tm "WireNameMgr"
)
)
on &37
)
*91 (Wire
uid 243,0
shape (OrthoPolyLine
uid 244,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "23000,34000,40000,40000"
pts [
"23000,40000"
"27000,40000"
"27000,34000"
"40000,34000"
]
)
start &31
end &39
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 250,0
va (VaSet
font "arial,8,0"
)
xt "34000,33000,38400,34000"
st "cmd : (2:0)"
blo "34000,33800"
tm "WireNameMgr"
)
)
on &38
)
*92 (Wire
uid 265,0
shape (OrthoPolyLine
uid 266,0
va (VaSet
vasetType 3
)
xt "35000,36000,40000,36000"
pts [
"35000,36000"
"40000,36000"
]
)
start &43
end &39
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 269,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 270,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37000,35000,38300,36000"
st "rst"
blo "37000,35800"
tm "WireNameMgr"
)
)
on &44
)
*93 (Wire
uid 279,0
optionalChildren [
*94 (BdJunction
uid 659,0
ps "OnConnectorStrategy"
shape (Circle
uid 660,0
va (VaSet
vasetType 1
)
xt "28600,34600,29400,35400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 280,0
va (VaSet
vasetType 3
)
xt "13000,29000,40000,35000"
pts [
"13000,29000"
"13000,35000"
"40000,35000"
]
)
start &87
end &39
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 284,0
va (VaSet
font "arial,8,0"
)
xt "37000,34000,39000,35000"
st "F8M"
blo "37000,34800"
tm "WireNameMgr"
)
)
on &27
)
*95 (Wire
uid 289,0
shape (OrthoPolyLine
uid 290,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,32000,40000,32000"
pts [
"34000,32000"
"40000,32000"
]
)
start &45
end &39
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "36000,31000,38700,32000"
st "WData"
blo "36000,31800"
tm "WireNameMgr"
)
)
on &46
)
*96 (Wire
uid 305,0
shape (OrthoPolyLine
uid 306,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,33000,40000,33000"
pts [
"40000,33000"
"34000,33000"
]
)
start &39
end &47
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 310,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "34000,32000,36600,33000"
st "RData"
blo "34000,32800"
tm "WireNameMgr"
)
)
on &48
)
*97 (Wire
uid 321,0
shape (OrthoPolyLine
uid 322,0
va (VaSet
vasetType 3
)
xt "23750,30000,40000,30000"
pts [
"23750,30000"
"40000,30000"
]
)
start &18
end &39
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 326,0
va (VaSet
font "arial,8,0"
)
xt "25000,29000,27300,30000"
st "WrEn"
blo "25000,29800"
tm "WireNameMgr"
)
)
on &49
)
*98 (Wire
uid 329,0
shape (OrthoPolyLine
uid 330,0
va (VaSet
vasetType 3
)
xt "23750,29000,40000,29000"
pts [
"23750,29000"
"40000,29000"
]
)
start &17
end &39
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 333,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334,0
va (VaSet
font "arial,8,0"
)
xt "25000,28000,27300,29000"
st "RdEn"
blo "25000,28800"
tm "WireNameMgr"
)
)
on &50
)
*99 (Wire
uid 337,0
shape (OrthoPolyLine
uid 338,0
va (VaSet
vasetType 3
)
xt "48000,29000,55250,29000"
pts [
"48000,29000"
"55250,29000"
]
)
start &39
end &59
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 342,0
va (VaSet
font "arial,8,0"
)
xt "49000,28000,52000,29000"
st "qsclk_o"
blo "49000,28800"
tm "WireNameMgr"
)
)
on &53
)
*100 (Wire
uid 351,0
shape (OrthoPolyLine
uid 352,0
va (VaSet
vasetType 3
)
xt "48000,34000,55250,34000"
pts [
"48000,34000"
"55250,34000"
]
)
start &39
end &65
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 356,0
va (VaSet
font "arial,8,0"
)
xt "49000,33000,52500,34000"
st "qsdata_o"
blo "49000,33800"
tm "WireNameMgr"
)
)
on &71
)
*101 (Wire
uid 365,0
shape (OrthoPolyLine
uid 366,0
va (VaSet
vasetType 3
)
xt "48000,37000,50000,37000"
pts [
"48000,37000"
"50000,37000"
]
)
start &39
end &51
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 370,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "47000,36000,49600,37000"
st "QSync"
blo "47000,36800"
tm "WireNameMgr"
)
)
on &52
)
*102 (Wire
uid 425,0
shape (OrthoPolyLine
uid 426,0
va (VaSet
vasetType 3
)
xt "48000,30000,55250,30000"
pts [
"55250,30000"
"48000,30000"
]
)
start &57
end &39
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 432,0
va (VaSet
font "arial,8,0"
)
xt "49000,29000,51800,30000"
st "qsclk_i"
blo "49000,29800"
tm "WireNameMgr"
)
)
on &54
)
*103 (Wire
uid 507,0
shape (OrthoPolyLine
uid 508,0
va (VaSet
vasetType 3
)
xt "60750,30000,62000,30000"
pts [
"60750,30000"
"62000,30000"
]
)
start &58
end &55
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 510,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "60750,29000,63350,30000"
st "QSClk"
blo "60750,29800"
tm "WireNameMgr"
)
)
on &63
)
*104 (Wire
uid 539,0
shape (OrthoPolyLine
uid 540,0
va (VaSet
vasetType 3
)
xt "48000,35000,55250,35000"
pts [
"55250,35000"
"48000,35000"
]
)
start &67
end &39
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 544,0
va (VaSet
font "arial,8,0"
)
xt "49000,34000,52300,35000"
st "qsdata_i"
blo "49000,34800"
tm "WireNameMgr"
)
)
on &72
)
*105 (Wire
uid 551,0
shape (OrthoPolyLine
uid 552,0
va (VaSet
vasetType 3
)
xt "60750,35000,62000,35000"
pts [
"60750,35000"
"62000,35000"
]
)
start &66
end &73
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 554,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "62750,34000,65850,35000"
st "QSData"
blo "62750,34800"
tm "WireNameMgr"
)
)
on &74
)
*106 (Wire
uid 575,0
shape (OrthoPolyLine
uid 576,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,38000,56000,42000"
pts [
"47000,38000"
"47000,42000"
"56000,42000"
]
)
start &39
end &75
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 582,0
va (VaSet
font "arial,8,0"
)
xt "47000,41000,51800,42000"
st "raddr : (6:0)"
blo "47000,41800"
tm "WireNameMgr"
)
)
on &79
)
*107 (Wire
uid 587,0
shape (OrthoPolyLine
uid 588,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46000,38000,56000,43000"
pts [
"46000,38000"
"46000,43000"
"56000,43000"
]
)
start &39
end &75
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 594,0
va (VaSet
font "arial,8,0"
)
xt "47000,42000,54000,43000"
st "ram_wdata : (15:0)"
blo "47000,42800"
tm "WireNameMgr"
)
)
on &82
)
*108 (Wire
uid 597,0
shape (OrthoPolyLine
uid 598,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45000,38000,56000,44000"
pts [
"56000,44000"
"45000,44000"
"45000,38000"
]
)
start &75
end &39
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 604,0
va (VaSet
font "arial,8,0"
)
xt "47000,43000,53800,44000"
st "ram_rdata : (15:0)"
blo "47000,43800"
tm "WireNameMgr"
)
)
on &83
)
*109 (Wire
uid 607,0
shape (OrthoPolyLine
uid 608,0
va (VaSet
vasetType 3
)
xt "44000,38000,56000,45000"
pts [
"44000,38000"
"44000,45000"
"56000,45000"
]
)
start &39
end &75
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 613,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 614,0
va (VaSet
font "arial,8,0"
)
xt "47000,44000,48700,45000"
st "rWr"
blo "47000,44800"
tm "WireNameMgr"
)
)
on &81
)
*110 (Wire
uid 617,0
shape (OrthoPolyLine
uid 618,0
va (VaSet
vasetType 3
)
xt "43000,38000,56000,46000"
pts [
"43000,38000"
"43000,46000"
"56000,46000"
]
)
start &39
end &75
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 624,0
va (VaSet
font "arial,8,0"
)
xt "47000,45000,48700,46000"
st "rRd"
blo "47000,45800"
tm "WireNameMgr"
)
)
on &80
)
*111 (Wire
uid 653,0
shape (OrthoPolyLine
uid 654,0
va (VaSet
vasetType 3
)
xt "29000,35000,56000,47000"
pts [
"29000,35000"
"29000,47000"
"56000,47000"
]
)
start &94
end &75
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 658,0
va (VaSet
font "arial,8,0"
)
xt "47000,46000,49000,47000"
st "F8M"
blo "47000,46800"
tm "WireNameMgr"
)
)
on &27
)
*112 (Wire
uid 661,0
shape (OrthoPolyLine
uid 662,0
va (VaSet
vasetType 3
)
xt "46000,48000,56000,48000"
pts [
"46000,48000"
"56000,48000"
]
)
end &75
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 668,0
va (VaSet
font "arial,8,0"
)
xt "47000,47000,48300,48000"
st "rst"
blo "47000,47800"
tm "WireNameMgr"
)
)
on &44
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *113 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*115 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,12400,5000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*117 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*118 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*119 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*120 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*121 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*122 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1247,923"
viewArea "14657,24255,60188,58570"
cachedDiagramExtent "0,0,85000,64000"
pageSetupInfo (PageSetupInfo
ptrCmd "Adobe PDF,winspool,"
fileName "My Documents\\*.pdf"
toPrinter 1
colour 1
xMargin 48
yMargin 48
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 80
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 682,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*124 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*125 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*127 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*128 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*130 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*131 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*132 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*133 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*134 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*135 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*136 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*137 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*138 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*139 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*141 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*143 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,10800,27100,11800"
st "Diagram Signals:"
blo "20000,11600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 48,0
usingSuid 1
emptyRow *144 (LEmptyRow
)
uid 54,0
optionalChildren [
*145 (RefLabelRowHdr
)
*146 (TitleRowHdr
)
*147 (FilterRowHdr
)
*148 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*149 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*150 (GroupColHdr
tm "GroupColHdrMgr"
)
*151 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*152 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*153 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*154 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*155 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*156 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*157 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 229,0
)
*158 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 2
suid 2,0
)
)
uid 231,0
)
*159 (LeafLogPort
port (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 3
suid 3,0
)
)
uid 233,0
)
*160 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 4
suid 4,0
)
)
uid 235,0
)
*161 (LeafLogPort
port (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 6,0
)
)
uid 237,0
)
*162 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdEn"
t "std_ulogic"
o 6
suid 7,0
)
)
uid 239,0
)
*163 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cmd"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 7
suid 9,0
)
)
uid 383,0
)
*164 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 8
suid 11,0
)
)
uid 385,0
)
*165 (LeafLogPort
port (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 13,0
)
)
uid 387,0
)
*166 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 15,0
)
)
uid 389,0
)
*167 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn"
t "std_ulogic"
o 11
suid 16,0
)
)
uid 391,0
)
*168 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdEn"
t "std_ulogic"
o 12
suid 17,0
)
)
uid 393,0
)
*169 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "QSync"
t "std_ulogic"
o 15
suid 23,0
)
)
uid 399,0
)
*170 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "qsclk_o"
t "std_ulogic"
o 13
suid 25,0
)
)
uid 453,0
)
*171 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "qsclk_i"
t "std_ulogic"
o 16
suid 26,0
)
)
uid 455,0
)
*172 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "QSClk"
t "std_logic"
o 17
suid 30,0
)
)
uid 513,0
)
*173 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "qsdata_o"
t "std_ulogic"
o 14
suid 32,0
)
)
uid 637,0
)
*174 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "qsdata_i"
t "std_ulogic"
o 18
suid 33,0
)
)
uid 639,0
)
*175 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "QSData"
t "std_logic"
o 19
suid 35,0
)
)
uid 641,0
)
*176 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "raddr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 20
suid 37,0
)
)
uid 643,0
)
*177 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rRd"
t "std_ulogic"
o 24
suid 42,0
)
)
uid 645,0
)
*178 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rWr"
t "std_ulogic"
o 23
suid 43,0
)
)
uid 647,0
)
*179 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ram_wdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 21
suid 46,0
)
)
uid 649,0
)
*180 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ram_rdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 47,0
)
)
uid 651,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*181 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *182 (MRCItem
litem &144
pos 24
dimension 20
)
uid 69,0
optionalChildren [
*183 (MRCItem
litem &145
pos 0
dimension 20
uid 70,0
)
*184 (MRCItem
litem &146
pos 1
dimension 23
uid 71,0
)
*185 (MRCItem
litem &147
pos 2
hidden 1
dimension 20
uid 72,0
)
*186 (MRCItem
litem &157
pos 0
dimension 20
uid 230,0
)
*187 (MRCItem
litem &158
pos 1
dimension 20
uid 232,0
)
*188 (MRCItem
litem &159
pos 2
dimension 20
uid 234,0
)
*189 (MRCItem
litem &160
pos 10
dimension 20
uid 236,0
)
*190 (MRCItem
litem &161
pos 3
dimension 20
uid 238,0
)
*191 (MRCItem
litem &162
pos 6
dimension 20
uid 240,0
)
*192 (MRCItem
litem &163
pos 7
dimension 20
uid 384,0
)
*193 (MRCItem
litem &164
pos 4
dimension 20
uid 386,0
)
*194 (MRCItem
litem &165
pos 5
dimension 20
uid 388,0
)
*195 (MRCItem
litem &166
pos 11
dimension 20
uid 390,0
)
*196 (MRCItem
litem &167
pos 8
dimension 20
uid 392,0
)
*197 (MRCItem
litem &168
pos 9
dimension 20
uid 394,0
)
*198 (MRCItem
litem &169
pos 12
dimension 20
uid 400,0
)
*199 (MRCItem
litem &170
pos 13
dimension 20
uid 454,0
)
*200 (MRCItem
litem &171
pos 14
dimension 20
uid 456,0
)
*201 (MRCItem
litem &172
pos 15
dimension 20
uid 514,0
)
*202 (MRCItem
litem &173
pos 16
dimension 20
uid 638,0
)
*203 (MRCItem
litem &174
pos 17
dimension 20
uid 640,0
)
*204 (MRCItem
litem &175
pos 18
dimension 20
uid 642,0
)
*205 (MRCItem
litem &176
pos 19
dimension 20
uid 644,0
)
*206 (MRCItem
litem &177
pos 20
dimension 20
uid 646,0
)
*207 (MRCItem
litem &178
pos 21
dimension 20
uid 648,0
)
*208 (MRCItem
litem &179
pos 22
dimension 20
uid 650,0
)
*209 (MRCItem
litem &180
pos 23
dimension 20
uid 652,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*210 (MRCItem
litem &148
pos 0
dimension 20
uid 74,0
)
*211 (MRCItem
litem &150
pos 1
dimension 50
uid 75,0
)
*212 (MRCItem
litem &151
pos 2
dimension 100
uid 76,0
)
*213 (MRCItem
litem &152
pos 3
dimension 50
uid 77,0
)
*214 (MRCItem
litem &153
pos 4
dimension 100
uid 78,0
)
*215 (MRCItem
litem &154
pos 5
dimension 100
uid 79,0
)
*216 (MRCItem
litem &155
pos 6
dimension 50
uid 80,0
)
*217 (MRCItem
litem &156
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *218 (LEmptyRow
)
uid 83,0
optionalChildren [
*219 (RefLabelRowHdr
)
*220 (TitleRowHdr
)
*221 (FilterRowHdr
)
*222 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*223 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*224 (GroupColHdr
tm "GroupColHdrMgr"
)
*225 (NameColHdr
tm "GenericNameColHdrMgr"
)
*226 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*227 (InitColHdr
tm "GenericValueColHdrMgr"
)
*228 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*229 (EolColHdr
tm "GenericEolColHdrMgr"
)
*230 (LogGeneric
generic (GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"1000\""
)
uid 669,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*231 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *232 (MRCItem
litem &218
pos 1
dimension 20
)
uid 97,0
optionalChildren [
*233 (MRCItem
litem &219
pos 0
dimension 20
uid 98,0
)
*234 (MRCItem
litem &220
pos 1
dimension 23
uid 99,0
)
*235 (MRCItem
litem &221
pos 2
hidden 1
dimension 20
uid 100,0
)
*236 (MRCItem
litem &230
pos 0
dimension 20
uid 670,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*237 (MRCItem
litem &222
pos 0
dimension 20
uid 102,0
)
*238 (MRCItem
litem &224
pos 1
dimension 50
uid 103,0
)
*239 (MRCItem
litem &225
pos 2
dimension 100
uid 104,0
)
*240 (MRCItem
litem &226
pos 3
dimension 172
uid 105,0
)
*241 (MRCItem
litem &227
pos 4
dimension 55
uid 106,0
)
*242 (MRCItem
litem &228
pos 5
dimension 50
uid 107,0
)
*243 (MRCItem
litem &229
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
