RoEm/modules/Rule110.v:1: error: Variable declaration in unnamed block requires SystemVerilog.
Module file path: RoEm/modules/Rule110.v
Testbench file path: hdlbits_testbenches/Rule110_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'RoEm/simulations/Rule110_sim', 'RoEm/modules/Rule110.v', 'hdlbits_testbenches/Rule110_0_tb.v']' returned non-zero exit status 1.
