TimeQuest Timing Analyzer report for ms53l
Thu Aug 10 01:30:39 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'clk'
 29. Slow 1200mV 0C Model Hold: 'clk'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'clk'
 44. Fast 1200mV 0C Model Hold: 'clk'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Propagation Delay
 59. Minimum Propagation Delay
 60. Board Trace Model Assignments
 61. Input Transition Times
 62. Signal Integrity Metrics (Slow 1200mv 0c Model)
 63. Signal Integrity Metrics (Slow 1200mv 85c Model)
 64. Signal Integrity Metrics (Fast 1200mv 0c Model)
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; ms53l                                               ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 218.77 MHz ; 218.77 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -3.571 ; -605.846           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.431 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -422.334                         ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.571 ; uart_recv:u_uart_recv|clk_cnt[11]                                                                     ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.492      ;
; -3.568 ; uart_recv:u_uart_recv|clk_cnt[11]                                                                     ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.489      ;
; -3.568 ; uart_recv:u_uart_recv|clk_cnt[11]                                                                     ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.489      ;
; -3.506 ; uart_recv:u_uart_recv|clk_cnt[14]                                                                     ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.427      ;
; -3.503 ; uart_recv:u_uart_recv|clk_cnt[14]                                                                     ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.424      ;
; -3.503 ; uart_recv:u_uart_recv|clk_cnt[14]                                                                     ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.424      ;
; -3.372 ; uart_recv:u_uart_recv|clk_cnt[9]                                                                      ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.293      ;
; -3.369 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.314      ;
; -3.369 ; uart_recv:u_uart_recv|clk_cnt[9]                                                                      ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.290      ;
; -3.369 ; uart_recv:u_uart_recv|clk_cnt[9]                                                                      ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.290      ;
; -3.354 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.299      ;
; -3.354 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.299      ;
; -3.331 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.276      ;
; -3.331 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.276      ;
; -3.315 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.260      ;
; -3.303 ; uart_recv:u_uart_recv|clk_cnt[15]                                                                     ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.224      ;
; -3.300 ; uart_recv:u_uart_recv|clk_cnt[15]                                                                     ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.221      ;
; -3.300 ; uart_recv:u_uart_recv|clk_cnt[15]                                                                     ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.221      ;
; -3.300 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.245      ;
; -3.300 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.245      ;
; -3.284 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[5]                           ; clk          ; clk         ; 1.000        ; -0.056     ; 4.229      ;
; -3.284 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[4]                           ; clk          ; clk         ; 1.000        ; -0.056     ; 4.229      ;
; -3.283 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[7]                           ; clk          ; clk         ; 1.000        ; -0.056     ; 4.228      ;
; -3.274 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[5]                           ; clk          ; clk         ; 1.000        ; -0.056     ; 4.219      ;
; -3.274 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[4]                           ; clk          ; clk         ; 1.000        ; -0.056     ; 4.219      ;
; -3.273 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[7]                           ; clk          ; clk         ; 1.000        ; -0.056     ; 4.218      ;
; -3.270 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.215      ;
; -3.270 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.215      ;
; -3.257 ; uart_recv:u_uart_recv|clk_cnt[11]                                                                     ; uart_recv:u_uart_recv|rxdata[1]                                                                         ; clk          ; clk         ; 1.000        ; -0.079     ; 4.179      ;
; -3.256 ; uart_recv:u_uart_recv|clk_cnt[11]                                                                     ; uart_recv:u_uart_recv|rxdata[5]                                                                         ; clk          ; clk         ; 1.000        ; -0.079     ; 4.178      ;
; -3.248 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.193      ;
; -3.248 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.193      ;
; -3.236 ; uart_recv:u_uart_recv|clk_cnt[12]                                                                     ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.157      ;
; -3.236 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.181      ;
; -3.236 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.181      ;
; -3.233 ; uart_recv:u_uart_recv|clk_cnt[12]                                                                     ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.154      ;
; -3.233 ; uart_recv:u_uart_recv|clk_cnt[12]                                                                     ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.154      ;
; -3.215 ; uart_send:u_uart_send|clk_cnt[9]                                                                      ; uart_send:u_uart_send|clk_cnt[11]                                                                       ; clk          ; clk         ; 1.000        ; -0.084     ; 4.132      ;
; -3.215 ; uart_send:u_uart_send|clk_cnt[9]                                                                      ; uart_send:u_uart_send|clk_cnt[12]                                                                       ; clk          ; clk         ; 1.000        ; -0.084     ; 4.132      ;
; -3.192 ; uart_recv:u_uart_recv|clk_cnt[4]                                                                      ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.113      ;
; -3.192 ; uart_recv:u_uart_recv|clk_cnt[14]                                                                     ; uart_recv:u_uart_recv|rxdata[1]                                                                         ; clk          ; clk         ; 1.000        ; -0.079     ; 4.114      ;
; -3.191 ; uart_recv:u_uart_recv|clk_cnt[14]                                                                     ; uart_recv:u_uart_recv|rxdata[5]                                                                         ; clk          ; clk         ; 1.000        ; -0.079     ; 4.113      ;
; -3.189 ; uart_recv:u_uart_recv|clk_cnt[4]                                                                      ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.110      ;
; -3.189 ; uart_recv:u_uart_recv|clk_cnt[4]                                                                      ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.110      ;
; -3.182 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_cnt[1]                                                                         ; clk          ; clk         ; 1.000        ; -0.078     ; 4.105      ;
; -3.182 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_cnt[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.078     ; 4.105      ;
; -3.182 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_cnt[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.078     ; 4.105      ;
; -3.182 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_cnt[3]                                                                         ; clk          ; clk         ; 1.000        ; -0.078     ; 4.105      ;
; -3.177 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                              ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.120      ;
; -3.167 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.112      ;
; -3.164 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.109      ;
; -3.164 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.109      ;
; -3.163 ; uart_send:u_uart_send|clk_cnt[14]                                                                     ; uart_send:u_uart_send|tx_cnt[1]                                                                         ; clk          ; clk         ; 1.000        ; -0.078     ; 4.086      ;
; -3.163 ; uart_send:u_uart_send|clk_cnt[14]                                                                     ; uart_send:u_uart_send|tx_cnt[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.078     ; 4.086      ;
; -3.163 ; uart_send:u_uart_send|clk_cnt[14]                                                                     ; uart_send:u_uart_send|tx_cnt[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.078     ; 4.086      ;
; -3.163 ; uart_send:u_uart_send|clk_cnt[14]                                                                     ; uart_send:u_uart_send|tx_cnt[3]                                                                         ; clk          ; clk         ; 1.000        ; -0.078     ; 4.086      ;
; -3.162 ; uart_recv:u_uart_recv|clk_cnt[13]                                                                     ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.083      ;
; -3.159 ; uart_recv:u_uart_recv|clk_cnt[13]                                                                     ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.080      ;
; -3.159 ; uart_recv:u_uart_recv|clk_cnt[13]                                                                     ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.080      ;
; -3.155 ; uart_send:u_uart_send|clk_cnt[9]                                                                      ; uart_send:u_uart_send|tx_cnt[1]                                                                         ; clk          ; clk         ; 1.000        ; -0.078     ; 4.078      ;
; -3.155 ; uart_send:u_uart_send|clk_cnt[9]                                                                      ; uart_send:u_uart_send|tx_cnt[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.078     ; 4.078      ;
; -3.155 ; uart_send:u_uart_send|clk_cnt[9]                                                                      ; uart_send:u_uart_send|tx_cnt[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.078     ; 4.078      ;
; -3.155 ; uart_send:u_uart_send|clk_cnt[9]                                                                      ; uart_send:u_uart_send|tx_cnt[3]                                                                         ; clk          ; clk         ; 1.000        ; -0.078     ; 4.078      ;
; -3.141 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.086      ;
; -3.141 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.086      ;
; -3.139 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[0]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[5]                           ; clk          ; clk         ; 1.000        ; -0.056     ; 4.084      ;
; -3.139 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[0]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[4]                           ; clk          ; clk         ; 1.000        ; -0.056     ; 4.084      ;
; -3.138 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[0]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[7]                           ; clk          ; clk         ; 1.000        ; -0.056     ; 4.083      ;
; -3.137 ; uart_recv:u_uart_recv|clk_cnt[10]                                                                     ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.058      ;
; -3.134 ; uart_recv:u_uart_recv|clk_cnt[10]                                                                     ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.055      ;
; -3.134 ; uart_recv:u_uart_recv|clk_cnt[10]                                                                     ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.055      ;
; -3.127 ; uart_recv:u_uart_recv|clk_cnt[11]                                                                     ; uart_recv:u_uart_recv|rxdata[7]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.048      ;
; -3.127 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[1]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[5]                           ; clk          ; clk         ; 1.000        ; -0.056     ; 4.072      ;
; -3.127 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[1]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[4]                           ; clk          ; clk         ; 1.000        ; -0.056     ; 4.072      ;
; -3.126 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[1]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[7]                           ; clk          ; clk         ; 1.000        ; -0.056     ; 4.071      ;
; -3.119 ; uart_send:u_uart_send|clk_cnt[10]                                                                     ; uart_send:u_uart_send|tx_cnt[1]                                                                         ; clk          ; clk         ; 1.000        ; -0.573     ; 3.547      ;
; -3.119 ; uart_send:u_uart_send|clk_cnt[10]                                                                     ; uart_send:u_uart_send|tx_cnt[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.573     ; 3.547      ;
; -3.119 ; uart_send:u_uart_send|clk_cnt[10]                                                                     ; uart_send:u_uart_send|tx_cnt[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.573     ; 3.547      ;
; -3.119 ; uart_send:u_uart_send|clk_cnt[10]                                                                     ; uart_send:u_uart_send|tx_cnt[3]                                                                         ; clk          ; clk         ; 1.000        ; -0.573     ; 3.547      ;
; -3.109 ; uart_recv:u_uart_recv|clk_cnt[7]                                                                      ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.030      ;
; -3.106 ; uart_recv:u_uart_recv|clk_cnt[7]                                                                      ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.027      ;
; -3.106 ; uart_recv:u_uart_recv|clk_cnt[7]                                                                      ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 4.027      ;
; -3.093 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.038      ;
; -3.093 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.038      ;
; -3.091 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_data[1]                                                                        ; clk          ; clk         ; 1.000        ; -0.078     ; 4.014      ;
; -3.091 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_data[2]                                                                        ; clk          ; clk         ; 1.000        ; -0.078     ; 4.014      ;
; -3.091 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_data[0]                                                                        ; clk          ; clk         ; 1.000        ; -0.078     ; 4.014      ;
; -3.091 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_data[6]                                                                        ; clk          ; clk         ; 1.000        ; -0.078     ; 4.014      ;
; -3.091 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_data[5]                                                                        ; clk          ; clk         ; 1.000        ; -0.078     ; 4.014      ;
; -3.091 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_data[3]                                                                        ; clk          ; clk         ; 1.000        ; -0.078     ; 4.014      ;
; -3.091 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_data[4]                                                                        ; clk          ; clk         ; 1.000        ; -0.078     ; 4.014      ;
; -3.087 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                              ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.030      ;
; -3.087 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                              ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.030      ;
; -3.078 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[19] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.023      ;
; -3.078 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.023      ;
; -3.078 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[17] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.023      ;
; -3.078 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[16] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.023      ;
; -3.078 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[15] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.023      ;
; -3.078 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[14] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.023      ;
; -3.078 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[13] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.023      ;
+--------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.431 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ; clk          ; clk         ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ; clk          ; clk         ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38] ; clk          ; clk         ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39] ; clk          ; clk         ; 0.000        ; 0.103      ; 0.746      ;
; 0.432 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37] ; clk          ; clk         ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; uart_recv:u_uart_recv|rx_cnt[1]                                                                         ; uart_recv:u_uart_recv|rx_cnt[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; uart_recv:u_uart_recv|rx_cnt[2]                                                                         ; uart_recv:u_uart_recv|rx_cnt[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; uart_recv:u_uart_recv|rx_flag                                                                           ; uart_recv:u_uart_recv|rx_flag                                                                           ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; uart_recv:u_uart_recv|rxdata[4]                                                                         ; uart_recv:u_uart_recv|rxdata[4]                                                                         ; clk          ; clk         ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_send:u_uart_send|tx_flag                                                                           ; uart_send:u_uart_send|tx_flag                                                                           ; clk          ; clk         ; 0.000        ; 0.100      ; 0.746      ;
; 0.444 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ; clk          ; clk         ; 0.000        ; 0.102      ; 0.758      ;
; 0.445 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ; clk          ; clk         ; 0.000        ; 0.101      ; 0.758      ;
; 0.445 ; uart_recv:u_uart_recv|rx_cnt[0]                                                                         ; uart_recv:u_uart_recv|rx_cnt[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.101      ; 0.758      ;
; 0.452 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_send:u_uart_send|tx_cnt[1]                                                                         ; uart_send:u_uart_send|tx_cnt[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_send:u_uart_send|tx_cnt[2]                                                                         ; uart_send:u_uart_send|tx_cnt[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds                                      ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[3]                                                                         ; uart_recv:u_uart_recv|rxdata[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|cnt_data[3]                                                                       ; uart_recv:u_uart_recv|cnt_data[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|cnt_data[2]                                                                       ; uart_recv:u_uart_recv|cnt_data[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|cnt_data[1]                                                                       ; uart_recv:u_uart_recv|cnt_data[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|cnt_data[0]                                                                       ; uart_recv:u_uart_recv|cnt_data[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[2]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[2]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; led_out~reg0                                                                                            ; led_out~reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; uart_send:u_uart_send|tx_cnt[0]                                                                         ; uart_send:u_uart_send|tx_cnt[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[0]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.492 ; uart_recv:u_uart_recv|recv_done_d1                                                                      ; uart_recv:u_uart_recv|cnt_data[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.785      ;
; 0.496 ; touch_key_dly2                                                                                          ; led_out~reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.788      ;
; 0.500 ; reg_7Byte:reg_7Byte_u|cnt_data[4]                                                                       ; reg_7Byte:reg_7Byte_u|cnt_data[4]                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.502 ; uart_recv:u_uart_recv|uart_done                                                                         ; uart_recv:u_uart_recv|recv_done_d0                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.795      ;
; 0.509 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[3]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[4]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[3]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel[3]                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.803      ;
; 0.516 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.810      ;
; 0.526 ; uart_recv:u_uart_recv|uart_data[0]                                                                      ; uart_recv:u_uart_recv|data_two_byte_reg[56]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.533 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[1]         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.827      ;
; 0.533 ; uart_recv:u_uart_recv|rx_cnt[0]                                                                         ; uart_recv:u_uart_recv|rx_cnt[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.101      ; 0.846      ;
; 0.533 ; uart_recv:u_uart_recv|rx_cnt[0]                                                                         ; uart_recv:u_uart_recv|rx_cnt[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.101      ; 0.846      ;
; 0.554 ; uart_send:u_uart_send|tx_cnt[1]                                                                         ; uart_send:u_uart_send|tx_cnt[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.848      ;
; 0.556 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[4]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.849      ;
; 0.557 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[5]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.850      ;
; 0.557 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.850      ;
; 0.560 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[6]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.853      ;
; 0.573 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.866      ;
; 0.573 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.866      ;
; 0.576 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.869      ;
; 0.622 ; uart_send:u_uart_send|clk_cnt[5]                                                                        ; uart_send:u_uart_send|clk_cnt[6]                                                                        ; clk          ; clk         ; 0.000        ; 0.575      ; 1.409      ;
; 0.632 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[15]                           ; clk          ; clk         ; 0.000        ; 0.579      ; 1.423      ;
; 0.641 ; uart_send:u_uart_send|clk_cnt[4]                                                                        ; uart_send:u_uart_send|clk_cnt[6]                                                                        ; clk          ; clk         ; 0.000        ; 0.575      ; 1.428      ;
; 0.642 ; uart_recv:u_uart_recv|data_two_byte_reg[65]                                                             ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1]  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[19] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[15] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[16] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; uart_recv:u_uart_recv|data_two_byte_reg[70]                                                             ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; uart_recv:u_uart_recv|data_two_byte_reg[68]                                                             ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; uart_recv:u_uart_recv|data_two_byte_reg[66]                                                             ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2]  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[17] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.938      ;
; 0.648 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[21]                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.940      ;
; 0.648 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[20]                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.940      ;
; 0.651 ; uart_recv:u_uart_recv|rxdata[5]                                                                         ; uart_recv:u_uart_recv|uart_data[5]                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.944      ;
; 0.656 ; touch_key_dly1                                                                                          ; touch_key_dly2                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.948      ;
; 0.660 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[14]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.953      ;
; 0.664 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|stcp                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.957      ;
; 0.665 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[23]                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.957      ;
; 0.671 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[1]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.964      ;
; 0.686 ; reg_7Byte:reg_7Byte_u|cnt_data[2]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[4]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.979      ;
; 0.686 ; reg_7Byte:reg_7Byte_u|cnt_data[2]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.979      ;
; 0.687 ; reg_7Byte:reg_7Byte_u|cnt_data[2]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[6]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.980      ;
; 0.689 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[19] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.983      ;
; 0.689 ; reg_7Byte:reg_7Byte_u|cnt_data[2]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.982      ;
; 0.689 ; reg_7Byte:reg_7Byte_u|cnt_data[2]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.982      ;
; 0.695 ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; uart_recv:u_uart_recv|uart_data[0]                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.987      ;
; 0.698 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37] ; clk          ; clk         ; 0.000        ; 0.102      ; 1.012      ;
; 0.702 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[5]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel[5]                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.995      ;
; 0.704 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[0]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[23]                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.996      ;
; 0.704 ; reg_7Byte:reg_7Byte_u|cnt_data[2]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.997      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; led_out~reg0                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_data[1]                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_data[2]                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_data[3]                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_data[4]                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[0]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[10]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[11]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[12]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[13]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[14]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[15]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[1]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[2]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[3]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[4]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[5]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[6]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[7]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[8]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[9]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[0]                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[1]                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[2]                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[3]                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[4]                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[5]                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[6]                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|give_en                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|start_en                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[0]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[1]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[2]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[3]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[4]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[5]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[6]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_en                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_ready                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[1]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|shcp                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|stcp                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[19] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[0]       ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; key_in        ; clk        ; 2.696 ; 2.942 ; Rise       ; clk             ;
; uart_rx_ms53l ; clk        ; 2.343 ; 2.566 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; key_in        ; clk        ; -2.209 ; -2.430 ; Rise       ; clk             ;
; uart_rx_ms53l ; clk        ; -1.869 ; -2.068 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ds            ; clk        ; 8.572 ; 8.367 ; Rise       ; clk             ;
; led_out       ; clk        ; 8.065 ; 8.174 ; Rise       ; clk             ;
; shcp          ; clk        ; 8.164 ; 8.000 ; Rise       ; clk             ;
; stcp          ; clk        ; 8.294 ; 8.105 ; Rise       ; clk             ;
; uart_tx_ms531 ; clk        ; 8.370 ; 8.527 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ds            ; clk        ; 8.265 ; 8.066 ; Rise       ; clk             ;
; led_out       ; clk        ; 7.781 ; 7.887 ; Rise       ; clk             ;
; shcp          ; clk        ; 7.873 ; 7.714 ; Rise       ; clk             ;
; stcp          ; clk        ; 8.003 ; 7.819 ; Rise       ; clk             ;
; uart_tx_ms531 ; clk        ; 8.072 ; 8.223 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------+
; Propagation Delay                                           ;
+---------------+-------------+-------+-------+-------+-------+
; Input Port    ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+---------------+-------------+-------+-------+-------+-------+
; rst_n         ; oe          ;       ; 5.339 ; 5.526 ;       ;
; uart_rx_ms53l ; uart_tx     ; 7.878 ;       ;       ; 8.058 ;
+---------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------+
; Minimum Propagation Delay                                   ;
+---------------+-------------+-------+-------+-------+-------+
; Input Port    ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+---------------+-------------+-------+-------+-------+-------+
; rst_n         ; oe          ;       ; 5.178 ; 5.357 ;       ;
; uart_rx_ms53l ; uart_tx     ; 7.607 ;       ;       ; 7.775 ;
+---------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 234.74 MHz ; 234.74 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.260 ; -543.688          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.381 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -422.334                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.260 ; uart_recv:u_uart_recv|clk_cnt[11]                                                                     ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 4.190      ;
; -3.257 ; uart_recv:u_uart_recv|clk_cnt[11]                                                                     ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 4.187      ;
; -3.256 ; uart_recv:u_uart_recv|clk_cnt[11]                                                                     ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 4.186      ;
; -3.218 ; uart_recv:u_uart_recv|clk_cnt[14]                                                                     ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 4.148      ;
; -3.215 ; uart_recv:u_uart_recv|clk_cnt[14]                                                                     ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 4.145      ;
; -3.214 ; uart_recv:u_uart_recv|clk_cnt[14]                                                                     ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 4.144      ;
; -3.089 ; uart_recv:u_uart_recv|clk_cnt[9]                                                                      ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 4.019      ;
; -3.086 ; uart_recv:u_uart_recv|clk_cnt[9]                                                                      ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 4.016      ;
; -3.085 ; uart_recv:u_uart_recv|clk_cnt[9]                                                                      ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 4.015      ;
; -3.075 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; clk          ; clk         ; 1.000        ; -0.047     ; 4.030      ;
; -3.075 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; clk          ; clk         ; 1.000        ; -0.047     ; 4.030      ;
; -3.069 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; clk          ; clk         ; 1.000        ; -0.047     ; 4.024      ;
; -3.069 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; clk          ; clk         ; 1.000        ; -0.047     ; 4.024      ;
; -3.066 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; clk          ; clk         ; 1.000        ; -0.047     ; 4.021      ;
; -3.066 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; clk          ; clk         ; 1.000        ; -0.047     ; 4.021      ;
; -3.044 ; uart_recv:u_uart_recv|clk_cnt[15]                                                                     ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.974      ;
; -3.041 ; uart_recv:u_uart_recv|clk_cnt[15]                                                                     ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.971      ;
; -3.040 ; uart_recv:u_uart_recv|clk_cnt[15]                                                                     ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.970      ;
; -3.022 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; clk          ; clk         ; 1.000        ; -0.047     ; 3.977      ;
; -3.022 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; clk          ; clk         ; 1.000        ; -0.049     ; 3.975      ;
; -3.022 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; clk          ; clk         ; 1.000        ; -0.049     ; 3.975      ;
; -3.016 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; clk          ; clk         ; 1.000        ; -0.047     ; 3.971      ;
; -3.016 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; clk          ; clk         ; 1.000        ; -0.049     ; 3.969      ;
; -3.016 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; clk          ; clk         ; 1.000        ; -0.049     ; 3.969      ;
; -2.995 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[5]                           ; clk          ; clk         ; 1.000        ; -0.049     ; 3.948      ;
; -2.995 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[7]                           ; clk          ; clk         ; 1.000        ; -0.049     ; 3.948      ;
; -2.995 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[4]                           ; clk          ; clk         ; 1.000        ; -0.049     ; 3.948      ;
; -2.991 ; uart_recv:u_uart_recv|clk_cnt[4]                                                                      ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.921      ;
; -2.988 ; uart_recv:u_uart_recv|clk_cnt[4]                                                                      ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.918      ;
; -2.987 ; uart_recv:u_uart_recv|clk_cnt[4]                                                                      ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.917      ;
; -2.986 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[5]                           ; clk          ; clk         ; 1.000        ; -0.049     ; 3.939      ;
; -2.986 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[7]                           ; clk          ; clk         ; 1.000        ; -0.049     ; 3.939      ;
; -2.986 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[4]                           ; clk          ; clk         ; 1.000        ; -0.049     ; 3.939      ;
; -2.967 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                              ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; clk          ; clk         ; 1.000        ; -0.050     ; 3.919      ;
; -2.965 ; uart_recv:u_uart_recv|clk_cnt[12]                                                                     ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.895      ;
; -2.962 ; uart_recv:u_uart_recv|clk_cnt[12]                                                                     ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.892      ;
; -2.961 ; uart_recv:u_uart_recv|clk_cnt[12]                                                                     ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.891      ;
; -2.954 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_cnt[1]                                                                         ; clk          ; clk         ; 1.000        ; -0.068     ; 3.888      ;
; -2.954 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_cnt[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.068     ; 3.888      ;
; -2.954 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_cnt[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.068     ; 3.888      ;
; -2.954 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_cnt[3]                                                                         ; clk          ; clk         ; 1.000        ; -0.068     ; 3.888      ;
; -2.950 ; uart_send:u_uart_send|clk_cnt[9]                                                                      ; uart_send:u_uart_send|clk_cnt[11]                                                                       ; clk          ; clk         ; 1.000        ; -0.073     ; 3.879      ;
; -2.950 ; uart_send:u_uart_send|clk_cnt[9]                                                                      ; uart_send:u_uart_send|clk_cnt[12]                                                                       ; clk          ; clk         ; 1.000        ; -0.073     ; 3.879      ;
; -2.949 ; uart_recv:u_uart_recv|clk_cnt[11]                                                                     ; uart_recv:u_uart_recv|rxdata[1]                                                                         ; clk          ; clk         ; 1.000        ; -0.071     ; 3.880      ;
; -2.947 ; uart_recv:u_uart_recv|clk_cnt[11]                                                                     ; uart_recv:u_uart_recv|rxdata[5]                                                                         ; clk          ; clk         ; 1.000        ; -0.071     ; 3.878      ;
; -2.941 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; clk          ; clk         ; 1.000        ; -0.049     ; 3.894      ;
; -2.941 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; clk          ; clk         ; 1.000        ; -0.049     ; 3.894      ;
; -2.925 ; uart_recv:u_uart_recv|clk_cnt[7]                                                                      ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.855      ;
; -2.922 ; uart_recv:u_uart_recv|clk_cnt[7]                                                                      ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.852      ;
; -2.921 ; uart_recv:u_uart_recv|clk_cnt[7]                                                                      ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.851      ;
; -2.913 ; uart_recv:u_uart_recv|clk_cnt[13]                                                                     ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.843      ;
; -2.910 ; uart_recv:u_uart_recv|clk_cnt[13]                                                                     ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.840      ;
; -2.909 ; uart_recv:u_uart_recv|clk_cnt[13]                                                                     ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.839      ;
; -2.907 ; uart_recv:u_uart_recv|clk_cnt[14]                                                                     ; uart_recv:u_uart_recv|rxdata[1]                                                                         ; clk          ; clk         ; 1.000        ; -0.071     ; 3.838      ;
; -2.905 ; uart_recv:u_uart_recv|clk_cnt[14]                                                                     ; uart_recv:u_uart_recv|rxdata[5]                                                                         ; clk          ; clk         ; 1.000        ; -0.071     ; 3.836      ;
; -2.893 ; uart_recv:u_uart_recv|clk_cnt[10]                                                                     ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.823      ;
; -2.890 ; uart_recv:u_uart_recv|clk_cnt[10]                                                                     ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.820      ;
; -2.889 ; uart_recv:u_uart_recv|clk_cnt[10]                                                                     ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.819      ;
; -2.883 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; clk          ; clk         ; 1.000        ; -0.047     ; 3.838      ;
; -2.882 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; clk          ; clk         ; 1.000        ; -0.047     ; 3.837      ;
; -2.877 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; clk          ; clk         ; 1.000        ; -0.047     ; 3.832      ;
; -2.876 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[0]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[5]                           ; clk          ; clk         ; 1.000        ; -0.049     ; 3.829      ;
; -2.876 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[0]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[7]                           ; clk          ; clk         ; 1.000        ; -0.049     ; 3.829      ;
; -2.876 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[0]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[4]                           ; clk          ; clk         ; 1.000        ; -0.049     ; 3.829      ;
; -2.876 ; uart_send:u_uart_send|clk_cnt[9]                                                                      ; uart_send:u_uart_send|tx_cnt[1]                                                                         ; clk          ; clk         ; 1.000        ; -0.068     ; 3.810      ;
; -2.876 ; uart_send:u_uart_send|clk_cnt[9]                                                                      ; uart_send:u_uart_send|tx_cnt[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.068     ; 3.810      ;
; -2.876 ; uart_send:u_uart_send|clk_cnt[9]                                                                      ; uart_send:u_uart_send|tx_cnt[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.068     ; 3.810      ;
; -2.876 ; uart_send:u_uart_send|clk_cnt[9]                                                                      ; uart_send:u_uart_send|tx_cnt[3]                                                                         ; clk          ; clk         ; 1.000        ; -0.068     ; 3.810      ;
; -2.876 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; clk          ; clk         ; 1.000        ; -0.047     ; 3.831      ;
; -2.876 ; uart_send:u_uart_send|clk_cnt[10]                                                                     ; uart_send:u_uart_send|tx_cnt[1]                                                                         ; clk          ; clk         ; 1.000        ; -0.535     ; 3.343      ;
; -2.876 ; uart_send:u_uart_send|clk_cnt[10]                                                                     ; uart_send:u_uart_send|tx_cnt[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.535     ; 3.343      ;
; -2.876 ; uart_send:u_uart_send|clk_cnt[10]                                                                     ; uart_send:u_uart_send|tx_cnt[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.535     ; 3.343      ;
; -2.876 ; uart_send:u_uart_send|clk_cnt[10]                                                                     ; uart_send:u_uart_send|tx_cnt[3]                                                                         ; clk          ; clk         ; 1.000        ; -0.535     ; 3.343      ;
; -2.874 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; clk          ; clk         ; 1.000        ; -0.047     ; 3.829      ;
; -2.873 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; clk          ; clk         ; 1.000        ; -0.047     ; 3.828      ;
; -2.868 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[1]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[5]                           ; clk          ; clk         ; 1.000        ; -0.049     ; 3.821      ;
; -2.868 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[1]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[7]                           ; clk          ; clk         ; 1.000        ; -0.049     ; 3.821      ;
; -2.868 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[1]     ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[4]                           ; clk          ; clk         ; 1.000        ; -0.049     ; 3.821      ;
; -2.849 ; uart_send:u_uart_send|clk_cnt[14]                                                                     ; uart_send:u_uart_send|tx_cnt[1]                                                                         ; clk          ; clk         ; 1.000        ; -0.068     ; 3.783      ;
; -2.849 ; uart_send:u_uart_send|clk_cnt[14]                                                                     ; uart_send:u_uart_send|tx_cnt[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.068     ; 3.783      ;
; -2.849 ; uart_send:u_uart_send|clk_cnt[14]                                                                     ; uart_send:u_uart_send|tx_cnt[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.068     ; 3.783      ;
; -2.849 ; uart_send:u_uart_send|clk_cnt[14]                                                                     ; uart_send:u_uart_send|tx_cnt[3]                                                                         ; clk          ; clk         ; 1.000        ; -0.068     ; 3.783      ;
; -2.848 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_data[1]                                                                        ; clk          ; clk         ; 1.000        ; -0.069     ; 3.781      ;
; -2.848 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_data[2]                                                                        ; clk          ; clk         ; 1.000        ; -0.069     ; 3.781      ;
; -2.848 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_data[0]                                                                        ; clk          ; clk         ; 1.000        ; -0.069     ; 3.781      ;
; -2.848 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_data[6]                                                                        ; clk          ; clk         ; 1.000        ; -0.069     ; 3.781      ;
; -2.848 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_data[5]                                                                        ; clk          ; clk         ; 1.000        ; -0.069     ; 3.781      ;
; -2.848 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_data[3]                                                                        ; clk          ; clk         ; 1.000        ; -0.069     ; 3.781      ;
; -2.848 ; uart_send:u_uart_send|clk_cnt[4]                                                                      ; uart_send:u_uart_send|tx_data[4]                                                                        ; clk          ; clk         ; 1.000        ; -0.069     ; 3.781      ;
; -2.848 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; clk          ; clk         ; 1.000        ; -0.047     ; 3.803      ;
; -2.846 ; uart_recv:u_uart_recv|clk_cnt[0]                                                                      ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.776      ;
; -2.843 ; uart_recv:u_uart_recv|clk_cnt[0]                                                                      ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.773      ;
; -2.842 ; uart_recv:u_uart_recv|clk_cnt[0]                                                                      ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.772      ;
; -2.841 ; uart_recv:u_uart_recv|clk_cnt[11]                                                                     ; uart_recv:u_uart_recv|rxdata[7]                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 3.771      ;
; -2.817 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[9]  ; clk          ; clk         ; 1.000        ; -0.070     ; 3.749      ;
; -2.817 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[8]  ; clk          ; clk         ; 1.000        ; -0.070     ; 3.749      ;
; -2.817 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[7]  ; clk          ; clk         ; 1.000        ; -0.070     ; 3.749      ;
; -2.817 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[6]  ; clk          ; clk         ; 1.000        ; -0.070     ; 3.749      ;
; -2.817 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[5]  ; clk          ; clk         ; 1.000        ; -0.070     ; 3.749      ;
; -2.817 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[4]  ; clk          ; clk         ; 1.000        ; -0.070     ; 3.749      ;
+--------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.381 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ; clk          ; clk         ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ; clk          ; clk         ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38] ; clk          ; clk         ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39] ; clk          ; clk         ; 0.000        ; 0.093      ; 0.669      ;
; 0.382 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37] ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_recv:u_uart_recv|rxdata[4]                                                                         ; uart_recv:u_uart_recv|rxdata[4]                                                                         ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_recv:u_uart_recv|rx_cnt[1]                                                                         ; uart_recv:u_uart_recv|rx_cnt[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_recv:u_uart_recv|rx_cnt[2]                                                                         ; uart_recv:u_uart_recv|rx_cnt[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_recv:u_uart_recv|rx_flag                                                                           ; uart_recv:u_uart_recv|rx_flag                                                                           ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; uart_send:u_uart_send|tx_flag                                                                           ; uart_send:u_uart_send|tx_flag                                                                           ; clk          ; clk         ; 0.000        ; 0.090      ; 0.669      ;
; 0.397 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ; clk          ; clk         ; 0.000        ; 0.092      ; 0.684      ;
; 0.398 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ; clk          ; clk         ; 0.000        ; 0.091      ; 0.684      ;
; 0.398 ; uart_recv:u_uart_recv|rx_cnt[0]                                                                         ; uart_recv:u_uart_recv|rx_cnt[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.091      ; 0.684      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds                                      ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[3]                                                                         ; uart_recv:u_uart_recv|rxdata[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[2]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[2]                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; led_out~reg0                                                                                            ; led_out~reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_send:u_uart_send|tx_cnt[1]                                                                         ; uart_send:u_uart_send|tx_cnt[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_send:u_uart_send|tx_cnt[2]                                                                         ; uart_send:u_uart_send|tx_cnt[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; uart_recv:u_uart_recv|cnt_data[3]                                                                       ; uart_recv:u_uart_recv|cnt_data[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_recv:u_uart_recv|cnt_data[2]                                                                       ; uart_recv:u_uart_recv|cnt_data[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_recv:u_uart_recv|cnt_data[1]                                                                       ; uart_recv:u_uart_recv|cnt_data[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_recv:u_uart_recv|cnt_data[0]                                                                       ; uart_recv:u_uart_recv|cnt_data[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[0]                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart_send:u_uart_send|tx_cnt[0]                                                                         ; uart_send:u_uart_send|tx_cnt[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.456 ; uart_recv:u_uart_recv|recv_done_d1                                                                      ; uart_recv:u_uart_recv|cnt_data[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.723      ;
; 0.458 ; touch_key_dly2                                                                                          ; led_out~reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.726      ;
; 0.464 ; reg_7Byte:reg_7Byte_u|cnt_data[4]                                                                       ; reg_7Byte:reg_7Byte_u|cnt_data[4]                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.732      ;
; 0.472 ; uart_recv:u_uart_recv|uart_done                                                                         ; uart_recv:u_uart_recv|recv_done_d0                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.739      ;
; 0.476 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.744      ;
; 0.478 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[3]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[4]                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[3]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel[3]                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.746      ;
; 0.491 ; uart_recv:u_uart_recv|uart_data[0]                                                                      ; uart_recv:u_uart_recv|data_two_byte_reg[56]                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.759      ;
; 0.496 ; uart_recv:u_uart_recv|rx_cnt[0]                                                                         ; uart_recv:u_uart_recv|rx_cnt[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.091      ; 0.782      ;
; 0.496 ; uart_recv:u_uart_recv|rx_cnt[0]                                                                         ; uart_recv:u_uart_recv|rx_cnt[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.091      ; 0.782      ;
; 0.500 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[1]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.768      ;
; 0.513 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[4]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.781      ;
; 0.514 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[5]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.782      ;
; 0.514 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.782      ;
; 0.514 ; uart_send:u_uart_send|tx_cnt[1]                                                                         ; uart_send:u_uart_send|tx_cnt[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.782      ;
; 0.517 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[6]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.785      ;
; 0.535 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.803      ;
; 0.535 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.803      ;
; 0.538 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.806      ;
; 0.561 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[15]                           ; clk          ; clk         ; 0.000        ; 0.544      ; 1.300      ;
; 0.565 ; uart_send:u_uart_send|clk_cnt[5]                                                                        ; uart_send:u_uart_send|clk_cnt[6]                                                                        ; clk          ; clk         ; 0.000        ; 0.535      ; 1.295      ;
; 0.582 ; uart_send:u_uart_send|clk_cnt[4]                                                                        ; uart_send:u_uart_send|clk_cnt[6]                                                                        ; clk          ; clk         ; 0.000        ; 0.535      ; 1.312      ;
; 0.600 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[19] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[15] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[16] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; uart_recv:u_uart_recv|data_two_byte_reg[70]                                                             ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[6]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; uart_recv:u_uart_recv|data_two_byte_reg[66]                                                             ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; uart_recv:u_uart_recv|data_two_byte_reg[65]                                                             ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[17] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; uart_recv:u_uart_recv|data_two_byte_reg[68]                                                             ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[4]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.868      ;
; 0.603 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[21]                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.870      ;
; 0.603 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[20]                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.870      ;
; 0.607 ; uart_recv:u_uart_recv|rxdata[5]                                                                         ; uart_recv:u_uart_recv|uart_data[5]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.875      ;
; 0.611 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[14]                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.878      ;
; 0.611 ; touch_key_dly1                                                                                          ; touch_key_dly2                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.879      ;
; 0.614 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|stcp                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.882      ;
; 0.615 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[19] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.883      ;
; 0.619 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37] ; clk          ; clk         ; 0.000        ; 0.092      ; 0.906      ;
; 0.621 ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; uart_recv:u_uart_recv|uart_data[0]                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.887      ;
; 0.623 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[23]                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.890      ;
; 0.623 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[1]                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.891      ;
; 0.636 ; uart_recv:u_uart_recv|uart_rxd_d0                                                                       ; uart_recv:u_uart_recv|uart_rxd_d1                                                                       ; clk          ; clk         ; 0.000        ; 0.075      ; 0.906      ;
; 0.636 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[0]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[20]                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.903      ;
; 0.641 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[19]                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.908      ;
; 0.641 ; reg_7Byte:reg_7Byte_u|cnt_data[2]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[4]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.909      ;
; 0.641 ; reg_7Byte:reg_7Byte_u|cnt_data[2]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.909      ;
; 0.642 ; reg_7Byte:reg_7Byte_u|cnt_data[2]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[6]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.910      ;
; 0.643 ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; uart_recv:u_uart_recv|uart_data[6]                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.909      ;
; 0.644 ; reg_7Byte:reg_7Byte_u|cnt_data[2]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.912      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                    ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; led_out~reg0                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_data[1]                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_data[2]                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_data[3]                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_data[4]                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[0]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[10]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[11]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[12]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[13]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[14]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[15]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[1]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[2]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[3]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[4]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[5]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[6]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[7]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[8]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[9]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[0]                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[1]                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[2]                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[3]                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[4]                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[5]                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[6]                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|give_en                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|start_en                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[0]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[1]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[2]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[3]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[4]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[5]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[6]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_en                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_ready                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[1]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|shcp                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|stcp                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[19] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[0]       ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; key_in        ; clk        ; 2.416 ; 2.469 ; Rise       ; clk             ;
; uart_rx_ms53l ; clk        ; 2.075 ; 2.142 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; key_in        ; clk        ; -1.976 ; -2.015 ; Rise       ; clk             ;
; uart_rx_ms53l ; clk        ; -1.648 ; -1.700 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ds            ; clk        ; 7.911 ; 7.541 ; Rise       ; clk             ;
; led_out       ; clk        ; 7.267 ; 7.538 ; Rise       ; clk             ;
; shcp          ; clk        ; 7.520 ; 7.215 ; Rise       ; clk             ;
; stcp          ; clk        ; 7.621 ; 7.323 ; Rise       ; clk             ;
; uart_tx_ms531 ; clk        ; 7.533 ; 7.890 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ds            ; clk        ; 7.609 ; 7.253 ; Rise       ; clk             ;
; led_out       ; clk        ; 6.991 ; 7.252 ; Rise       ; clk             ;
; shcp          ; clk        ; 7.233 ; 6.940 ; Rise       ; clk             ;
; stcp          ; clk        ; 7.333 ; 7.045 ; Rise       ; clk             ;
; uart_tx_ms531 ; clk        ; 7.248 ; 7.592 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------+
; Propagation Delay                                           ;
+---------------+-------------+-------+-------+-------+-------+
; Input Port    ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+---------------+-------------+-------+-------+-------+-------+
; rst_n         ; oe          ;       ; 4.798 ; 5.116 ;       ;
; uart_rx_ms53l ; uart_tx     ; 7.083 ;       ;       ; 7.101 ;
+---------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------+
; Minimum Propagation Delay                                   ;
+---------------+-------------+-------+-------+-------+-------+
; Input Port    ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+---------------+-------------+-------+-------+-------+-------+
; rst_n         ; oe          ;       ; 4.634 ; 4.938 ;       ;
; uart_rx_ms53l ; uart_tx     ; 6.820 ;       ;       ; 6.834 ;
+---------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.993 ; -112.622          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.177 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -304.009                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.993 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.956      ;
; -0.968 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.931      ;
; -0.952 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.915      ;
; -0.952 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.915      ;
; -0.933 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.895      ;
; -0.927 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.890      ;
; -0.927 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.890      ;
; -0.917 ; uart_recv:u_uart_recv|clk_cnt[11]                                                                       ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.037     ; 1.867      ;
; -0.915 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.878      ;
; -0.915 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.878      ;
; -0.914 ; uart_recv:u_uart_recv|clk_cnt[11]                                                                       ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.037     ; 1.864      ;
; -0.913 ; uart_recv:u_uart_recv|clk_cnt[11]                                                                       ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.037     ; 1.863      ;
; -0.899 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.862      ;
; -0.892 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; clk          ; clk         ; 1.000        ; -0.023     ; 1.856      ;
; -0.892 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; clk          ; clk         ; 1.000        ; -0.023     ; 1.856      ;
; -0.889 ; uart_recv:u_uart_recv|clk_cnt[14]                                                                       ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.037     ; 1.839      ;
; -0.886 ; uart_recv:u_uart_recv|clk_cnt[14]                                                                       ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.037     ; 1.836      ;
; -0.885 ; uart_recv:u_uart_recv|clk_cnt[14]                                                                       ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.037     ; 1.835      ;
; -0.884 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.847      ;
; -0.883 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.846      ;
; -0.867 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; clk          ; clk         ; 1.000        ; -0.023     ; 1.831      ;
; -0.867 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; clk          ; clk         ; 1.000        ; -0.023     ; 1.831      ;
; -0.859 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.822      ;
; -0.858 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.821      ;
; -0.847 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.810      ;
; -0.846 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.809      ;
; -0.841 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[0]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.804      ;
; -0.840 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.803      ;
; -0.833 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.796      ;
; -0.831 ; uart_recv:u_uart_recv|clk_cnt[9]                                                                        ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.037     ; 1.781      ;
; -0.829 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; clk          ; clk         ; 1.000        ; -0.023     ; 1.793      ;
; -0.829 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; clk          ; clk         ; 1.000        ; -0.023     ; 1.793      ;
; -0.828 ; uart_recv:u_uart_recv|clk_cnt[9]                                                                        ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.037     ; 1.778      ;
; -0.827 ; uart_recv:u_uart_recv|clk_cnt[9]                                                                        ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.037     ; 1.777      ;
; -0.815 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.778      ;
; -0.808 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.771      ;
; -0.807 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ; clk          ; clk         ; 1.000        ; 0.169      ; 1.963      ;
; -0.807 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ; clk          ; clk         ; 1.000        ; 0.169      ; 1.963      ;
; -0.804 ; uart_recv:u_uart_recv|clk_cnt[15]                                                                       ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.037     ; 1.754      ;
; -0.801 ; uart_recv:u_uart_recv|clk_cnt[15]                                                                       ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.037     ; 1.751      ;
; -0.800 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[0]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.763      ;
; -0.800 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[0]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.763      ;
; -0.800 ; uart_recv:u_uart_recv|clk_cnt[15]                                                                       ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.037     ; 1.750      ;
; -0.796 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[19] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.759      ;
; -0.796 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.759      ;
; -0.796 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[17] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.759      ;
; -0.796 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[16] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.759      ;
; -0.796 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[15] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.759      ;
; -0.796 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[14] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.759      ;
; -0.796 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[13] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.759      ;
; -0.796 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[12] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.759      ;
; -0.796 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[11] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.759      ;
; -0.796 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[10] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.759      ;
; -0.792 ; uart_recv:u_uart_recv|clk_cnt[4]                                                                        ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.037     ; 1.742      ;
; -0.789 ; uart_recv:u_uart_recv|clk_cnt[4]                                                                        ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.037     ; 1.739      ;
; -0.788 ; uart_recv:u_uart_recv|clk_cnt[4]                                                                        ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.037     ; 1.738      ;
; -0.787 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[5]                           ; clk          ; clk         ; 1.000        ; -0.023     ; 1.751      ;
; -0.787 ; uart_send:u_uart_send|clk_cnt[4]                                                                        ; uart_send:u_uart_send|tx_cnt[1]                                                                         ; clk          ; clk         ; 1.000        ; -0.032     ; 1.742      ;
; -0.787 ; uart_send:u_uart_send|clk_cnt[4]                                                                        ; uart_send:u_uart_send|tx_cnt[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.032     ; 1.742      ;
; -0.787 ; uart_send:u_uart_send|clk_cnt[4]                                                                        ; uart_send:u_uart_send|tx_cnt[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.032     ; 1.742      ;
; -0.787 ; uart_send:u_uart_send|clk_cnt[4]                                                                        ; uart_send:u_uart_send|tx_cnt[3]                                                                         ; clk          ; clk         ; 1.000        ; -0.032     ; 1.742      ;
; -0.786 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[7]                           ; clk          ; clk         ; 1.000        ; -0.023     ; 1.750      ;
; -0.786 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[4]                           ; clk          ; clk         ; 1.000        ; -0.023     ; 1.750      ;
; -0.784 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.747      ;
; -0.784 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.747      ;
; -0.784 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[5]                           ; clk          ; clk         ; 1.000        ; -0.023     ; 1.748      ;
; -0.783 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[7]                           ; clk          ; clk         ; 1.000        ; -0.023     ; 1.747      ;
; -0.783 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[4]                           ; clk          ; clk         ; 1.000        ; -0.023     ; 1.747      ;
; -0.782 ; uart_recv:u_uart_recv|clk_cnt[11]                                                                       ; uart_recv:u_uart_recv|rxdata[1]                                                                         ; clk          ; clk         ; 1.000        ; -0.036     ; 1.733      ;
; -0.780 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.742      ;
; -0.778 ; uart_recv:u_uart_recv|clk_cnt[11]                                                                       ; uart_recv:u_uart_recv|rxdata[5]                                                                         ; clk          ; clk         ; 1.000        ; -0.036     ; 1.729      ;
; -0.777 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.739      ;
; -0.776 ; uart_recv:u_uart_recv|clk_cnt[12]                                                                       ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.037     ; 1.726      ;
; -0.776 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.738      ;
; -0.773 ; uart_send:u_uart_send|clk_cnt[4]                                                                        ; uart_send:u_uart_send|tx_data[1]                                                                        ; clk          ; clk         ; 1.000        ; -0.032     ; 1.728      ;
; -0.773 ; uart_send:u_uart_send|clk_cnt[4]                                                                        ; uart_send:u_uart_send|tx_data[2]                                                                        ; clk          ; clk         ; 1.000        ; -0.032     ; 1.728      ;
; -0.773 ; uart_send:u_uart_send|clk_cnt[4]                                                                        ; uart_send:u_uart_send|tx_data[0]                                                                        ; clk          ; clk         ; 1.000        ; -0.032     ; 1.728      ;
; -0.773 ; uart_send:u_uart_send|clk_cnt[4]                                                                        ; uart_send:u_uart_send|tx_data[6]                                                                        ; clk          ; clk         ; 1.000        ; -0.032     ; 1.728      ;
; -0.773 ; uart_send:u_uart_send|clk_cnt[4]                                                                        ; uart_send:u_uart_send|tx_data[5]                                                                        ; clk          ; clk         ; 1.000        ; -0.032     ; 1.728      ;
; -0.773 ; uart_send:u_uart_send|clk_cnt[4]                                                                        ; uart_send:u_uart_send|tx_data[3]                                                                        ; clk          ; clk         ; 1.000        ; -0.032     ; 1.728      ;
; -0.773 ; uart_send:u_uart_send|clk_cnt[4]                                                                        ; uart_send:u_uart_send|tx_data[4]                                                                        ; clk          ; clk         ; 1.000        ; -0.032     ; 1.728      ;
; -0.773 ; uart_recv:u_uart_recv|clk_cnt[12]                                                                       ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.037     ; 1.723      ;
; -0.773 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.735      ;
; -0.772 ; uart_recv:u_uart_recv|clk_cnt[12]                                                                       ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 1.000        ; -0.037     ; 1.722      ;
; -0.765 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.716      ;
; -0.765 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[8]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.716      ;
; -0.765 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[7]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.716      ;
; -0.765 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[6]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.716      ;
; -0.765 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[5]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.716      ;
; -0.765 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[4]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.716      ;
; -0.765 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.716      ;
; -0.765 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.716      ;
; -0.765 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.716      ;
; -0.761 ; uart_send:u_uart_send|clk_cnt[14]                                                                       ; uart_send:u_uart_send|tx_cnt[1]                                                                         ; clk          ; clk         ; 1.000        ; -0.032     ; 1.716      ;
; -0.761 ; uart_send:u_uart_send|clk_cnt[14]                                                                       ; uart_send:u_uart_send|tx_cnt[0]                                                                         ; clk          ; clk         ; 1.000        ; -0.032     ; 1.716      ;
; -0.761 ; uart_send:u_uart_send|clk_cnt[14]                                                                       ; uart_send:u_uart_send|tx_cnt[2]                                                                         ; clk          ; clk         ; 1.000        ; -0.032     ; 1.716      ;
; -0.761 ; uart_send:u_uart_send|clk_cnt[14]                                                                       ; uart_send:u_uart_send|tx_cnt[3]                                                                         ; clk          ; clk         ; 1.000        ; -0.032     ; 1.716      ;
; -0.759 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.710      ;
; -0.759 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.710      ;
; -0.755 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[4]   ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; clk          ; clk         ; 1.000        ; -0.024     ; 1.718      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.177 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ; clk          ; clk         ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ; clk          ; clk         ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38] ; clk          ; clk         ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39] ; clk          ; clk         ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; uart_recv:u_uart_recv|rxdata[4]                                                                         ; uart_recv:u_uart_recv|rxdata[4]                                                                         ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; uart_recv:u_uart_recv|rx_cnt[1]                                                                         ; uart_recv:u_uart_recv|rx_cnt[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_recv:u_uart_recv|rx_cnt[2]                                                                         ; uart_recv:u_uart_recv|rx_cnt[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_recv:u_uart_recv|rx_flag                                                                           ; uart_recv:u_uart_recv|rx_flag                                                                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_send:u_uart_send|tx_flag                                                                           ; uart_send:u_uart_send|tx_flag                                                                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; uart_recv:u_uart_recv|rxdata[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_recv:u_uart_recv|rxdata[3]                                                                         ; uart_recv:u_uart_recv|rxdata[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; led_out~reg0                                                                                            ; led_out~reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_recv:u_uart_recv|rx_cnt[0]                                                                         ; uart_recv:u_uart_recv|rx_cnt[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; uart_send:u_uart_send|tx_cnt[1]                                                                         ; uart_send:u_uart_send|tx_cnt[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_send:u_uart_send|tx_cnt[2]                                                                         ; uart_send:u_uart_send|tx_cnt[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds                                      ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|cnt_data[3]                                                                       ; uart_recv:u_uart_recv|cnt_data[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|cnt_data[2]                                                                       ; uart_recv:u_uart_recv|cnt_data[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|cnt_data[1]                                                                       ; uart_recv:u_uart_recv|cnt_data[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|cnt_data[0]                                                                       ; uart_recv:u_uart_recv|cnt_data[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[2]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[2]                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_send:u_uart_send|tx_cnt[0]                                                                         ; uart_send:u_uart_send|tx_cnt[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[0]                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; uart_recv:u_uart_recv|uart_done                                                                         ; uart_recv:u_uart_recv|recv_done_d0                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[3]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[4]                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; uart_recv:u_uart_recv|recv_done_d1                                                                      ; uart_recv:u_uart_recv|cnt_data[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[3]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel[3]                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; touch_key_dly2                                                                                          ; led_out~reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.321      ;
; 0.203 ; reg_7Byte:reg_7Byte_u|cnt_data[4]                                                                       ; reg_7Byte:reg_7Byte_u|cnt_data[4]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; uart_recv:u_uart_recv|uart_data[0]                                                                      ; uart_recv:u_uart_recv|data_two_byte_reg[56]                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.208 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[1]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.330      ;
; 0.223 ; uart_recv:u_uart_recv|rx_cnt[0]                                                                         ; uart_recv:u_uart_recv|rx_cnt[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.044      ; 0.351      ;
; 0.224 ; uart_recv:u_uart_recv|rx_cnt[0]                                                                         ; uart_recv:u_uart_recv|rx_cnt[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.044      ; 0.352      ;
; 0.228 ; uart_send:u_uart_send|tx_cnt[1]                                                                         ; uart_send:u_uart_send|tx_cnt[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.349      ;
; 0.229 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.349      ;
; 0.229 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.349      ;
; 0.229 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.349      ;
; 0.231 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.351      ;
; 0.233 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[4]                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.353      ;
; 0.233 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[5]                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.353      ;
; 0.237 ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ; reg_7Byte:reg_7Byte_u|data_r[6]                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.357      ;
; 0.252 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[15]                           ; clk          ; clk         ; 0.000        ; 0.238      ; 0.574      ;
; 0.253 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[19] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[17] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[15] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[16] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; uart_recv:u_uart_recv|data_two_byte_reg[70]                                                             ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[6]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; uart_recv:u_uart_recv|data_two_byte_reg[66]                                                             ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; uart_recv:u_uart_recv|data_two_byte_reg[65]                                                             ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; uart_recv:u_uart_recv|data_two_byte_reg[68]                                                             ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[4]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; uart_send:u_uart_send|clk_cnt[5]                                                                        ; uart_send:u_uart_send|clk_cnt[6]                                                                        ; clk          ; clk         ; 0.000        ; 0.235      ; 0.574      ;
; 0.258 ; uart_recv:u_uart_recv|rxdata[5]                                                                         ; uart_recv:u_uart_recv|uart_data[5]                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.379      ;
; 0.259 ; touch_key_dly1                                                                                          ; touch_key_dly2                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.380      ;
; 0.261 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[19] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; uart_recv:u_uart_recv|rxdata[0]                                                                         ; uart_recv:u_uart_recv|uart_data[0]                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.382      ;
; 0.265 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[21]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[20]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[1]                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[23]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.397      ;
; 0.269 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[14]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; uart_send:u_uart_send|clk_cnt[4]                                                                        ; uart_send:u_uart_send|clk_cnt[6]                                                                        ; clk          ; clk         ; 0.000        ; 0.235      ; 0.588      ;
; 0.270 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[5]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel[5]                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[19]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[0]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[20]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; uart_recv:u_uart_recv|rxdata[6]                                                                         ; uart_recv:u_uart_recv|uart_data[6]                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[4]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel[4]                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; uart_recv:u_uart_recv|uart_rxd_d0                                                                       ; uart_recv:u_uart_recv|uart_rxd_d1                                                                       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.394      ;
; 0.273 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[0]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[23]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|stcp                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[0]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[21]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.394      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                    ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; led_out~reg0                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_data[0]                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_data[1]                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_data[2]                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_data[3]                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_data[4]                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[0]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[10]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[11]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[12]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[13]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[14]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[15]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[1]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[2]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[3]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[4]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[5]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[6]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[7]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[8]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|cnt_give_pos[9]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[0]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[1]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[2]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[3]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[4]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[5]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|data_r[6]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|give_en                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|start_en                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[0]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[1]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[2]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[3]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[4]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[5]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_data[6]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_en                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; reg_7Byte:reg_7Byte_u|tx_ready                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[1]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|shcp                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|stcp                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[0]       ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; key_in        ; clk        ; 1.235 ; 1.869 ; Rise       ; clk             ;
; uart_rx_ms53l ; clk        ; 1.078 ; 1.688 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; key_in        ; clk        ; -1.019 ; -1.638 ; Rise       ; clk             ;
; uart_rx_ms53l ; clk        ; -0.868 ; -1.464 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ds            ; clk        ; 3.933 ; 4.095 ; Rise       ; clk             ;
; led_out       ; clk        ; 3.906 ; 3.762 ; Rise       ; clk             ;
; shcp          ; clk        ; 3.757 ; 3.896 ; Rise       ; clk             ;
; stcp          ; clk        ; 3.835 ; 3.967 ; Rise       ; clk             ;
; uart_tx_ms531 ; clk        ; 4.106 ; 3.930 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ds            ; clk        ; 3.804 ; 3.959 ; Rise       ; clk             ;
; led_out       ; clk        ; 3.774 ; 3.636 ; Rise       ; clk             ;
; shcp          ; clk        ; 3.634 ; 3.768 ; Rise       ; clk             ;
; stcp          ; clk        ; 3.708 ; 3.834 ; Rise       ; clk             ;
; uart_tx_ms531 ; clk        ; 3.971 ; 3.801 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------+
; Propagation Delay                                           ;
+---------------+-------------+-------+-------+-------+-------+
; Input Port    ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+---------------+-------------+-------+-------+-------+-------+
; rst_n         ; oe          ;       ; 2.611 ; 2.939 ;       ;
; uart_rx_ms53l ; uart_tx     ; 3.754 ;       ;       ; 4.350 ;
+---------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------+
; Minimum Propagation Delay                                   ;
+---------------+-------------+-------+-------+-------+-------+
; Input Port    ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+---------------+-------------+-------+-------+-------+-------+
; rst_n         ; oe          ;       ; 2.538 ; 2.869 ;       ;
; uart_rx_ms53l ; uart_tx     ; 3.628 ;       ;       ; 4.217 ;
+---------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.571   ; 0.177 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -3.571   ; 0.177 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -605.846 ; 0.0   ; 0.0      ; 0.0     ; -422.334            ;
;  clk             ; -605.846 ; 0.000 ; N/A      ; N/A     ; -422.334            ;
+------------------+----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; key_in        ; clk        ; 2.696 ; 2.942 ; Rise       ; clk             ;
; uart_rx_ms53l ; clk        ; 2.343 ; 2.566 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; key_in        ; clk        ; -1.019 ; -1.638 ; Rise       ; clk             ;
; uart_rx_ms53l ; clk        ; -0.868 ; -1.464 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ds            ; clk        ; 8.572 ; 8.367 ; Rise       ; clk             ;
; led_out       ; clk        ; 8.065 ; 8.174 ; Rise       ; clk             ;
; shcp          ; clk        ; 8.164 ; 8.000 ; Rise       ; clk             ;
; stcp          ; clk        ; 8.294 ; 8.105 ; Rise       ; clk             ;
; uart_tx_ms531 ; clk        ; 8.370 ; 8.527 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ds            ; clk        ; 3.804 ; 3.959 ; Rise       ; clk             ;
; led_out       ; clk        ; 3.774 ; 3.636 ; Rise       ; clk             ;
; shcp          ; clk        ; 3.634 ; 3.768 ; Rise       ; clk             ;
; stcp          ; clk        ; 3.708 ; 3.834 ; Rise       ; clk             ;
; uart_tx_ms531 ; clk        ; 3.971 ; 3.801 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------+
; Propagation Delay                                           ;
+---------------+-------------+-------+-------+-------+-------+
; Input Port    ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+---------------+-------------+-------+-------+-------+-------+
; rst_n         ; oe          ;       ; 5.339 ; 5.526 ;       ;
; uart_rx_ms53l ; uart_tx     ; 7.878 ;       ;       ; 8.058 ;
+---------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------+
; Minimum Propagation Delay                                   ;
+---------------+-------------+-------+-------+-------+-------+
; Input Port    ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+---------------+-------------+-------+-------+-------+-------+
; rst_n         ; oe          ;       ; 2.538 ; 2.869 ;       ;
; uart_rx_ms53l ; uart_tx     ; 3.628 ;       ;       ; 4.217 ;
+---------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_tx_ms531 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_out       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stcp          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; shcp          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ds            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oe            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx_ms53l           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_in                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx_ms531 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; stcp          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; shcp          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ds            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; oe            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx_ms531 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; stcp          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; shcp          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ds            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; oe            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx_ms531 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; stcp          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; shcp          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ds            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oe            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 4012     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 4012     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 286   ; 286  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Aug 10 01:30:33 2023
Info: Command: quartus_sta ms53l -c ms53l
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ms53l.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.571
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.571            -605.846 clk 
Info (332146): Worst-case hold slack is 0.431
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.431               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -422.334 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.260
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.260            -543.688 clk 
Info (332146): Worst-case hold slack is 0.381
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.381               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -422.334 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.993
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.993            -112.622 clk 
Info (332146): Worst-case hold slack is 0.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.177               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -304.009 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4770 megabytes
    Info: Processing ended: Thu Aug 10 01:30:39 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


