-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Mon Sep 13 19:37:53 EDT 2021                        

Solution Settings: inPlaceNTT_DIF_precomp.v6
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/utils.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/main.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF_precomp/core                     100  154217     154223            0  0        ? 
    Design Total:                                    100  154217     154223            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                       Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)        0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)        0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 2.400          1           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(14,32)                                             0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(15,32)                                             0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_sync_in_wait(12)                                      0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(18)                                     0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                     
    modulo_add_95bc4fddf4956fb8fb1c3dc6de610b8360c4()        96.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_5224928a713d998f31e113942b953258634d()        64.000     0.000      0.000            0.000 0.320          1           1 
    mult_6f95beddce4781dedef9ed170f11f70570bc()            6426.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,10)                                    10.000     0.000     10.000            9.000 1.035          3           4 
    mgc_add(11,0,10,0,11)                                    11.000     0.000     11.000           10.000 1.050          2           2 
    mgc_add(11,0,11,0,11)                                    11.000     0.000     11.000           10.000 1.050          1           1 
    mgc_add(32,0,32,0,32)                                    32.000     0.000     32.000           31.000 1.365          2           2 
    mgc_add(4,0,1,1,4)                                        4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(4,0,4,0,4)                                        4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(5,0,2,1,5)                                        5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_add(8,0,2,1,9)                                        8.000     0.000      8.000            7.000 1.005          1           0 
    mgc_add(8,0,8,0,8)                                        8.000     0.000      8.000            7.000 1.005          1           0 
    mgc_add(8,0,8,0,9)                                        8.000     0.000      8.000            7.000 1.005          0           1 
    mgc_add(9,0,9,0,9)                                        9.000     0.000      9.000            8.000 1.020          1           1 
    mgc_and(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          81 
    mgc_and(1,3)                                              1.000     0.000      1.000            0.000 0.550          0          15 
    mgc_and(1,4)                                              1.000     0.000      1.000            0.000 0.550          0           7 
    mgc_and(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           6 
    mgc_and(1,6)                                              1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_and(1,7)                                              2.000     0.000      2.000            0.000 1.500          0           3 
    mgc_and(10,2)                                            10.000     0.000     10.000            0.000 0.550          0           1 
    mgc_and(8,2)                                              8.000     0.000      8.000            0.000 0.550          0           1 
    mgc_mul(10,0,10,0,10)                                   608.000     1.000      0.000            0.000 3.713          1           2 
    mgc_mul(9,0,9,0,9)                                      608.000     1.000      0.000            0.000 3.673          1           0 
    mgc_mux(1,1,2)                                            1.000     0.000      1.000            0.000 0.080          0          53 
    mgc_mux(10,1,2)                                          10.000     0.000     10.000            0.000 0.080          0           1 
    mgc_mux(2,1,2)                                            2.000     0.000      2.000            0.000 0.080          0           2 
    mgc_mux(32,1,2)                                          32.000     0.000     32.000            0.000 0.080          0           5 
    mgc_mux(4,1,2)                                            4.000     0.000      4.000            0.000 0.080          0           3 
    mgc_mux(7,1,2)                                            7.000     0.000      7.000            0.000 0.080          0           1 
    mgc_mux(8,1,2)                                            8.000     0.000      8.000            0.000 0.080          0           4 
    mgc_mux(9,1,2)                                            9.000     0.000      9.000            0.000 0.080          0           3 
    mgc_mux1hot(1,10)                                         4.134     0.000      4.134            0.000 1.500          0           1 
    mgc_mux1hot(1,3)                                          1.446     0.000      1.446            0.000 0.550          0           1 
    mgc_mux1hot(1,8)                                          3.366     0.000      3.366            0.000 1.500          0           1 
    mgc_mux1hot(10,3)                                        14.463     0.000     14.463            0.000 0.550          0           1 
    mgc_mux1hot(8,11)                                        36.148     0.000     36.148            0.000 1.500          0           1 
    mgc_mux1hot(8,4)                                         14.643     0.000     14.643            0.000 1.500          0           1 
    mgc_nand(1,2)                                             1.000     0.000      1.000            0.000 0.550          0           8 
    mgc_nand(1,3)                                             1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nand(1,4)                                             1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nand(1,6)                                             1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          32 
    mgc_nor(1,3)                                              1.000     0.000      1.000            0.000 0.550          0           5 
    mgc_nor(1,4)                                              1.000     0.000      1.000            0.000 0.550          0           5 
    mgc_nor(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(2,2)                                              2.000     0.000      2.000            0.000 0.550          0           1 
    mgc_not(1)                                                0.000     0.000      0.000            0.000 0.000          0         103 
    mgc_not(10)                                               0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(32)                                               0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(4)                                                0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(8)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_or(1,2)                                               1.000     0.000      1.000            0.000 0.550          0          25 
    mgc_or(1,3)                                               1.000     0.000      1.000            0.000 0.550          0           6 
    mgc_or(1,4)                                               1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_or(1,5)                                               1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_or(2,2)                                               2.000     0.000      2.000            0.000 0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           6 
    mgc_reg_pos(1,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           8 
    mgc_reg_pos(10,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           7 
    mgc_reg_pos(11,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(11,0,0,1,1,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           8 
    mgc_reg_pos(4,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(8,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(9,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_shift_l(1,0,4,10)                                     8.738     0.000      8.738            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,11)                                     9.595     0.000      9.595            0.000 0.550          1           1 
    mgc_xnor(1,2)                                             1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_xor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0           2 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                            0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                       
    TOTAL AREA (After Assignment):                         8595.534     2.000    794.000          153.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   7985.3         10163.5          8604.5        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           7985.3 (100%)  10154.5 (100%)   8595.5 (100%) 
      MUX:                 0.0           649.8   (6%)    379.2   (4%) 
      FUNC:             7985.3 (100%)   9309.7  (92%)   7987.3  (93%) 
      LOGIC:               0.0           195.0   (2%)    229.0   (3%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             9.0   (0%)      9.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             9.0 (100%)      9.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                          Size(bits) Gated Register CG Opt Done Variables                                             
    --------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP-1:VEC_LOOP:acc#5.itm            32         Y                  COMP_LOOP-1:VEC_LOOP:acc#5.itm                        
                                                                            COMP_LOOP-2:VEC_LOOP:acc#5.itm                        
                                                                            COMP_LOOP-3:VEC_LOOP:acc#5.itm                        
                                                                            COMP_LOOP-4:VEC_LOOP:acc#5.itm                        
                                                                            factor1#1.sva                                         
                                                                            factor1#2.sva                                         
                                                                            factor1#3.sva                                         
                                                                            factor1.sva                                           
    COMP_LOOP-1:VEC_LOOP:acc#8.itm            32         Y                  COMP_LOOP-1:VEC_LOOP:acc#8.itm                        
                                                                            COMP_LOOP-2:VEC_LOOP:acc#8.itm                        
                                                                            COMP_LOOP-3:VEC_LOOP:acc#8.itm                        
                                                                            COMP_LOOP-4:VEC_LOOP:acc#8.itm                        
    COMP_LOOP:twiddle_f#1.sva                 32         Y           Y      COMP_LOOP:twiddle_f#1.sva                             
                                                                            COMP_LOOP:twiddle_f#2.sva                             
                                                                            COMP_LOOP:twiddle_f#3.sva                             
                                                                            COMP_LOOP:twiddle_f.sva                               
    COMP_LOOP:twiddle_help#1.sva              32         Y           Y      COMP_LOOP:twiddle_help#1.sva                          
                                                                            COMP_LOOP:twiddle_help#2.sva                          
                                                                            COMP_LOOP:twiddle_help#3.sva                          
                                                                            COMP_LOOP:twiddle_help.sva                            
    p.sva                                     32         Y           Y      p.sva                                                 
    twiddle:rsci.qb_d.bfwt                    32         Y           Y      twiddle:rsci.qb_d.bfwt                                
    twiddle_h:rsci.qb_d.bfwt                  32         Y           Y      twiddle_h:rsci.qb_d.bfwt                              
    vec:rsci.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsci.qa_d.bfwt(31:0)                              
    STAGE_LOOP:lshift.psp.sva                 11         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    VEC_LOOP:j(10:0)#1.sva#1                  11         Y           Y      VEC_LOOP:j(10:0)#1.sva#1                              
                                                                            VEC_LOOP:j(10:0)#2.sva#1                              
                                                                            VEC_LOOP:j(10:0)#3.sva#1                              
                                                                            VEC_LOOP:j(10:0).sva#1                                
    COMP_LOOP:twiddle_f:mul.cse#2.sva         10         Y           Y      COMP_LOOP:twiddle_f:mul.cse#2.sva                     
    COMP_LOOP:twiddle_f:mul.cse.sva           10         Y           Y      COMP_LOOP:twiddle_f:mul.cse.sva                       
    VEC_LOOP:acc#10.cse#1.sva                 10         Y           Y      VEC_LOOP:acc#10.cse#1.sva                             
    VEC_LOOP:acc#10.cse#2.sva                 10         Y           Y      VEC_LOOP:acc#10.cse#2.sva                             
    VEC_LOOP:acc#10.cse#3.sva                 10         Y           Y      VEC_LOOP:acc#10.cse#3.sva                             
    VEC_LOOP:acc#10.cse.sva                   10         Y           Y      VEC_LOOP:acc#10.cse.sva                               
    VEC_LOOP:j(10:0)#1.sva(9:0)               10         Y           Y      VEC_LOOP:j(10:0)#1.sva(9:0)                           
                                                                            VEC_LOOP:j(10:0)#3.sva(9:0)                           
                                                                            VEC_LOOP:j(10:0)#2.sva(9:0)                           
                                                                            VEC_LOOP:j(10:0).sva(9:0)                             
    COMP_LOOP-3:twiddle_f:mul.psp.sva          9         Y           Y      COMP_LOOP-3:twiddle_f:mul.psp.sva                     
    VEC_LOOP:acc#1.cse#2.sva(8:0)              9         Y           Y      VEC_LOOP:acc#1.cse#2.sva                              
                                                                            VEC_LOOP:acc#1.cse.sva                                
                                                                            COMP_LOOP-2:twiddle_f:lshift.ncse.sva                 
                                                                            COMP_LOOP-3:twiddle_f:lshift.itm                      
                                                                            VEC_LOOP:acc#11.psp.sva                               
    COMP_LOOP-1:twiddle_f:lshift.itm           8         Y           Y      COMP_LOOP-1:twiddle_f:lshift.itm                      
                                                                            VEC_LOOP:acc.psp.sva                                  
    COMP_LOOP-1:twiddle_f:mul.psp.sva          8         Y                  COMP_LOOP-1:twiddle_f:mul.psp.sva                     
    COMP_LOOP:k(10:2).sva(7:0)                 8         Y           Y      COMP_LOOP:k(10:2).sva(7:0)                            
    COMP_LOOP-1:twiddle_f:acc.cse.sva          4         Y                  COMP_LOOP-1:twiddle_f:acc.cse.sva                     
    STAGE_LOOP:i(3:0).sva                      4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    VEC_LOOP:acc#1.cse#2.sva(9)                1         Y           Y      VEC_LOOP:acc#1.cse#2.sva                              
                                                                            VEC_LOOP:acc#1.cse.sva                                
                                                                            COMP_LOOP-2:twiddle_f:lshift.ncse.sva                 
                                                                            COMP_LOOP-3:twiddle_f:lshift.itm                      
                                                                            VEC_LOOP:acc#11.psp.sva                               
    complete:rsci.bcwt                         1                            complete:rsci.bcwt                                    
    core.wten.reg                              1                            core.wten.reg                                         
    reg(complete:rsci.oswt).cse                1         Y                  reg(complete:rsci.oswt).cse                           
    reg(ensig.cgo#1).cse                       1         Y                  reg(ensig.cgo#1).cse                                  
    reg(ensig.cgo).cse                         1         Y                  reg(ensig.cgo).cse                                    
    reg(run:rsci.oswt).cse                     1         Y                  reg(run:rsci.oswt).cse                                
    reg(twiddle:rsci.oswt).cse                 1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc.triosy:obj.iswt0).cse          1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                     
    reg(vec:rsci.oswt).cse                     1         Y                  reg(vec:rsci.oswt).cse                                
    run:rsci.bcwt                              1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                         1         Y           Y      run:rsci.ivld.bfwt                                    
    run_ac_sync_tmp_dobj.sva                   1         Y           Y      run_ac_sync_tmp_dobj.sva                              
    twiddle:rsci.bcwt                          1                            twiddle:rsci.bcwt                                     
    twiddle_h:rsci.bcwt                        1                            twiddle_h:rsci.bcwt                                   
    vec:rsci.bcwt                              1                            vec:rsci.bcwt                                         
                                                                                                                                  
    Total:                                   414            408         325 (Total Gating Ratio: 0.99, CG Opt Gating Ratio: 0.79) 
    
  Timing Report
    Critical Path
      Max Delay:  5.362526
      Slack:      -0.3625259999999999
      
      Path                                                                            Startpoint                                                            Endpoint                                                       Delay  Slack   
      ------------------------------------------------------------------------------- --------------------------------------------------------------------- -------------------------------------------------------------- ------ -------
      1                                                                               inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:mul.psp) 5.3625 -0.3625 
                                                                                                                                                                                                                                          
        Instance                                                                      Component                                                                                                                            Delta  Delay   
        --------                                                                      ---------                                                                                                                            -----  -----   
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst         inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                 0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                             0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#71                                                                                                                                                                  0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#71.itm                                                                                                                                                              0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/nor#78                                            mgc_nor_1_2                                                                                                                          0.5500 0.5500  
        inPlaceNTT_DIF_precomp:core/nor#78.cse                                                                                                                                                                             0.0000 0.5500  
        inPlaceNTT_DIF_precomp:core/and#151                                           mgc_and_1_5                                                                                                                          0.5500 1.1000  
        inPlaceNTT_DIF_precomp:core/and.dcpl#133                                                                                                                                                                           0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/not#294                                           mgc_not_1                                                                                                                            0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/not#294.itm                                                                                                                                                                            0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#3     mgc_and_1_2                                                                                                                          0.5500 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#3.itm                                                                                                                                      0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#42                                                                                                                                                            0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#42.itm                                                                                                                                                        0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                      mgc_mul_10_0_10_0_10                                                                                                                 3.7125 5.3625  
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0)                                                                                                                                                  0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm                                                                                                                                              0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:mul.psp)                mgc_reg_pos_9_0_0_0_0_1_1                                                                                                            0.0000 5.3625  
                                                                                                                                                                                                                                          
      2                                                                               inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:mul.psp) 5.3625 -0.3625 
                                                                                                                                                                                                                                          
        Instance                                                                      Component                                                                                                                            Delta  Delay   
        --------                                                                      ---------                                                                                                                            -----  -----   
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst         inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                 0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                             0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#71                                                                                                                                                                  0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#71.itm                                                                                                                                                              0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/nor#78                                            mgc_nor_1_2                                                                                                                          0.5500 0.5500  
        inPlaceNTT_DIF_precomp:core/nor#78.cse                                                                                                                                                                             0.0000 0.5500  
        inPlaceNTT_DIF_precomp:core/and#151                                           mgc_and_1_5                                                                                                                          0.5500 1.1000  
        inPlaceNTT_DIF_precomp:core/and.dcpl#133                                                                                                                                                                           0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/not#294                                           mgc_not_1                                                                                                                            0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/not#294.itm                                                                                                                                                                            0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#3     mgc_and_1_2                                                                                                                          0.5500 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#3.itm                                                                                                                                      0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#42                                                                                                                                                            0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#42.itm                                                                                                                                                        0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                      mgc_mul_10_0_10_0_10                                                                                                                 3.7125 5.3625  
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0)                                                                                                                                                  0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm                                                                                                                                              0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:mul.psp)                mgc_reg_pos_9_0_0_0_0_1_1                                                                                                            0.0000 5.3625  
                                                                                                                                                                                                                                          
      3                                                                               inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:mul.psp) 5.3625 -0.3625 
                                                                                                                                                                                                                                          
        Instance                                                                      Component                                                                                                                            Delta  Delay   
        --------                                                                      ---------                                                                                                                            -----  -----   
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst         inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                 0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                             0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#44                                                                                                                                                                  0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#44.itm                                                                                                                                                              0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/nor#78                                            mgc_nor_1_2                                                                                                                          0.5500 0.5500  
        inPlaceNTT_DIF_precomp:core/nor#78.cse                                                                                                                                                                             0.0000 0.5500  
        inPlaceNTT_DIF_precomp:core/and#151                                           mgc_and_1_5                                                                                                                          0.5500 1.1000  
        inPlaceNTT_DIF_precomp:core/and.dcpl#133                                                                                                                                                                           0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/not#294                                           mgc_not_1                                                                                                                            0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/not#294.itm                                                                                                                                                                            0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#3     mgc_and_1_2                                                                                                                          0.5500 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#3.itm                                                                                                                                      0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#42                                                                                                                                                            0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#42.itm                                                                                                                                                        0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                      mgc_mul_10_0_10_0_10                                                                                                                 3.7125 5.3625  
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0)                                                                                                                                                  0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm                                                                                                                                              0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:mul.psp)                mgc_reg_pos_9_0_0_0_0_1_1                                                                                                            0.0000 5.3625  
                                                                                                                                                                                                                                          
      4                                                                               inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:mul.psp) 5.3625 -0.3625 
                                                                                                                                                                                                                                          
        Instance                                                                      Component                                                                                                                            Delta  Delay   
        --------                                                                      ---------                                                                                                                            -----  -----   
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst         inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                 0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                             0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#66                                                                                                                                                                  0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#66.itm                                                                                                                                                              0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/nor#44                                            mgc_nor_1_2                                                                                                                          0.5500 0.5500  
        inPlaceNTT_DIF_precomp:core/and.dcpl#27                                                                                                                                                                            0.0000 0.5500  
        inPlaceNTT_DIF_precomp:core/and#151                                           mgc_and_1_5                                                                                                                          0.5500 1.1000  
        inPlaceNTT_DIF_precomp:core/and.dcpl#133                                                                                                                                                                           0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/not#294                                           mgc_not_1                                                                                                                            0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/not#294.itm                                                                                                                                                                            0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#3     mgc_and_1_2                                                                                                                          0.5500 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#3.itm                                                                                                                                      0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#42                                                                                                                                                            0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#42.itm                                                                                                                                                        0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                      mgc_mul_10_0_10_0_10                                                                                                                 3.7125 5.3625  
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0)                                                                                                                                                  0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm                                                                                                                                              0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:mul.psp)                mgc_reg_pos_9_0_0_0_0_1_1                                                                                                            0.0000 5.3625  
                                                                                                                                                                                                                                          
      5                                                                               inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:mul.psp) 5.3625 -0.3625 
                                                                                                                                                                                                                                          
        Instance                                                                      Component                                                                                                                            Delta  Delay   
        --------                                                                      ---------                                                                                                                            -----  -----   
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst         inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                 0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                             0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#44                                                                                                                                                                  0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#44.itm                                                                                                                                                              0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/nor#44                                            mgc_nor_1_2                                                                                                                          0.5500 0.5500  
        inPlaceNTT_DIF_precomp:core/and.dcpl#27                                                                                                                                                                            0.0000 0.5500  
        inPlaceNTT_DIF_precomp:core/and#151                                           mgc_and_1_5                                                                                                                          0.5500 1.1000  
        inPlaceNTT_DIF_precomp:core/and.dcpl#133                                                                                                                                                                           0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/not#294                                           mgc_not_1                                                                                                                            0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/not#294.itm                                                                                                                                                                            0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#3     mgc_and_1_2                                                                                                                          0.5500 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#3.itm                                                                                                                                      0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#42                                                                                                                                                            0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#42.itm                                                                                                                                                        0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                      mgc_mul_10_0_10_0_10                                                                                                                 3.7125 5.3625  
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0)                                                                                                                                                  0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm                                                                                                                                              0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:mul.psp)                mgc_reg_pos_9_0_0_0_0_1_1                                                                                                            0.0000 5.3625  
                                                                                                                                                                                                                                          
      6                                                                               inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:mul.psp) 5.3625 -0.3625 
                                                                                                                                                                                                                                          
        Instance                                                                      Component                                                                                                                            Delta  Delay   
        --------                                                                      ---------                                                                                                                            -----  -----   
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst         inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                 0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                             0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#71                                                                                                                                                                  0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#71.itm                                                                                                                                                              0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/nor#78                                            mgc_nor_1_2                                                                                                                          0.5500 0.5500  
        inPlaceNTT_DIF_precomp:core/nor#78.cse                                                                                                                                                                             0.0000 0.5500  
        inPlaceNTT_DIF_precomp:core/and#160                                           mgc_and_1_5                                                                                                                          0.5500 1.1000  
        inPlaceNTT_DIF_precomp:core/and.dcpl#142                                                                                                                                                                           0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#4     mgc_and_1_2                                                                                                                          0.5500 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#4.itm                                                                                                                                      0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#43                                                                                                                                                            0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#43.itm                                                                                                                                                        0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul:rg                      mgc_mul_10_0_10_0_10                                                                                                                 3.7125 5.3625  
        inPlaceNTT_DIF_precomp:core/z.out#3                                                                                                                                                                                0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#3)(7-0)                                                                                                                                                  0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#3)(7-0).itm                                                                                                                                              0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:mul.psp)                mgc_reg_pos_8_0_0_0_0_1_1                                                                                                            0.0000 5.3625  
                                                                                                                                                                                                                                          
      7                                                                               inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:mul.psp) 5.3625 -0.3625 
                                                                                                                                                                                                                                          
        Instance                                                                      Component                                                                                                                            Delta  Delay   
        --------                                                                      ---------                                                                                                                            -----  -----   
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst         inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                 0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                             0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#71                                                                                                                                                                  0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#71.itm                                                                                                                                                              0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/nor#78                                            mgc_nor_1_2                                                                                                                          0.5500 0.5500  
        inPlaceNTT_DIF_precomp:core/nor#78.cse                                                                                                                                                                             0.0000 0.5500  
        inPlaceNTT_DIF_precomp:core/and#151                                           mgc_and_1_5                                                                                                                          0.5500 1.1000  
        inPlaceNTT_DIF_precomp:core/and.dcpl#133                                                                                                                                                                           0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#1     mgc_and_1_2                                                                                                                          0.5500 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#1.itm                                                                                                                                      0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#41                                                                                                                                                            0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#41.itm                                                                                                                                                        0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                      mgc_mul_10_0_10_0_10                                                                                                                 3.7125 5.3625  
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0)                                                                                                                                                  0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm                                                                                                                                              0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:mul.psp)                mgc_reg_pos_9_0_0_0_0_1_1                                                                                                            0.0000 5.3625  
                                                                                                                                                                                                                                          
      8                                                                               inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:mul.psp) 5.3625 -0.3625 
                                                                                                                                                                                                                                          
        Instance                                                                      Component                                                                                                                            Delta  Delay   
        --------                                                                      ---------                                                                                                                            -----  -----   
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst         inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                 0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                             0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#71                                                                                                                                                                  0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#71.itm                                                                                                                                                              0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/nor#78                                            mgc_nor_1_2                                                                                                                          0.5500 0.5500  
        inPlaceNTT_DIF_precomp:core/nor#78.cse                                                                                                                                                                             0.0000 0.5500  
        inPlaceNTT_DIF_precomp:core/and#160                                           mgc_and_1_5                                                                                                                          0.5500 1.1000  
        inPlaceNTT_DIF_precomp:core/and.dcpl#142                                                                                                                                                                           0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#4     mgc_and_1_2                                                                                                                          0.5500 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#4.itm                                                                                                                                      0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#43                                                                                                                                                            0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#43.itm                                                                                                                                                        0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul:rg                      mgc_mul_10_0_10_0_10                                                                                                                 3.7125 5.3625  
        inPlaceNTT_DIF_precomp:core/z.out#3                                                                                                                                                                                0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#3)(7-0)                                                                                                                                                  0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#3)(7-0).itm                                                                                                                                              0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:mul.psp)                mgc_reg_pos_8_0_0_0_0_1_1                                                                                                            0.0000 5.3625  
                                                                                                                                                                                                                                          
      9                                                                               inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:mul.psp) 5.3625 -0.3625 
                                                                                                                                                                                                                                          
        Instance                                                                      Component                                                                                                                            Delta  Delay   
        --------                                                                      ---------                                                                                                                            -----  -----   
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst         inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                 0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                             0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#66                                                                                                                                                                  0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#66.itm                                                                                                                                                              0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/nor#44                                            mgc_nor_1_2                                                                                                                          0.5500 0.5500  
        inPlaceNTT_DIF_precomp:core/and.dcpl#27                                                                                                                                                                            0.0000 0.5500  
        inPlaceNTT_DIF_precomp:core/and#151                                           mgc_and_1_5                                                                                                                          0.5500 1.1000  
        inPlaceNTT_DIF_precomp:core/and.dcpl#133                                                                                                                                                                           0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#1     mgc_and_1_2                                                                                                                          0.5500 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#1.itm                                                                                                                                      0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#41                                                                                                                                                            0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#41.itm                                                                                                                                                        0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                      mgc_mul_10_0_10_0_10                                                                                                                 3.7125 5.3625  
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0)                                                                                                                                                  0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm                                                                                                                                              0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:mul.psp)                mgc_reg_pos_9_0_0_0_0_1_1                                                                                                            0.0000 5.3625  
                                                                                                                                                                                                                                          
      10                                                                              inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:mul.psp) 5.3625 -0.3625 
                                                                                                                                                                                                                                          
        Instance                                                                      Component                                                                                                                            Delta  Delay   
        --------                                                                      ---------                                                                                                                            -----  -----   
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst         inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                 0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                             0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#71                                                                                                                                                                  0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#71.itm                                                                                                                                                              0.0000 0.0000  
        inPlaceNTT_DIF_precomp:core/nor#78                                            mgc_nor_1_2                                                                                                                          0.5500 0.5500  
        inPlaceNTT_DIF_precomp:core/nor#78.cse                                                                                                                                                                             0.0000 0.5500  
        inPlaceNTT_DIF_precomp:core/and#151                                           mgc_and_1_5                                                                                                                          0.5500 1.1000  
        inPlaceNTT_DIF_precomp:core/and.dcpl#133                                                                                                                                                                           0.0000 1.1000  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#2     mgc_and_1_2                                                                                                                          0.5500 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#2.itm                                                                                                                                      0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#42                                                                                                                                                            0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#42.itm                                                                                                                                                        0.0000 1.6500  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                      mgc_mul_10_0_10_0_10                                                                                                                 3.7125 5.3625  
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0)                                                                                                                                                  0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm                                                                                                                                              0.0000 5.3625  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:mul.psp)                mgc_reg_pos_9_0_0_0_0_1_1                                                                                                            0.0000 5.3625  
                                                                                                                                                                                                                                          
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 5.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                           Port                                              Slack (Delay) Messages                
      -------------------------------------------------------------------------------------------------- ----------------------------------------------- ------- ------- -----------------------
      inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt)                                                     VEC_LOOP:if:nor.itm                              3.9000  1.1000                         
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt)                                                     nor#40.rmff                                      2.0100  2.9900                         
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt)                                                 and#61.rmff                                      3.5800  1.4200                         
      inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                                and#74.itm                                       2.2250  2.7750                         
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                          and#77.itm                                       3.9000  1.1000                         
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo)                                                         nor#38.rmff                                      0.9230  4.0770                         
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1)                                                       nor#37.rmff                                      1.1150  3.8850                         
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                 STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                3.6550  1.3450                         
      inPlaceNTT_DIF_precomp:core/reg(p)                                                                 p:rsci.idat                                      5.0000  0.0000                         
      inPlaceNTT_DIF_precomp:core/reg(run_ac_sync_tmp_dobj)                                              run:rsci.ivld.mxwt                               4.6000  0.4000                         
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:lshift.psp)                                             z.out#1                                          2.4750  2.5250                         
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:2).sva(7:0))                                        COMP_LOOP:k:COMP_LOOP:k:and.itm                  2.2650  2.7350                         
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:acc)                                         COMP_LOOP-1:twiddle_f:acc.cse.sva#1              2.4750  2.5250                         
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:lshift)                                      COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm  2.7350  2.2650                         
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)                                                    slc(VEC_LOOP:mux1h#4.rgt)(9).itm                 1.7000  3.3000                         
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)#1                                                  slc(VEC_LOOP:mux1h#4.rgt)(8-0).itm               1.7000  3.3000                         
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:mul.psp)                                     COMP_LOOP:twiddle_f:slc(z.out#3)(7-0).itm       -0.3625  5.3625 (clock period exceeded) 
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:mul.psp)                                     COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm       -0.3625  5.3625 (clock period exceeded) 
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:mul)                                           z.out#2                                         -0.3625  5.3625 (clock period exceeded) 
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_help#1)                                          twiddle_h:rsci.qb_d.mxwt                         2.5200  2.4800                         
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f#1)                                             twiddle:rsci.qb_d.mxwt                           2.5200  2.4800                         
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(10:0)#1.sva(9:0))                                       VEC_LOOP:j:VEC_LOOP:j:VEC_LOOP:j:and.itm         3.1100  1.8900                         
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(10:0)#1)                                                COMP_LOOP-2:VEC_LOOP:acc#9.itm                   3.6300  1.3700                         
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)                                                   z.out#5                                          0.6500  4.3500                         
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:VEC_LOOP:acc#5)                                        VEC_LOOP:mux#13.itm                              1.0750  3.9250                         
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:VEC_LOOP:acc#8)                                        COMP_LOOP-1:VEC_LOOP:acc#8.itm#3                 1.1550  3.8450                         
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:mul)#1                                         z.out#3                                         -0.3625  5.3625 (clock period exceeded) 
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)#1                                                 z.out#5                                          0.6500  4.3500                         
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)#2                                                 z.out#7                                          0.6500  4.3500                         
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)#3                                                 z.out#7                                          0.6500  4.3500                         
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                if:nor.itm                                       1.9300  3.0700                         
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                           run:rsci.ivld                                    4.9200  0.0800                         
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                        VEC_LOOP:nor.itm                                 1.9300  3.0700                         
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm            2.6000  2.4000                         
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)            COMP_LOOP:twiddle_f:nor.itm                      1.9300  3.0700                         
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qb_d.bfwt)       twiddle:rsci.qb_d                                2.5200  2.4800                         
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)      COMP_LOOP:twiddle_help:nor.itm                   1.9300  3.0700                         
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qb_d.bfwt) twiddle_h:rsci.qb_d                              2.5200  2.4800                         
      inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                 if:nor#3.itm                                     1.9300  3.0700                         
      inPlaceNTT_DIF_precomp:core:staller/reg(core.wten)                                                 not#1.itm                                        3.0300  1.9700                         
      inPlaceNTT_DIF_precomp                                                                             run:rsc.rdy                                      4.1300  0.8700                         
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.adra                                     0.3300  4.6700                         
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.da                                       2.6900  2.3100                         
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.wea                                      1.4300  3.5700                         
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.adrb                                     0.3300  4.6700                         
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.db                                       2.6900  2.3100                         
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.web                                      1.4300  3.5700                         
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.triosy.lz                                4.1300  0.8700                         
      inPlaceNTT_DIF_precomp                                                                             p:rsc.triosy.lz                                  4.1300  0.8700                         
      inPlaceNTT_DIF_precomp                                                                             r:rsc.triosy.lz                                  4.1300  0.8700                         
      inPlaceNTT_DIF_precomp                                                                             twiddle:rsc.adrb                                 1.3500  3.6500                         
      inPlaceNTT_DIF_precomp                                                                             twiddle:rsc.triosy.lz                            4.1300  0.8700                         
      inPlaceNTT_DIF_precomp                                                                             twiddle_h:rsc.adrb                               1.3500  3.6500                         
      inPlaceNTT_DIF_precomp                                                                             twiddle_h:rsc.triosy.lz                          4.1300  0.8700                         
      inPlaceNTT_DIF_precomp                                                                             complete:rsc.vld                                 4.1300  0.8700                         
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         9     2 
    -                                                         5     1 
    -                                                         4     2 
    -                                                        32     2 
    -                                                        11     3 
    -                                                        10     4 
    and                                                               
    -                                                         8     1 
    -                                                        10     1 
    -                                                         1   113 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                        11     1 
    -                                                        10     1 
    modulo_add_95bc4fddf4956fb8fb1c3dc6de610b8360c4                   
    -                                                        32     1 
    modulo_sub_5224928a713d998f31e113942b953258634d                   
    -                                                        32     1 
    mul                                                               
    -                                                        10     2 
    mult_6f95beddce4781dedef9ed170f11f70570bc                         
    -                                                        32     1 
    mux                                                               
    -                                                         9     3 
    -                                                         8     4 
    -                                                         7     1 
    -                                                         4     3 
    -                                                        32     5 
    -                                                         2     2 
    -                                                        10     1 
    -                                                         1    53 
    mux1h                                                             
    -                                                         8     2 
    -                                                        10     1 
    -                                                         1     3 
    nand                                                              
    -                                                         1    11 
    nor                                                               
    -                                                         2     1 
    -                                                         1    43 
    not                                                               
    -                                                         8     1 
    -                                                         4     2 
    -                                                        32     1 
    -                                                        10     2 
    -                                                         1   103 
    or                                                                
    -                                                         2     1 
    -                                                         1    33 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         9     2 
    -                                                         8     3 
    -                                                         4     2 
    -                                                        32     8 
    -                                                        11     2 
    -                                                        10     7 
    -                                                         1    16 
    xnor                                                              
    -                                                         1     2 
    xor                                                               
    -                                                         1     2 
    
  End of Report
