
---------- Begin Simulation Statistics ----------
final_tick                               2542126996500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 220381                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   220380                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.05                       # Real time elapsed on the host
host_tick_rate                              636147694                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197720                       # Number of instructions simulated
sim_ops                                       4197720                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012117                       # Number of seconds simulated
sim_ticks                                 12117151500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             54.541381                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  360290                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               660581                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2678                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            110838                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            981660                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25852                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          151128                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           125276                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1184881                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71139                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27164                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197720                       # Number of instructions committed
system.cpu.committedOps                       4197720                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.769925                       # CPI: cycles per instruction
system.cpu.discardedOps                        316559                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619208                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1477873                       # DTB hits
system.cpu.dtb.data_misses                       8399                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417003                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       873555                       # DTB read hits
system.cpu.dtb.read_misses                       7527                       # DTB read misses
system.cpu.dtb.write_accesses                  202205                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604318                       # DTB write hits
system.cpu.dtb.write_misses                       872                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18266                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3697622                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1154722                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687368                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17035896                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.173312                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  980327                       # ITB accesses
system.cpu.itb.fetch_acv                          352                       # ITB acv
system.cpu.itb.fetch_hits                      975694                       # ITB hits
system.cpu.itb.fetch_misses                      4633                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.84% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4221     69.34%     79.19% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.74%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6087                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14431                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2430     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2688     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5136                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2417     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2417     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4852                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11173805500     92.18%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9231500      0.08%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19317500      0.16%     92.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               919013500      7.58%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12121368000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899182                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944704                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8171747000     67.42%     67.42% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3949621000     32.58%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24220531                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85433      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542441     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839772     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592855     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104880      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197720                       # Class of committed instruction
system.cpu.quiesceCycles                        13772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7184635                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       157777                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317159                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22865457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22865457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22865457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22865457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117258.753846                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117258.753846                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117258.753846                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117258.753846                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13106480                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13106480                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13106480                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13106480                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67212.717949                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67212.717949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67212.717949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67212.717949                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22515960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22515960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117270.625000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117270.625000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12906983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12906983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67223.869792                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67223.869792                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.302391                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539624946000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.302391                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206399                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206399                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130345                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34905                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88350                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34501                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28957                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28957                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88940                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41299                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       266168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       266168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 476706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11342592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11342592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6718720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719161                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18073017                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159611                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002719                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052074                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159177     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     434      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159611                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           833430526                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378014000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          471615500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5688192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4496064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10184256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5688192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5688192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34905                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34905                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469433101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         371049582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840482683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469433101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469433101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184360161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184360161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184360161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469433101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        371049582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024842844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000183951750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7453                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7453                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              412648                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113722                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159129                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123035                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159129                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123035                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10390                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1937                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5744                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2050088500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  743695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4838944750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13783.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32533.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105260                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81854                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159129                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123035                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.825077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.492872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.819112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35004     42.33%     42.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24540     29.68%     72.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10170     12.30%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4664      5.64%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2503      3.03%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1462      1.77%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          922      1.12%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          605      0.73%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2818      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82688                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.955052                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.364533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.646352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1344     18.03%     18.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5622     75.43%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           306      4.11%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            78      1.05%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.54%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.32%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.21%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7453                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.227917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.758655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6664     89.41%     89.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               95      1.27%     90.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              440      5.90%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              181      2.43%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               64      0.86%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7453                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9519296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7748288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10184256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7874240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12117146500                       # Total gap between requests
system.mem_ctrls.avgGap                      42943.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5055360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4463936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7748288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417206964.854735076427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368398133.835332512856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639447975.871226906776                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70251                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123035                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2579199500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2259745250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297430366500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29019.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32166.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2417445.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            317230200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            168596670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           566416200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          313560180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     956379840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5302355460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        187845120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7812383670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.737641                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    435094500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    404560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11277497000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273190680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145204290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           495580260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318409560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     956379840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5232915780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        246320640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7668001050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.822083                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    584595250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    404560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11127996250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12109951500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1690616                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1690616                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1690616                       # number of overall hits
system.cpu.icache.overall_hits::total         1690616                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88941                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88941                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88941                       # number of overall misses
system.cpu.icache.overall_misses::total         88941                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5489671500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5489671500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5489671500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5489671500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1779557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1779557                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1779557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1779557                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049979                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049979                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049979                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049979                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61722.619489                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61722.619489                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61722.619489                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61722.619489                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88350                       # number of writebacks
system.cpu.icache.writebacks::total             88350                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88941                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88941                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88941                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88941                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5400731500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5400731500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5400731500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5400731500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049979                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049979                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049979                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049979                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60722.630733                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60722.630733                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60722.630733                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60722.630733                       # average overall mshr miss latency
system.cpu.icache.replacements                  88350                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1690616                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1690616                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88941                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88941                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5489671500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5489671500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1779557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1779557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049979                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049979                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61722.619489                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61722.619489                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88941                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88941                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5400731500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5400731500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049979                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049979                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60722.630733                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60722.630733                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.841246                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1747539                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88428                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.762281                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.841246                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3648054                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3648054                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1334560                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1334560                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1334560                       # number of overall hits
system.cpu.dcache.overall_hits::total         1334560                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105971                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105971                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105971                       # number of overall misses
system.cpu.dcache.overall_misses::total        105971                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6796218000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6796218000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6796218000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6796218000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1440531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1440531                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1440531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1440531                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073564                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073564                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073564                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073564                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64132.809920                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64132.809920                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64132.809920                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64132.809920                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34729                       # number of writebacks
system.cpu.dcache.writebacks::total             34729                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36593                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36593                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36593                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36593                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69378                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69378                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69378                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69378                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4420942500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4420942500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4420942500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4420942500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048161                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048161                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048161                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048161                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63722.541728                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63722.541728                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63722.541728                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63722.541728                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69227                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       803350                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          803350                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49559                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49559                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3320462000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3320462000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       852909                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       852909                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058106                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058106                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67000.181602                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67000.181602                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9151                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9151                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40408                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40408                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2700176000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2700176000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66822.807365                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66822.807365                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531210                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531210                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3475756000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3475756000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587622                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587622                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61613.770120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61613.770120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28970                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28970                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720766500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720766500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049300                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049300                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59398.222299                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59398.222299                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10294                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10294                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62651000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62651000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079578                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079578                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70394.382022                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70394.382022                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61761000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61761000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079578                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079578                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69394.382022                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69394.382022                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542126996500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.373000                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1401694                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69227                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.247793                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.373000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978880                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978880                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          729                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2995915                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2995915                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2948960402500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 337917                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                   337917                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1512.81                       # Real time elapsed on the host
host_tick_rate                              267410552                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511205787                       # Number of instructions simulated
sim_ops                                     511205787                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.404542                       # Number of seconds simulated
sim_ticks                                404542043000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.963009                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                24663711                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             37390215                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5738                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2210707                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          38324889                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             116687                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          649226                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           532539                       # Number of indirect misses.
system.cpu.branchPred.lookups                47310827                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  937449                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        69983                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506268726                       # Number of instructions committed
system.cpu.committedOps                     506268726                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.597038                       # CPI: cycles per instruction
system.cpu.discardedOps                       5197176                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                108200800                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                    111147849                       # DTB hits
system.cpu.dtb.data_misses                       8698                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 92692289                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     94334139                       # DTB read hits
system.cpu.dtb.read_misses                       6292                       # DTB read misses
system.cpu.dtb.write_accesses                15508511                       # DTB write accesses
system.cpu.dtb.write_acv                           31                       # DTB write access violations
system.cpu.dtb.write_hits                    16813710                       # DTB write hits
system.cpu.dtb.write_misses                      2406                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           173431955                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          232116083                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         107511159                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         20423411                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       112699997                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.626159                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                96865616                       # ITB accesses
system.cpu.itb.fetch_acv                          418                       # ITB acv
system.cpu.itb.fetch_hits                    95629302                       # ITB hits
system.cpu.itb.fetch_misses                   1236314                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   335      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21458     57.50%     58.42% # number of callpals executed
system.cpu.kern.callpal::rdps                    1519      4.07%     62.49% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.49% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.50% # number of callpals executed
system.cpu.kern.callpal::rti                     2186      5.86%     68.35% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.38%     70.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.75% # number of callpals executed
system.cpu.kern.callpal::rdunique               10917     29.25%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37321                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44735                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8244     34.07%     34.07% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.57%     34.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     414      1.71%     36.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15400     63.65%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24195                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8227     48.38%     48.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.81%     49.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      414      2.43%     51.62% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8227     48.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17005                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             392766410500     97.09%     97.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               250883500      0.06%     97.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               391069000      0.10%     97.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             11135620000      2.75%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         404543983000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997938                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.534221                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.702831                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2007                      
system.cpu.kern.mode_good::user                  2005                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2517                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2005                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797378                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886876                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32702365000      8.08%      8.08% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         371762946000     91.90%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             78673000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      335                       # number of times the context was actually changed
system.cpu.numCycles                        808530277                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154248      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220616325     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712874      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608388     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62910871     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12746265      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429264      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045835      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               193028      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506268726                       # Class of committed instruction
system.cpu.quiesceCycles                       553809                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       695830280                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          308                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1096610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2192923                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8448102589                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8448102589                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8448102589                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8448102589                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118054.563086                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118054.563086                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118054.563086                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118054.563086                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           840                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   19                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    44.210526                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4865942998                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4865942998                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4865942998                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4865942998                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67997.135283                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67997.135283                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67997.135283                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67997.135283                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23258878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23258878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115715.810945                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115715.810945                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13208878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13208878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65715.810945                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65715.810945                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8424843711                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8424843711                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118061.150659                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118061.150659                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4852734120                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4852734120                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68003.561099                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68003.561099                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             812034                       # Transaction distribution
system.membus.trans_dist::WriteReq               2867                       # Transaction distribution
system.membus.trans_dist::WriteResp              2867                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311469                       # Transaction distribution
system.membus.trans_dist::WritebackClean       581340                       # Transaction distribution
system.membus.trans_dist::CleanEvict           203508                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               49                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214993                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214993                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         581341                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        228624                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1744021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1744021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1330297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1340169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3227312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     74411520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     74411520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43745600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43757328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122735888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1101303                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000278                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016667                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1100997     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     306      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1101303                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9141500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5895535527                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2381623000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3075645250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37205760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28378624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65584384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37205760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37205760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19934016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19934016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          581340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          443416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1024756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311469                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311469                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          91970070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          70149999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             162120069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     91970070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91970070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       49275511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49275511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       49275511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         91970070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         70149999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            211395580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    889952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    535507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    438635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001268546500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54192                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54192                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2818099                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             838218                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1024756                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     892755                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1024756                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   892755                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50614                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2803                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            107187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            109143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             51094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            104117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            107701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38521                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11990901250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4870710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30256063750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12309.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31059.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       239                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   719576                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  683178                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1024756                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               892755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  929730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  53995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    836                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       461349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.598571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.618388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.608523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       167164     36.23%     36.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       146431     31.74%     67.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        50277     10.90%     78.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25020      5.42%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14582      3.16%     87.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9130      1.98%     89.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6978      1.51%     90.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4775      1.04%     91.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36992      8.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       461349                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.975882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.181300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.098765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50197     92.63%     92.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3402      6.28%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           409      0.75%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           77      0.14%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           59      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            7      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            7      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54192                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.422350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.398204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.929359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43403     80.09%     80.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1360      2.51%     82.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7883     14.55%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              867      1.60%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              448      0.83%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              129      0.24%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               55      0.10%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54192                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62345088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3239296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56957440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65584384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57136320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       154.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       140.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    162.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    141.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  404542043000                       # Total gap between requests
system.mem_ctrls.avgGap                     210972.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34272448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28072640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56957440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 84719125.225755587220                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 69393627.895432367921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 140794859.237906187773                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       581340                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       443416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       892755                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16553069750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13702994000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9678576528750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28473.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30903.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10841245.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1697406480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            902170170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3496779300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2271039300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31934235840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     105384411240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      66600761760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       212286804090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.758323                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 172025456750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13508560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 219011632250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1596846720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            848721390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3458973000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2374812900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31934235840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     110658150990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      62159745600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       213031486440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.599126                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 160455186250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13508560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 230581975000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74227                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74227                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1590                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152994                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11728                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1723000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7005000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372749589                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5634000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1481000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              114500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    406540606000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     98165313                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         98165313                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     98165313                       # number of overall hits
system.cpu.icache.overall_hits::total        98165313                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       581341                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         581341                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       581341                       # number of overall misses
system.cpu.icache.overall_misses::total        581341                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35908156000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35908156000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35908156000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35908156000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     98746654                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     98746654                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     98746654                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     98746654                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005887                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005887                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005887                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005887                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61767.802374                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61767.802374                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61767.802374                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61767.802374                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       581340                       # number of writebacks
system.cpu.icache.writebacks::total            581340                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       581341                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       581341                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       581341                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       581341                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35326815000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35326815000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35326815000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35326815000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005887                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005887                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005887                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005887                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60767.802374                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60767.802374                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60767.802374                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60767.802374                       # average overall mshr miss latency
system.cpu.icache.replacements                 581340                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     98165313                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        98165313                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       581341                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        581341                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35908156000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35908156000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     98746654                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     98746654                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005887                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005887                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61767.802374                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61767.802374                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       581341                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       581341                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35326815000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35326815000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005887                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005887                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60767.802374                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60767.802374                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999974                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            98792034                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            581340                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            169.938477                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999974                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         198074649                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        198074649                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    110073756                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        110073756                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    110073756                       # number of overall hits
system.cpu.dcache.overall_hits::total       110073756                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       643389                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         643389                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       643389                       # number of overall misses
system.cpu.dcache.overall_misses::total        643389                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39408104500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39408104500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39408104500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39408104500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    110717145                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    110717145                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    110717145                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    110717145                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005811                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005811                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005811                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005811                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61250.821043                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61250.821043                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61250.821043                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61250.821043                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       240109                       # number of writebacks
system.cpu.dcache.writebacks::total            240109                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       201805                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       201805                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       201805                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       201805                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       441584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       441584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       441584                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       441584                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4936                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4936                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27564118000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27564118000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27564118000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27564118000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373511000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373511000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003988                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003988                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003988                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003988                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62421.007102                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62421.007102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62421.007102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62421.007102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75670.786062                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75670.786062                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 443416                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     93734154                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        93734154                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       252333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        252333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16360992000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16360992000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     93986487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     93986487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64838.891465                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64838.891465                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25788                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25788                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       226545                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       226545                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14657951000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14657951000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373511000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373511000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002410                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002410                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64702.160719                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64702.160719                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180527.307878                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180527.307878                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16339602                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16339602                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       391056                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       391056                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23047112500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23047112500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16730658                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16730658                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023374                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023374                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58935.580838                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58935.580838                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       176017                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       176017                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       215039                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       215039                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2867                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2867                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12906167000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12906167000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012853                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012853                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60017.796772                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60017.796772                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49685                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49685                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1884                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1884                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    141308500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    141308500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.036534                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.036534                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75004.511677                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75004.511677                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1881                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1881                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    139233000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    139233000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.036475                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.036475                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74020.733652                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74020.733652                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51097                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51097                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51097                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51097                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 406833406000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           104897353                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            443416                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            236.566459                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          692                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         222083038                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        222083038                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2961005134500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               16167583                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                 16167526                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    32.21                       # Real time elapsed on the host
host_tick_rate                              373896640                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520821467                       # Number of instructions simulated
sim_ops                                     520821467                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012045                       # Number of seconds simulated
sim_ticks                                 12044732000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.635679                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  839233                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               991583                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                557                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             30512                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1057367                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              15321                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           98808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            83487                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1132677                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28010                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7188                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9615680                       # Number of instructions committed
system.cpu.committedOps                       9615680                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.505227                       # CPI: cycles per instruction
system.cpu.discardedOps                         98685                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1628709                       # DTB accesses
system.cpu.dtb.data_acv                            32                       # DTB access violations
system.cpu.dtb.data_hits                      1974946                       # DTB hits
system.cpu.dtb.data_misses                       1943                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   842471                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      1022741                       # DTB read hits
system.cpu.dtb.read_misses                       1367                       # DTB read misses
system.cpu.dtb.write_accesses                  786238                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      952205                       # DTB write hits
system.cpu.dtb.write_misses                       576                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             3002276                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4933900                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1095215                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           978717                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8292211                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.399165                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2467655                       # ITB accesses
system.cpu.itb.fetch_acv                          124                       # ITB acv
system.cpu.itb.fetch_hits                     2466472                       # ITB hits
system.cpu.itb.fetch_misses                      1183                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.23%      3.23% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.16%      3.39% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3213     87.86%     91.25% # number of callpals executed
system.cpu.kern.callpal::rdps                      33      0.90%     92.15% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.18% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.21% # number of callpals executed
system.cpu.kern.callpal::rti                      225      6.15%     98.36% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.09%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3657                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5628                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1607     46.49%     46.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.38%     47.04% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1831     52.96%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3457                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1605     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.40%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1605     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3229                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11457407000     95.14%     95.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9129000      0.08%     95.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                16734500      0.14%     95.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               559668500      4.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12042939000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998755                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.876570                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.934047                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 213                      
system.cpu.kern.mode_good::user                   213                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               343                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 213                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.620991                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.766187                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2684341000     22.29%     22.29% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9358597000     77.71%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         24089464                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33268      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4585483     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9396      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265710      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941629      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                34066      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9615680                       # Class of committed instruction
system.cpu.tickCycles                        15797253                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           83                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        175723                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32751                       # Transaction distribution
system.membus.trans_dist::WriteReq                 92                       # Transaction distribution
system.membus.trans_dist::WriteResp                92                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57114                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21690                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9051                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55278                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55278                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21700                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10889                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        65083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        65083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       199014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 264097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2776512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2776512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7889856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7890288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10666800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             88125                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000930                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030490                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   88043     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      82      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               88125                       # Request fanout histogram
system.membus.reqLayer0.occupancy              396000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           518218000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350558500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          115136250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1388352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4234560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5622912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1388352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1388352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3655296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3655296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57114                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57114                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         115266326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         351569466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             466835792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    115266326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        115266326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      303476740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            303476740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      303476740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        115266326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        351569466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            770312532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     78341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     19336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     66083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000287200250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4576                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4576                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              248778                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73879                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87859                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78756                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87859                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78756                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2440                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   415                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4671                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    834598250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  427095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2436204500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9770.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28520.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70775                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63367                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87859                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78756                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    353.844346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.394805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.429692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9552     32.25%     32.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7284     24.59%     56.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3173     10.71%     67.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1587      5.36%     72.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          858      2.90%     75.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1201      4.06%     79.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          464      1.57%     81.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          408      1.38%     82.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5090     17.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29617                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.666084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.032433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.672758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              15      0.33%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            379      8.28%      8.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3921     85.69%     94.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           145      3.17%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            49      1.07%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            23      0.50%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            11      0.24%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             9      0.20%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      0.09%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      0.11%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             5      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.02%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4576                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.119318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.088705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.021394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2041     44.60%     44.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      0.76%     45.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2431     53.12%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               51      1.11%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4576                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5466816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  156160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5013632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5622976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5040384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       453.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       416.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    466.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    418.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12044735000                       # Total gap between requests
system.mem_ctrls.avgGap                      72290.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1237504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4229312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5013632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 102742344.121894940734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 351133757.064914345741                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 416251021.608450889587                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66165                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78756                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    638324250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1797880250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290326590000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29424.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27172.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3686405.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            118017060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             62731350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           324170280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          210621780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     950848080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4592283660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        757991040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7016663250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.550384                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1911313750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    402220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9731198250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             93434040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49665165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           285714240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          198302580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     950848080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4507954440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        829005120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6914923665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.103572                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2096070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    402220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9546442000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  92                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 92                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              422000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              310500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12044732000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2763905                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2763905                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2763905                       # number of overall hits
system.cpu.icache.overall_hits::total         2763905                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21699                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21699                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21699                       # number of overall misses
system.cpu.icache.overall_misses::total         21699                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1350291500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1350291500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1350291500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1350291500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2785604                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2785604                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2785604                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2785604                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007790                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007790                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007790                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007790                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62228.282409                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62228.282409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62228.282409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62228.282409                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21690                       # number of writebacks
system.cpu.icache.writebacks::total             21690                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21699                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21699                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21699                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21699                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1328592500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1328592500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1328592500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1328592500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007790                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007790                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007790                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007790                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61228.282409                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61228.282409                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61228.282409                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61228.282409                       # average overall mshr miss latency
system.cpu.icache.replacements                  21690                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2763905                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2763905                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21699                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21699                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1350291500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1350291500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2785604                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2785604                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007790                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007790                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62228.282409                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62228.282409                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21699                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21699                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1328592500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1328592500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61228.282409                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61228.282409                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990704                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2792233                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             22211                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            125.713971                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.990704                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5592907                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5592907                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1837209                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1837209                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1837209                       # number of overall hits
system.cpu.dcache.overall_hits::total         1837209                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122613                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122613                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122613                       # number of overall misses
system.cpu.dcache.overall_misses::total        122613                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7074401500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7074401500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7074401500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7074401500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1959822                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1959822                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1959822                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1959822                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062563                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062563                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062563                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062563                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57696.993793                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57696.993793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57696.993793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57696.993793                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57114                       # number of writebacks
system.cpu.dcache.writebacks::total             57114                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56770                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56770                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56770                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56770                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65843                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65843                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65843                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65843                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3873470500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3873470500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3873470500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3873470500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35892000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35892000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033596                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033596                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033596                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033596                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58828.888416                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58828.888416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58828.888416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58828.888416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 139657.587549                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 139657.587549                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66165                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1000874                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1000874                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12763                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12763                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    848773000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    848773000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1013637                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1013637                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012591                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012591                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66502.624775                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66502.624775                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10564                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10564                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    703201500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    703201500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35892000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35892000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66565.836804                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66565.836804                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217527.272727                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217527.272727                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836335                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836335                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109850                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109850                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6225628500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6225628500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       946185                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       946185                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56673.905325                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56673.905325                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54571                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54571                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55279                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55279                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3170269000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3170269000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57350.331952                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57350.331952                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4503                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4503                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          325                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          325                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23417500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23417500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.067316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.067316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72053.846154                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72053.846154                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          325                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          325                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23092500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23092500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.067316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.067316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71053.846154                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71053.846154                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4777                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4777                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4777                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4777                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12044732000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7657298                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67189                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.966542                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          666                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4005019                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4005019                       # Number of data accesses

---------- End Simulation Statistics   ----------
