vendor_name = ModelSim
source_file = 1, D:/Quartus-lite-20.1.1.720-windows/scrabble/Testbench.vhdl
source_file = 1, D:/Quartus-lite-20.1.1.720-windows/scrabble/DUT.vhdl
source_file = 1, D:/Quartus-lite-20.1.1.720-windows/scrabble/scrabble.vhdl
source_file = 1, d:/quartus-lite-20.1.1.720-windows/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartus-lite-20.1.1.720-windows/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartus-lite-20.1.1.720-windows/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartus-lite-20.1.1.720-windows/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Quartus-lite-20.1.1.720-windows/scrabble/db/DUT.cbx.xml
design_name = DUT
instance = comp, \input_vector[0]~I\, input_vector[0], DUT, 1
instance = comp, \input_vector[1]~I\, input_vector[1], DUT, 1
instance = comp, \input_vector[3]~I\, input_vector[3], DUT, 1
instance = comp, \input_vector[2]~I\, input_vector[2], DUT, 1
instance = comp, \add_instance|y[0]~0\, add_instance|y[0]~0, DUT, 1
instance = comp, \output_vector[0]~I\, output_vector[0], DUT, 1
