<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/sched1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sched1.v</a>
defines: 
time_elapsed: 1.612s
ram usage: 37792 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpd_zke7yw/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/sched1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sched1.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sched1.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/sched1.v:22</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sched1.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/sched1.v:22</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/sched1.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/sched1.v:22</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpd_zke7yw/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpd_zke7yw/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpd_zke7yw/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/sched1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sched1.v</a>, line:22, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_always: , line:32
     |vpiAlwaysType:1
     |vpiStmt:
     \_delay_control: , line:32
       |#5
       |vpiStmt:
       \_assignment: , line:32
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:32
           |vpiName:clk
           |vpiFullName:work@test.clk
         |vpiRhs:
         \_operation: , line:32
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (clk), line:32
             |vpiName:clk
             |vpiFullName:work@test.clk
   |vpiProcess:
   \_always: , line:36
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:36
       |vpiCondition:
       \_ref_obj: (c), line:36
         |vpiName:c
         |vpiFullName:work@test.c
       |vpiStmt:
       \_assignment: , line:37
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (b2), line:37
           |vpiName:b2
           |vpiFullName:work@test.b2
         |vpiRhs:
         \_ref_obj: (c), line:37
           |vpiName:c
           |vpiFullName:work@test.c
   |vpiProcess:
   \_always: , line:39
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:39
       |vpiCondition:
       \_operation: , line:39
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:39
           |vpiName:clk
           |vpiFullName:work@test.clk
       |vpiStmt:
       \_begin: , line:40
         |vpiFullName:work@test
         |vpiStmt:
         \_assignment: , line:41
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (a1), line:41
             |vpiName:a1
             |vpiFullName:work@test.a1
           |vpiRhs:
           \_ref_obj: (b1), line:41
             |vpiName:b1
             |vpiFullName:work@test.b1
         |vpiStmt:
         \_assignment: , line:42
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (a2), line:42
             |vpiName:a2
             |vpiFullName:work@test.a2
           |vpiRhs:
           \_ref_obj: (b2), line:42
             |vpiName:b2
             |vpiFullName:work@test.b2
   |vpiProcess:
   \_always: , line:45
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:45
       |vpiCondition:
       \_operation: , line:45
         |vpiOpType:40
         |vpiOperand:
         \_ref_obj: (clk), line:45
           |vpiName:clk
           |vpiFullName:work@test.clk
       |vpiStmt:
       \_if_stmt: , line:46
         |vpiCondition:
         \_operation: , line:46
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (a1), line:46
             |vpiName:a1
             |vpiFullName:work@test.a1
           |vpiOperand:
           \_ref_obj: (a2), line:46
             |vpiName:a2
             |vpiFullName:work@test.a2
         |vpiStmt:
         \_assignment: , line:47
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (err), line:47
             |vpiName:err
             |vpiFullName:work@test.err
           |vpiRhs:
           \_constant: , line:47
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:50
       |vpiFullName:work@test
       |vpiStmt:
       \_assignment: , line:53
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (err), line:53
           |vpiName:err
           |vpiFullName:work@test.err
         |vpiRhs:
         \_constant: , line:53
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:54
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:54
           |vpiName:clk
           |vpiFullName:work@test.clk
         |vpiRhs:
         \_constant: , line:54
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:55
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (d), line:55
           |vpiName:d
           |vpiFullName:work@test.d
         |vpiRhs:
         \_constant: , line:55
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:56
         |#20
       |vpiStmt:
       \_event_control: , line:57
         |vpiCondition:
         \_operation: , line:57
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (clk), line:57
             |vpiName:clk
             |vpiFullName:work@test.clk
         |vpiStmt:
         \_assignment: , line:58
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (d), line:58
             |vpiName:d
             |vpiFullName:work@test.d
           |vpiRhs:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_delay_control: , line:59
         |#25
       |vpiStmt:
       \_if_else: , line:60
         |vpiCondition:
         \_operation: , line:60
           |vpiOpType:14
           |vpiOperand:
           \_ref_obj: (err), line:60
             |vpiName:err
             |vpiFullName:work@test.err
           |vpiOperand:
           \_constant: , line:60
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiStmt:
         \_sys_func_call: ($display), line:61
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:61
             |vpiConstType:6
             |vpiDecompile:&#34;FAILED&#34;
             |vpiSize:8
             |STRING:&#34;FAILED&#34;
         |vpiElseStmt:
         \_sys_func_call: ($display), line:63
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:63
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
       |vpiStmt:
       \_sys_func_call: ($finish), line:64
         |vpiName:$finish
   |vpiContAssign:
   \_cont_assign: , line:34
     |vpiDelay:
     \_constant: , line:34
       |vpiConstType:7
       |vpiDecompile:p_dly
       |vpiSize:32
       |INT:0
     |vpiRhs:
     \_ref_obj: (d), line:34
       |vpiName:d
       |vpiFullName:work@test.d
     |vpiLhs:
     \_ref_obj: (c), line:34
       |vpiName:c
       |vpiFullName:work@test.c
   |vpiContAssign:
   \_cont_assign: , line:35
     |vpiRhs:
     \_ref_obj: (c), line:35
       |vpiName:c
       |vpiFullName:work@test.c
     |vpiLhs:
     \_ref_obj: (b1), line:35
       |vpiName:b1
       |vpiFullName:work@test.b1
   |vpiNet:
   \_logic_net: (d), line:25
     |vpiName:d
     |vpiFullName:work@test.d
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (a1), line:25
     |vpiName:a1
     |vpiFullName:work@test.a1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (a2), line:25
     |vpiName:a2
     |vpiFullName:work@test.a2
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b2), line:25
     |vpiName:b2
     |vpiFullName:work@test.b2
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (err), line:26
     |vpiName:err
     |vpiFullName:work@test.err
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:28
     |vpiName:clk
     |vpiFullName:work@test.clk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b1), line:29
     |vpiName:b1
     |vpiFullName:work@test.b1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (c), line:29
     |vpiName:c
     |vpiFullName:work@test.c
     |vpiNetType:1
   |vpiParamAssign:
   \_param_assign: , line:24
     |vpiRhs:
     \_constant: , line:24
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (p_dly), line:24
       |vpiName:p_dly
   |vpiParameter:
   \_parameter: (p_dly), line:24
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/sched1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sched1.v</a>, line:22
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (d), line:25, parent:work@test
     |vpiName:d
     |vpiFullName:work@test.d
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (a1), line:25, parent:work@test
     |vpiName:a1
     |vpiFullName:work@test.a1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (a2), line:25, parent:work@test
     |vpiName:a2
     |vpiFullName:work@test.a2
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b2), line:25, parent:work@test
     |vpiName:b2
     |vpiFullName:work@test.b2
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (err), line:26, parent:work@test
     |vpiName:err
     |vpiFullName:work@test.err
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:28, parent:work@test
     |vpiName:clk
     |vpiFullName:work@test.clk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b1), line:29, parent:work@test
     |vpiName:b1
     |vpiFullName:work@test.b1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (c), line:29, parent:work@test
     |vpiName:c
     |vpiFullName:work@test.c
     |vpiNetType:1
   |vpiParameter:
   \_parameter: (p_dly), line:24
     |vpiName:p_dly
     |INT:0
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \p_dly of type 41
Object: \d of type 36
Object: \a1 of type 36
Object: \a2 of type 36
Object: \b2 of type 36
Object: \err of type 36
Object: \clk of type 36
Object: \b1 of type 36
Object: \c of type 36
Object: \work_test of type 32
Object:  of type 8
Object: \c of type 608
Object: \d of type 608
Object:  of type 8
Object: \b1 of type 608
Object: \c of type 608
Object:  of type 1
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>