[N
4
4
1 N
3
10 behavioral
2
8 mem_128b
1
53 D:/RTL_FPGA/SD3_files/VHDL/decod_mem/sim_mem_sys/work
]
[G
1
2
3
1
4
0
0
16
0
0 0
0
0
]
