Input gate count = 24
Trying maximal layers = 1...
Trying maximal layers = 2...
Trying maximal layers = 3...
Compilation time = 86.19346237182617.
gate 0 is at cycle 0 on edge (2,6)
gate 1 is at cycle 0 on edge (0,2)
gate 2 is at cycle 0 on edge (2,3)
gate 3 is at cycle 0 on edge (5,6)
gate 4 is at cycle 0 on edge (6,12)
gate 5 is at cycle 0 on edge (16,17)
gate 6 is at cycle 0 on edge (11,17)
gate 7 is at cycle 0 on edge (17,18)
gate 8 is at cycle 1 on edge (16,17)
gate 9 is at cycle 2 on edge (15,16)
gate 10 is at cycle 0 on edge (10,11)
gate 11 is at cycle 1 on edge (5,11)
gate 12 is at cycle 2 on edge (10,16)
gate 13 is at cycle 2 on edge (4,10)
gate 14 is at cycle 2 on edge (17,18)
gate 15 is at cycle 2 on edge (16,17)
gate 16 is at cycle 2 on edge (12,18)
gate 17 is at cycle 2 on edge (4,5)
gate 18 is at cycle 1 on edge (2,6)
gate 19 is at cycle 2 on edge (5,6)
gate 20 is at cycle 2 on edge (6,12)
gate 21 is at cycle 1 on edge (2,3)
gate 22 is at cycle 2 on edge (1,5)
gate 23 is at cycle 2 on edge (1,2)
logical qubit 0 is mapped to node 12 in the beginning, node 17 at the end
logical qubit 1 is mapped to node 19 in the beginning, node 16 at the end
logical qubit 2 is mapped to node 21 in the beginning, node 18 at the end
logical qubit 3 is mapped to node 10 in the beginning, node 10 at the end
logical qubit 4 is mapped to node 2 in the beginning, node 0 at the end
logical qubit 5 is mapped to node 17 in the beginning, node 21 at the end
logical qubit 6 is mapped to node 18 in the beginning, node 12 at the end
logical qubit 7 is mapped to node 16 in the beginning, node 15 at the end
logical qubit 8 is mapped to node 5 in the beginning, node 4 at the end
logical qubit 9 is mapped to node 7 in the beginning, node 6 at the end
logical qubit 10 is mapped to node 3 in the beginning, node 2 at the end
logical qubit 11 is mapped to node 0 in the beginning, node 3 at the end
logical qubit 12 is mapped to node 6 in the beginning, node 13 at the end
logical qubit 13 is mapped to node 11 in the beginning, node 11 at the end
logical qubit 14 is mapped to node 4 in the beginning, node 1 at the end
logical qubit 15 is mapped to node 1 in the beginning, node 5 at the end
A swap gate finished at cycle 0 on edge (0, 2).
A swap gate finished at cycle 1 on edge (2, 3).
A swap gate finished at cycle 1 on edge (1, 5).
A swap gate finished at cycle 0 on edge (4, 5).
A swap gate finished at cycle 0 on edge (6, 7).
A swap gate finished at cycle 1 on edge (7, 13).
A swap gate finished at cycle 0 on edge (9, 10).
A swap gate finished at cycle 1 on edge (9, 10).
A swap gate finished at cycle 0 on edge (12, 18).
A swap gate finished at cycle 1 on edge (15, 16).
A swap gate finished at cycle 1 on edge (17, 18).
A swap gate finished at cycle 0 on edge (15, 19).
A swap gate finished at cycle 0 on edge (17, 21).
A swap gate finished at cycle 1 on edge (20, 22).
final depth = 9
time 0
ZZ (2, 6) 0
ZZ (17, 11) 6
time 1
ZZ (2, 0) 1
ZZ (6, 5) 3
ZZ (17, 18) 7
ZZ (11, 10) 10
time 2
ZZ (2, 3) 2
ZZ (6, 12) 4
ZZ (17, 16) 5
SWAP (4, 5) 27
SWAP (9, 10) 30
SWAP (15, 19) 35
time 3
ZZ (11, 5) 11
SWAP (0, 2) 24
SWAP (6, 7) 28
SWAP (12, 18) 32
SWAP (17, 21) 36
time 4
ZZ (16, 17) 8
ZZ (2, 3) 21
time 5
ZZ (6, 2) 18
SWAP (1, 5) 26
SWAP (7, 13) 29
SWAP (9, 10) 31
SWAP (15, 16) 33
SWAP (17, 18) 34
SWAP (20, 22) 37
time 6
ZZ (15, 16) 9
ZZ (10, 4) 13
ZZ (17, 18) 14
ZZ (6, 5) 19
SWAP (2, 3) 25
time 7
ZZ (17, 16) 15
ZZ (18, 12) 16
ZZ (5, 1) 22
time 8
ZZ (10, 16) 12
ZZ (4, 5) 17
ZZ (6, 12) 20
ZZ (1, 2) 23
