Flow report for test3
Tue Dec 12 03:27:26 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Flow Summary                                                                 ;
+------------------------------------+-----------------------------------------+
; Flow Status                        ; Successful - Tue Dec 12 03:27:26 2017   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; test3                                   ;
; Top-level Entity Name              ; test3                                   ;
; Family                             ; Cyclone II                              ;
; Device                             ; EP2C20F484C7                            ;
; Timing Models                      ; Final                                   ;
; Met timing requirements            ; Yes                                     ;
; Total logic elements               ; 835 / 18,752 ( 4 % )                    ;
;     Total combinational functions  ; 829 / 18,752 ( 4 % )                    ;
;     Dedicated logic registers      ; 40 / 18,752 ( < 1 % )                   ;
; Total registers                    ; 40                                      ;
; Total pins                         ; 49 / 315 ( 16 % )                       ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0 / 239,616 ( 0 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 52 ( 0 % )                          ;
; Total PLLs                         ; 1 / 4 ( 25 % )                          ;
+------------------------------------+-----------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 12/12/2017 03:27:05 ;
; Main task         ; Compilation         ;
; Revision Name     ; test3               ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                            ;
+--------------------------------------+-------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                      ; Value                                                 ; Default Value ; Entity Name ; Section Id     ;
+--------------------------------------+-------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                ; 31032332267146.151301682511920                        ; --            ; --          ; --             ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; tb_Signed_Multiplier_NbyM                             ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                  ; ModelSim (Verilog)                                    ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                                       ; --            ; --          ; eda_simulation ;
; EDA_TIME_SCALE                       ; 1 ps                                                  ; --            ; --          ; eda_simulation ;
; IP_TOOL_NAME                         ; ALTPLL                                                ; --            ; --          ; --             ;
; IP_TOOL_VERSION                      ; 9.1                                                   ; --            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                                    ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                                     ; --            ; --          ; --             ;
; MISC_FILE                            ; D:/Workspace/Altera_Quartus_Workspace/test3/test3.dpf ; --            ; --          ; --             ;
; MISC_FILE                            ; my_clock_gen_bb.v                                     ; --            ; --          ; --             ;
; MISC_FILE                            ; my_clock_gen.inc                                      ; --            ; --          ; --             ;
; MISC_FILE                            ; my_clock_gen.ppf                                      ; --            ; --          ; --             ;
; PARTITION_COLOR                      ; 16764057                                              ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE               ; SOURCE                                                ; --            ; --          ; Top            ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS   ; Off                                                   ; --            ; --          ; eda_blast_fpga ;
+--------------------------------------+-------------------------------------------------------+---------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:07     ; 1.0                     ; 293 MB              ; 00:00:09                           ;
; Fitter                  ; 00:00:05     ; 1.0                     ; 306 MB              ; 00:00:06                           ;
; Assembler               ; 00:00:02     ; 1.0                     ; 279 MB              ; 00:00:02                           ;
; Classic Timing Analyzer ; 00:00:00     ; 1.0                     ; 218 MB              ; 00:00:01                           ;
; EDA Netlist Writer      ; 00:00:01     ; 1.0                     ; 229 MB              ; 00:00:01                           ;
; Total                   ; 00:00:15     ; --                      ; --                  ; 00:00:19                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                          ;
+-------------------------+------------------+---------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+-------------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis    ; Charles-laptop   ; Windows Vista ; 6.2        ; x86_64         ;
; Fitter                  ; Charles-laptop   ; Windows Vista ; 6.2        ; x86_64         ;
; Assembler               ; Charles-laptop   ; Windows Vista ; 6.2        ; x86_64         ;
; Classic Timing Analyzer ; Charles-laptop   ; Windows Vista ; 6.2        ; x86_64         ;
; EDA Netlist Writer      ; Charles-laptop   ; Windows Vista ; 6.2        ; x86_64         ;
+-------------------------+------------------+---------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off test3 -c test3
quartus_fit --read_settings_files=off --write_settings_files=off test3 -c test3
quartus_asm --read_settings_files=off --write_settings_files=off test3 -c test3
quartus_tan --read_settings_files=off --write_settings_files=off test3 -c test3 --timing_analysis_only
quartus_eda --read_settings_files=off --write_settings_files=off test3 -c test3



