{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719330964342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719330964342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 00:56:04 2024 " "Processing started: Wed Jun 26 00:56:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719330964342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719330964342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_adder_2bit -c full_adder_2bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_adder_2bit -c full_adder_2bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719330964342 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719330964737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_2bit-structure " "Found design unit 1: full_adder_2bit-structure" {  } { { "full_adder_2bit.vhd" "" { Text "C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/full_adder_2bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719330965033 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_2bit " "Found entity 1: full_adder_2bit" {  } { { "full_adder_2bit.vhd" "" { Text "C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/full_adder_2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719330965033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719330965033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "full_adder_2bit " "Elaborating entity \"full_adder_2bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719330965061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.vhd 2 1 " "Using design file full_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-arc " "Found design unit 1: full_adder-arc" {  } { { "full_adder.vhd" "" { Text "C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/full_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719330965075 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719330965075 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719330965075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:U0 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:U0\"" {  } { { "full_adder_2bit.vhd" "U0" { Text "C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/full_adder_2bit.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719330965075 ""}
{ "Warning" "WSGN_SEARCH_FILE" "half_adder.vhd 2 1 " "Using design file half_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-arc " "Found design unit 1: half_adder-arc" {  } { { "half_adder.vhd" "" { Text "C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/half_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719330965088 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719330965088 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719330965088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder full_adder:U0\|half_adder:U0 " "Elaborating entity \"half_adder\" for hierarchy \"full_adder:U0\|half_adder:U0\"" {  } { { "full_adder.vhd" "U0" { Text "C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_5_simulating_2bit_full_adder/full_adder.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719330965089 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1719330965520 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1719330965728 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719330965728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1719330965753 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1719330965753 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1719330965753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1719330965753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719330965770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 00:56:05 2024 " "Processing ended: Wed Jun 26 00:56:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719330965770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719330965770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719330965770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719330965770 ""}
