{"Source Block": ["hdl/library/axi_dmac/axi_dmac_response_manager.v@73:83@HdlIdDef", "\nlocalparam STATE_IDLE         = 3'h0;\nlocalparam STATE_ACC          = 3'h1;\nlocalparam STATE_WRITE_RESPR  = 3'h2;\nlocalparam STATE_ZERO_COMPL   = 3'h3;\nlocalparam STATE_WRITE_ZRCMPL = 3'h4;\n\nreg [2:0] state = STATE_IDLE;\nreg [2:0] nx_state;\n\nlocalparam DEST_SRC_RATIO = DMA_DATA_WIDTH_DEST/DMA_DATA_WIDTH_SRC;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_generator.v@70:80", "\n`include \"inc_id.vh\"\n\nlocalparam STATE_IDLE      = 3'h0;\nlocalparam STATE_GEN_ID    = 3'h1;\nlocalparam STATE_REWIND_ID = 3'h2;\nlocalparam STATE_CONSUME   = 3'h3;\nlocalparam STATE_WAIT_LAST = 3'h4;\n\nreg [2:0] state = STATE_IDLE;\nreg [2:0] nx_state;\n"], ["hdl/library/axi_dmac/axi_dmac_response_manager.v@76:86", "localparam STATE_WRITE_RESPR  = 3'h2;\nlocalparam STATE_ZERO_COMPL   = 3'h3;\nlocalparam STATE_WRITE_ZRCMPL = 3'h4;\n\nreg [2:0] state = STATE_IDLE;\nreg [2:0] nx_state;\n\nlocalparam DEST_SRC_RATIO = DMA_DATA_WIDTH_DEST/DMA_DATA_WIDTH_SRC;\n\nlocalparam DEST_SRC_RATIO_WIDTH = DEST_SRC_RATIO > 64 ? 7 :\n  DEST_SRC_RATIO > 32 ? 6 :\n"], ["hdl/library/axi_dmac/request_generator.v@71:81", "`include \"inc_id.vh\"\n\nlocalparam STATE_IDLE      = 3'h0;\nlocalparam STATE_GEN_ID    = 3'h1;\nlocalparam STATE_REWIND_ID = 3'h2;\nlocalparam STATE_CONSUME   = 3'h3;\nlocalparam STATE_WAIT_LAST = 3'h4;\n\nreg [2:0] state = STATE_IDLE;\nreg [2:0] nx_state;\n\n"], ["hdl/library/axi_dmac/axi_dmac_response_manager.v@72:82", ");\n\nlocalparam STATE_IDLE         = 3'h0;\nlocalparam STATE_ACC          = 3'h1;\nlocalparam STATE_WRITE_RESPR  = 3'h2;\nlocalparam STATE_ZERO_COMPL   = 3'h3;\nlocalparam STATE_WRITE_ZRCMPL = 3'h4;\n\nreg [2:0] state = STATE_IDLE;\nreg [2:0] nx_state;\n\n"], ["hdl/library/axi_dmac/axi_dmac_response_manager.v@75:85", "localparam STATE_ACC          = 3'h1;\nlocalparam STATE_WRITE_RESPR  = 3'h2;\nlocalparam STATE_ZERO_COMPL   = 3'h3;\nlocalparam STATE_WRITE_ZRCMPL = 3'h4;\n\nreg [2:0] state = STATE_IDLE;\nreg [2:0] nx_state;\n\nlocalparam DEST_SRC_RATIO = DMA_DATA_WIDTH_DEST/DMA_DATA_WIDTH_SRC;\n\nlocalparam DEST_SRC_RATIO_WIDTH = DEST_SRC_RATIO > 64 ? 7 :\n"], ["hdl/library/axi_dmac/axi_dmac_response_manager.v@71:81", "  input [1:0] completion_transfer_id\n);\n\nlocalparam STATE_IDLE         = 3'h0;\nlocalparam STATE_ACC          = 3'h1;\nlocalparam STATE_WRITE_RESPR  = 3'h2;\nlocalparam STATE_ZERO_COMPL   = 3'h3;\nlocalparam STATE_WRITE_ZRCMPL = 3'h4;\n\nreg [2:0] state = STATE_IDLE;\nreg [2:0] nx_state;\n"]], "Diff Content": {"Delete": [[78, "localparam STATE_WRITE_ZRCMPL = 3'h4;\n"]], "Add": []}}