"ID","Process ID","Process Name","Host Name","Kernel Name","Context","Stream","Block Size","Grid Size","Device","CC","Section Name","Metric Name","Metric Unit","Metric Value","Rule Name","Rule Type","Rule Description","Estimated Speedup Type","Estimated Speedup"

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","DRAM Frequency","Ghz","2.61",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","SM Frequency","Ghz","1.58",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","Elapsed Cycles","cycle","10,662",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","Memory Throughput","%","25.01",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","DRAM Throughput","%","25.01",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","Duration","us","6.75",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","L1/TEX Cache Throughput","%","16.93",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","L2 Cache Throughput","%","39.56",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","SM Active Cycles","cycle","6,036.25",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","Compute (SM) Throughput","%","19.68",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","SpeedOfLight","","","","SOLBottleneck","OPT","This kernel grid is too small to fill the available resources on this device, resulting in only 0.5 full waves across all SMs. Look at Launch Statistics for more details.","",""

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","SpeedOfLight_RooflineChart","","","","SOLFPRoofline","INF","The ratio of peak float (fp32) to double (fp64) performance on this device is 64:1. The kernel achieved 2% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline analysis.","",""

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","PM Sampling","Maximum Buffer Size","Mbyte","8.39",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","PM Sampling","Dropped Samples","sample","0",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","PM Sampling","Maximum Sampling Interval","us","1.50",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","PM Sampling","# Pass Groups","","2",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","PmSampling","","","","PMSamplingData","WRN","Sampling interval is larger than 10% of the workload duration, which likely results in very few collected samples. For better results, use the --pm-sampling-interval option to reduce the sampling interval. Use --pm-sampling-buffer-size to increase the sampling buffer size for the smaller interval, or don't set a fixed buffer size and let the tool adjust it automatically.","",""

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Compute Workload Analysis","Executed Ipc Active","inst/cycle","1.34",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Compute Workload Analysis","Executed Ipc Elapsed","inst/cycle","0.76",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Compute Workload Analysis","Issue Slots Busy","%","34.52",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Compute Workload Analysis","Issued Ipc Active","inst/cycle","1.38",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Compute Workload Analysis","SM Busy","%","34.52",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","ComputeWorkloadAnalysis","","","","HighPipeUtilization","OPT","All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.","local","80.55"

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Memory Workload Analysis","Memory Throughput","Gbyte/s","835.75",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Memory Workload Analysis","Mem Busy","%","19.13",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Memory Workload Analysis","Max Bandwidth","%","25.01",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Memory Workload Analysis","L1/TEX Hit Rate","%","21.59",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Memory Workload Analysis","L2 Compression Success Rate","%","0",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Memory Workload Analysis","L2 Compression Ratio","","0",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Memory Workload Analysis","L2 Hit Rate","%","44.21",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Memory Workload Analysis","Mem Pipes Busy","%","3.89",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Scheduler Statistics","One or More Eligible","%","35.06",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Scheduler Statistics","Issued Warp Per Scheduler","","0.35",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Scheduler Statistics","No Eligible","%","64.94",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Scheduler Statistics","Active Warps Per Scheduler","warp","7.12",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Scheduler Statistics","Eligible Warps Per Scheduler","warp","0.77",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","SchedulerStats","","","","IssueSlotUtilization","OPT","Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 2.9 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of 7.12 active warps per scheduler, but only an average of 0.77 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps, reduce the time the active warps are stalled by inspecting the top stall reasons on the Warp State Statistics and Source Counters sections.","local","64.94"

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Warp State Statistics","Warp Cycles Per Issued Instruction","cycle","20.32",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Warp State Statistics","Warp Cycles Per Executed Instruction","cycle","20.93",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Warp State Statistics","Avg. Active Threads Per Warp","","32",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Warp State Statistics","Avg. Not Predicated Off Threads Per Warp","","31.14",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 10.8 cycles being stalled waiting for a scoreboard dependency on a L1TEX (local, global, surface, texture) operation. Find the instruction producing the data being waited upon to identify the culprit. To reduce the number of cycles waiting on L1TEX data accesses verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit rates by increasing data locality (coalescing), or by changing the cache configuration. Consider moving frequently used data to shared memory. This stall type represents about 53.4% of the total average of 20.3 cycles between issuing two instructions.","global","53.36"

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","WarpStateStats","","","","CPIStall","INF","Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on sampling data. The Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details on each stall reason.","",""

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Instruction Statistics","Avg. Executed Instructions Per Scheduler","inst","2,023.27",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Instruction Statistics","Executed Instructions","inst","1,068,288",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Instruction Statistics","Avg. Issued Instructions Per Scheduler","inst","2,083.95",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Instruction Statistics","Issued Instructions","inst","1,100,326",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","InstructionStats","","","","FPInstructions","OPT","This kernel executes 0 fused and 221184 non-fused FP32 instructions. By converting pairs of non-fused instructions to their fused (https://docs.nvidia.com/cuda/floating-point/#cuda-and-floating-point), higher-throughput equivalent, the achieved FP32 performance could be increased by up to 50% (relative to its current performance). Check the Source page to identify where this kernel executes FP32 instructions.","global","6.026"

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Block Size","","1,024",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Cluster Scheduling Policy","","PolicySpread",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Cluster Size","","0",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Function Cache Configuration","","CachePreferNone",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Grid Size","","128",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Registers Per Thread","register/thread","31",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Shared Memory Configuration Size","Kbyte","8.19",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Driver Shared Memory Per Block","Kbyte/block","1.02",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Dynamic Shared Memory Per Block","byte/block","0",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Static Shared Memory Per Block","byte/block","0",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","# SMs","SM","132",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Threads","thread","131,072",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Uses Green Context","","0",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Waves Per SM","","0.48",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","LaunchStats","","","","LaunchConfiguration","OPT","The grid for this launch is configured to execute only 128 blocks, which is less than the GPU's 132 multiprocessors. This can underutilize some multiprocessors. If you do not intend to execute this kernel concurrently with other workloads, consider reducing the block size to have at least one block per multiprocessor or increase the size of the grid to fully utilize the available hardware resources. See the Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model) description for more details on launch configurations.","global","3.03"

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Max Active Clusters","cluster","0",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Max Cluster Size","block","8",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Overall GPU Occupancy","%","0",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Cluster Occupancy","%","0",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Block Limit Barriers","block","32",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Block Limit SM","block","32",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Block Limit Registers","block","2",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Block Limit Shared Mem","block","8",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Block Limit Warps","block","2",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Theoretical Active Warps per SM","warp","64",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Theoretical Occupancy","%","100",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Achieved Occupancy","%","43.76",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Achieved Active Warps Per SM","warp","28.01",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","","","","AchievedOccupancy","OPT","The difference between calculated theoretical (100.0%) and measured achieved occupancy (43.8%) can be the result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on optimizing occupancy.","global","56.24"

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Average DRAM Active Cycles","cycle","4,408.60",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Total DRAM Elapsed Cycles","cycle","705,024",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Average L1 Active Cycles","cycle","6,036.25",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Total L1 Elapsed Cycles","cycle","1,398,094",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Average L2 Active Cycles","cycle","7,097.50",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Total L2 Elapsed Cycles","cycle","910,000",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Average SM Active Cycles","cycle","6,036.25",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Total SM Elapsed Cycles","cycle","1,398,094",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Average SMSP Active Cycles","cycle","5,944.71",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Total SMSP Elapsed Cycles","cycle","5,592,376",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum instance value is 13.61% above the average, while the minimum instance value is 100.00% below the average.","global","7.755"

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum instance value is 17.14% above the average, while the minimum instance value is 100.00% below the average.","global","9.617"

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more L1 Slices have a much lower number of active cycles than the average number of active cycles. Maximum instance value is 13.61% above the average, while the minimum instance value is 100.00% below the average.","global","7.755"

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more L2 Slices have a much higher number of active cycles than the average number of active cycles. Additionally, other L2 Slices have a much lower number of active cycles than the average number of active cycles. Maximum instance value is 8.58% above the average, while the minimum instance value is 7.21% below the average.","global","5.356"

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Source Counters","Branch Instructions Ratio","%","0.04",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Source Counters","Branch Instructions","inst","41,344",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Source Counters","Branch Efficiency","%","100",

"0","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Source Counters","Avg. Divergent Branches","","0",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","DRAM Frequency","Ghz","2.61",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","SM Frequency","Ghz","1.58",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","Elapsed Cycles","cycle","12,168",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","Memory Throughput","%","22.00",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","DRAM Throughput","%","22.00",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","Duration","us","7.68",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","L1/TEX Cache Throughput","%","16.80",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","L2 Cache Throughput","%","34.62",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","SM Active Cycles","cycle","6,087.07",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU Speed Of Light Throughput","Compute (SM) Throughput","%","19.47",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","SpeedOfLight","","","","SOLBottleneck","OPT","This kernel grid is too small to fill the available resources on this device, resulting in only 0.5 full waves across all SMs. Look at Launch Statistics for more details.","",""

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","SpeedOfLight_RooflineChart","","","","SOLFPRoofline","INF","The ratio of peak float (fp32) to double (fp64) performance on this device is 64:1. The kernel achieved 2% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline analysis.","",""

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","PM Sampling","Maximum Buffer Size","Mbyte","8.39",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","PM Sampling","Dropped Samples","sample","0",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","PM Sampling","Maximum Sampling Interval","us","1.50",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","PM Sampling","# Pass Groups","","2",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","PmSampling","","","","PMSamplingData","WRN","Sampling interval is larger than 10% of the workload duration, which likely results in very few collected samples. For better results, use the --pm-sampling-interval option to reduce the sampling interval. Use --pm-sampling-buffer-size to increase the sampling buffer size for the smaller interval, or don't set a fixed buffer size and let the tool adjust it automatically.","",""

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Compute Workload Analysis","Executed Ipc Active","inst/cycle","1.33",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Compute Workload Analysis","Executed Ipc Elapsed","inst/cycle","0.76",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Compute Workload Analysis","Issue Slots Busy","%","34.24",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Compute Workload Analysis","Issued Ipc Active","inst/cycle","1.37",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Compute Workload Analysis","SM Busy","%","34.24",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","ComputeWorkloadAnalysis","","","","HighPipeUtilization","OPT","All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.","local","80.72"

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Memory Workload Analysis","Memory Throughput","Gbyte/s","734.83",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Memory Workload Analysis","Mem Busy","%","16.76",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Memory Workload Analysis","Max Bandwidth","%","22.00",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Memory Workload Analysis","L1/TEX Hit Rate","%","21.54",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Memory Workload Analysis","L2 Compression Success Rate","%","0",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Memory Workload Analysis","L2 Compression Ratio","","0",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Memory Workload Analysis","L2 Hit Rate","%","44.19",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Memory Workload Analysis","Mem Pipes Busy","%","3.85",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Scheduler Statistics","One or More Eligible","%","35.15",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Scheduler Statistics","Issued Warp Per Scheduler","","0.35",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Scheduler Statistics","No Eligible","%","64.85",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Scheduler Statistics","Active Warps Per Scheduler","warp","7.59",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Scheduler Statistics","Eligible Warps Per Scheduler","warp","0.77",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","SchedulerStats","","","","IssueSlotUtilization","OPT","Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 2.8 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of 7.59 active warps per scheduler, but only an average of 0.77 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps, reduce the time the active warps are stalled by inspecting the top stall reasons on the Warp State Statistics and Source Counters sections.","local","64.85"

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Warp State Statistics","Warp Cycles Per Issued Instruction","cycle","21.60",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Warp State Statistics","Warp Cycles Per Executed Instruction","cycle","22.25",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Warp State Statistics","Avg. Active Threads Per Warp","","32",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Warp State Statistics","Avg. Not Predicated Off Threads Per Warp","","31.14",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 10.8 cycles being stalled waiting for a scoreboard dependency on a L1TEX (local, global, surface, texture) operation. Find the instruction producing the data being waited upon to identify the culprit. To reduce the number of cycles waiting on L1TEX data accesses verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit rates by increasing data locality (coalescing), or by changing the cache configuration. Consider moving frequently used data to shared memory. This stall type represents about 50.0% of the total average of 21.6 cycles between issuing two instructions.","global","50.02"

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","WarpStateStats","","","","CPIStall","INF","Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on sampling data. The Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details on each stall reason.","",""

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Instruction Statistics","Avg. Executed Instructions Per Scheduler","inst","2,023.27",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Instruction Statistics","Executed Instructions","inst","1,068,288",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Instruction Statistics","Avg. Issued Instructions Per Scheduler","inst","2,084",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Instruction Statistics","Issued Instructions","inst","1,100,352",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","InstructionStats","","","","FPInstructions","OPT","This kernel executes 0 fused and 221184 non-fused FP32 instructions. By converting pairs of non-fused instructions to their fused (https://docs.nvidia.com/cuda/floating-point/#cuda-and-floating-point), higher-throughput equivalent, the achieved FP32 performance could be increased by up to 50% (relative to its current performance). Check the Source page to identify where this kernel executes FP32 instructions.","global","5.977"

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Block Size","","1,024",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Cluster Scheduling Policy","","PolicySpread",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Cluster Size","","0",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Function Cache Configuration","","CachePreferNone",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Grid Size","","128",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Registers Per Thread","register/thread","31",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Shared Memory Configuration Size","Kbyte","8.19",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Driver Shared Memory Per Block","Kbyte/block","1.02",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Dynamic Shared Memory Per Block","byte/block","0",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Static Shared Memory Per Block","byte/block","0",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","# SMs","SM","132",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Threads","thread","131,072",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Uses Green Context","","0",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Launch Statistics","Waves Per SM","","0.48",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","LaunchStats","","","","LaunchConfiguration","OPT","The grid for this launch is configured to execute only 128 blocks, which is less than the GPU's 132 multiprocessors. This can underutilize some multiprocessors. If you do not intend to execute this kernel concurrently with other workloads, consider reducing the block size to have at least one block per multiprocessor or increase the size of the grid to fully utilize the available hardware resources. See the Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model) description for more details on launch configurations.","global","3.03"

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Max Active Clusters","cluster","0",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Max Cluster Size","block","8",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Overall GPU Occupancy","%","0",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Cluster Occupancy","%","0",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Block Limit Barriers","block","32",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Block Limit SM","block","32",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Block Limit Registers","block","2",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Block Limit Shared Mem","block","8",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Block Limit Warps","block","2",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Theoretical Active Warps per SM","warp","64",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Theoretical Occupancy","%","100",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Achieved Occupancy","%","43.94",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","Achieved Active Warps Per SM","warp","28.12",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Occupancy","","","","AchievedOccupancy","OPT","The difference between calculated theoretical (100.0%) and measured achieved occupancy (43.9%) can be the result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on optimizing occupancy.","global","56.06"

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Average DRAM Active Cycles","cycle","4,409",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Total DRAM Elapsed Cycles","cycle","801,792",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Average L1 Active Cycles","cycle","6,087.07",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Total L1 Elapsed Cycles","cycle","1,412,782",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Average L2 Active Cycles","cycle","7,109.34",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Total L2 Elapsed Cycles","cycle","1,038,720",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Average SM Active Cycles","cycle","6,087.07",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Total SM Elapsed Cycles","cycle","1,412,782",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Average SMSP Active Cycles","cycle","5,929.11",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","GPU and Memory Workload Distribution","Total SMSP Elapsed Cycles","cycle","5,651,128",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum instance value is 18.87% above the average, while the minimum instance value is 100.00% below the average.","global","10.73"

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum instance value is 17.31% above the average, while the minimum instance value is 100.00% below the average.","global","9.587"

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more L1 Slices have a much lower number of active cycles than the average number of active cycles. Maximum instance value is 18.87% above the average, while the minimum instance value is 100.00% below the average.","global","10.73"

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more L2 Slices have a much higher number of active cycles than the average number of active cycles. Maximum instance value is 12.79% above the average, while the minimum instance value is 8.74% below the average.","global","7.003"

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Source Counters","Branch Instructions Ratio","%","0.04",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Source Counters","Branch Instructions","inst","41,344",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Source Counters","Branch Efficiency","%","100",

"1","932462","python3.12","127.0.0.1","void act_and_mul_kernel<__half, &silu<float>>(T1 *, const T1 *, int)","1","7","(1024, 1, 1)","(128, 1, 1)","0","9.0","Source Counters","Avg. Divergent Branches","","0",
