// Seed: 2980249619
module module_0 #(
    parameter id_1 = 32'd92
) ();
  _id_1 :
  assert property (@(posedge id_1) 1)
  else $signed(45);
  ;
  logic id_2;
  ;
  logic [-1 : -1  +  id_1] id_3, id_4;
  wire id_5;
  assign id_2 = id_1;
  logic [id_1 : module_0] id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 #(
    parameter id_0 = 32'd49,
    parameter id_3 = 32'd21
) (
    input  supply0 _id_0,
    output supply1 id_1
);
  logic [-1 : 1] _id_3;
  assign id_1 = 1'b0;
  wire [~  id_0 : id_3  |  id_3] id_4;
  module_0 modCall_1 ();
endmodule
