// Seed: 2866689480
module module_0 (
    input supply1 id_0,
    output wire id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply0 id_4
    , id_13,
    input supply0 id_5,
    input wor id_6,
    output tri0 id_7,
    output tri0 id_8,
    input tri id_9
    , id_14,
    output supply0 id_10,
    output wor id_11
);
  wire id_15;
  wire id_16 = id_6, id_17, id_18, id_19, id_20;
  assign {id_5 - 1, id_18} = (id_2);
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    output wor id_3
);
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3
  );
  assign id_3 = 1;
endmodule
