blk_mem_gen_R.v,verilog,xil_defaultlib,../../../../zed_9361.srcs/sources_1/ip/blk_mem_gen_R/sim/blk_mem_gen_R.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
