
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003685                       # Number of seconds simulated
sim_ticks                                  3685047765                       # Number of ticks simulated
final_tick                               533249427702                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 306990                       # Simulator instruction rate (inst/s)
host_op_rate                                   397233                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 285386                       # Simulator tick rate (ticks/s)
host_mem_usage                               16933836                       # Number of bytes of host memory used
host_seconds                                 12912.52                       # Real time elapsed on the host
sim_insts                                  3964011631                       # Number of instructions simulated
sim_ops                                    5129273658                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       236800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       202240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       254720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        56448                       # Number of bytes read from this memory
system.physmem.bytes_read::total               757248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       191360                       # Number of bytes written to this memory
system.physmem.bytes_written::total            191360                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1850                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1580                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1990                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          441                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5916                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1495                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1495                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       382085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64259683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       521024                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54881242                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       451555                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     69122578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       555759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15318119                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               205492045                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       382085                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       521024                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       451555                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       555759                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1910423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51928771                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51928771                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51928771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       382085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64259683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       521024                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54881242                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       451555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     69122578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       555759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15318119                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              257420815                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8837046                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3108349                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551446                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202947                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1278079                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203560                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314489                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8851                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3205046                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17078084                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3108349                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518049                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3663268                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1086718                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        822714                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565604                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        78683                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8571662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.448254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.324797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4908394     57.26%     57.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365555      4.26%     61.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318615      3.72%     65.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          343445      4.01%     69.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          297608      3.47%     72.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155674      1.82%     74.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          102258      1.19%     75.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270771      3.16%     78.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1809342     21.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8571662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.351741                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.932556                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3373268                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       779830                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3482820                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55948                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        879787                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507254                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          994                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20244275                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6360                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        879787                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3541371                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         408072                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        94601                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366725                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       281098                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19556763                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          887                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175833                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77146                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27160742                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91174761                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91174761                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10353758                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3339                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1740                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           745896                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1937017                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1009259                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26064                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       316825                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18431177                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14784425                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29905                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6145997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18795344                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          140                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8571662                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.724803                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.905939                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3145889     36.70%     36.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1789267     20.87%     57.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1195800     13.95%     71.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       766049      8.94%     80.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       753291      8.79%     89.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442374      5.16%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338323      3.95%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74913      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65756      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8571662                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         107978     69.30%     69.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21205     13.61%     82.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26618     17.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12148640     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200937      1.36%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1582902     10.71%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850349      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14784425                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.673005                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155806                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010539                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38326221                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24580634                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14367263                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14940231                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26448                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       707814                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       229359                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           70                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        879787                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         329183                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16458                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18434513                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29708                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1937017                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1009259                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1738                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11577                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          733                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114560                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237642                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14523711                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1487197                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       260712                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312977                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057526                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825780                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.643503                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14381897                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14367263                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9367079                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26148036                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.625799                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358233                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6195619                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205151                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7691875                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.591202                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.162229                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3164930     41.15%     41.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041703     26.54%     67.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837810     10.89%     78.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429271      5.58%     84.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366853      4.77%     88.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179797      2.34%     91.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201656      2.62%     93.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100982      1.31%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       368873      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7691875                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       368873                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25757948                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37750609                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4089                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 265384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.883705                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.883705                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.131600                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.131600                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65594626                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19697404                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19005250                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8836908                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3127409                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2729946                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199828                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1553284                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1493556                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          226459                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6384                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3665477                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17378851                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3127409                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1720015                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3583506                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         981131                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        449629                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1807055                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80053                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8478803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.364163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.173889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4895297     57.74%     57.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179421      2.12%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          328306      3.87%     63.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          307711      3.63%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          495020      5.84%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          511969      6.04%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124100      1.46%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94250      1.11%     81.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1542729     18.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8478803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353903                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.966621                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3783837                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       436013                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3465473                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14082                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        779397                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345093                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          774                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19468518                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        779397                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3946853                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         165208                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        49452                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3314901                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       222991                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18939785                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         75970                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        89922                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25188058                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86255498                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86255498                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16326286                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8861646                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2243                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1102                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           599946                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2883379                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       638645                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10696                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       227860                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17918514                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15086787                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20386                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5419768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14931673                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8478803                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779353                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840394                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2957326     34.88%     34.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1577119     18.60%     53.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1377938     16.25%     69.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       841215      9.92%     79.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       875653     10.33%     89.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       515676      6.08%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230208      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61437      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42231      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8478803                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60115     66.55%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19110     21.16%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11099     12.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11854391     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120355      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1102      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2569097     17.03%     96.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       541842      3.59%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15086787                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.707247                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90324                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005987                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38763087                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23340538                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14597458                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15177111                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37291                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       834252                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       156621                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        779397                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         101261                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6263                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17920720                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        22102                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2883379                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       638645                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1102                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3213                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           55                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106297                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118001                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224298                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14806093                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2468314                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280694                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2996850                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2235233                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            528536                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.675483                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14613654                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14597458                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8973705                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22000141                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.651874                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407893                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10925192                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12437006                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5483689                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200166                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7699406                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.615320                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.311326                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3546633     46.06%     46.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1637637     21.27%     67.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       907188     11.78%     79.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       311764      4.05%     83.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       298743      3.88%     87.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125307      1.63%     88.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       326738      4.24%     92.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95402      1.24%     94.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       449994      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7699406                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10925192                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12437006                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2531119                       # Number of memory references committed
system.switch_cpus1.commit.loads              2049095                       # Number of loads committed
system.switch_cpus1.commit.membars               1100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1944038                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10864867                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170144                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       449994                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25170107                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36621542                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3279                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 358105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10925192                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12437006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10925192                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.808856                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.808856                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.236314                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.236314                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68436758                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19165538                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20011778                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8837046                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3063112                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2490583                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       210746                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1268282                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1189206                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          321408                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9001                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3070174                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16984203                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3063112                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1510614                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3731230                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1128431                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        772720                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1502930                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        90029                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8487203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.471993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4755973     56.04%     56.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          328266      3.87%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          263711      3.11%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          641675      7.56%     70.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          173017      2.04%     72.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          224038      2.64%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          163030      1.92%     77.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           90792      1.07%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1846701     21.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8487203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.346622                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.921932                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3212496                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       755006                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3586315                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24764                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        908613                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       522128                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4497                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20293859                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         9927                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        908613                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3448899                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         161130                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       246198                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3369045                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       353310                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19572793                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         3164                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        146262                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       109705                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          307                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27406626                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     91358915                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     91358915                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16729216                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10677335                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4060                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2302                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           972195                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1825517                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       929517                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        14933                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       205467                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18495393                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3913                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14667995                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30783                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6428590                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19631188                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          673                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8487203                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.728248                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.888959                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3058458     36.04%     36.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1816686     21.41%     57.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1126477     13.27%     70.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       871323     10.27%     80.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       759831      8.95%     89.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       385166      4.54%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       336467      3.96%     98.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        61930      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        70865      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8487203                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86018     71.05%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17337     14.32%     85.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17719     14.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12215642     83.28%     83.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       208291      1.42%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1620      0.01%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1455685      9.92%     94.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       786757      5.36%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14667995                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.659830                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             121074                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008254                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37975043                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24927963                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14288971                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14789069                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        55191                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       724553                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          266                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       240941                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        908613                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          78477                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8425                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18499308                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40638                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1825517                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       929517                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2293                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7613                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       124672                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       119399                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       244071                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14430150                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1365469                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       237838                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2129206                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2034608                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            763737                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.632916                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14298641                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14288971                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9303124                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26268893                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.616940                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354150                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9800256                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12035811                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6463623                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3240                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       210886                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7578590                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.588133                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.131357                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3044838     40.18%     40.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2058472     27.16%     67.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       838931     11.07%     78.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       471257      6.22%     84.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       380565      5.02%     89.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       152833      2.02%     91.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       180932      2.39%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        92407      1.22%     95.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       358355      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7578590                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9800256                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12035811                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1789533                       # Number of memory references committed
system.switch_cpus2.commit.loads              1100958                       # Number of loads committed
system.switch_cpus2.commit.membars               1620                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1729220                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10844809                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       245047                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       358355                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25719669                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37908161                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4417                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 349843                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9800256                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12035811                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9800256                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.901716                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.901716                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.108997                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.108997                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64914069                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19746270                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18734475                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3240                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8837046                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3301651                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2695010                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       221001                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1370021                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1294030                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          340235                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9838                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3415158                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17933446                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3301651                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1634265                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3884701                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1152964                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        577907                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1662573                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85618                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8807919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.517703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.334926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4923218     55.90%     55.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          321800      3.65%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          473035      5.37%     64.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          330237      3.75%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          231378      2.63%     71.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          222884      2.53%     73.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          136654      1.55%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          292415      3.32%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1876298     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8807919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.373615                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.029348                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3511803                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       602509                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3709438                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        54188                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        929975                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       554746                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          253                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21478053                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1004                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        929975                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3710634                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          51418                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       265225                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3560843                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       289819                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20833454                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        120049                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        99220                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     29234946                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     96968946                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     96968946                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17949328                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11285539                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3747                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1791                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           866650                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1911476                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       975282                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11902                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       347965                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19406753                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3575                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15487388                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30773                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6493427                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19871451                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8807919                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.758348                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.911917                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3196480     36.29%     36.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1727309     19.61%     55.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1293125     14.68%     70.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       842325      9.56%     80.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       834742      9.48%     89.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       405661      4.61%     94.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       360285      4.09%     98.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        66065      0.75%     99.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        81927      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8807919                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          84298     71.39%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16782     14.21%     85.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17008     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12956368     83.66%     83.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       195306      1.26%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1783      0.01%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1523311      9.84%     94.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       810620      5.23%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15487388                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.752553                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             118088                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007625                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39931555                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25903798                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15057039                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15605476                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        48623                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       745011                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          622                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       233502                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        929975                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          26705                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5036                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19410330                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        67664                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1911476                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       975282                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1791                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4184                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       133897                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120863                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       254760                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15200912                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1422360                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       286475                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2214029                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2159649                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            791669                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.720135                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15063651                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15057039                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9755157                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27716888                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.703854                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351957                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10436252                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12864349                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6545964                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3568                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       222622                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7877944                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.632958                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.168956                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3063109     38.88%     38.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2232651     28.34%     67.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       842349     10.69%     77.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       471942      5.99%     83.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       402233      5.11%     89.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       179916      2.28%     91.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       173140      2.20%     93.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       117010      1.49%     94.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       395594      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7877944                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10436252                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12864349                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1908239                       # Number of memory references committed
system.switch_cpus3.commit.loads              1166462                       # Number of loads committed
system.switch_cpus3.commit.membars               1784                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1866499                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11581225                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       266075                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       395594                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26892663                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39751220                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1772                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  29127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10436252                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12864349                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10436252                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.846764                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.846764                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.180966                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.180966                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68270604                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20951462                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19736958                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3568                       # number of misc regfile writes
system.l20.replacements                          1861                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          598632                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10053                       # Sample count of references to valid blocks.
system.l20.avg_refs                         59.547598                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           23.899383                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.963662                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   945.649271                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7211.487684                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002917                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001338                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.115436                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.880309                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         8017                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8017                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1811                       # number of Writeback hits
system.l20.Writeback_hits::total                 1811                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         8017                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8017                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         8017                       # number of overall hits
system.l20.overall_hits::total                   8017                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1850                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1861                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1850                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1861                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1850                       # number of overall misses
system.l20.overall_misses::total                 1861                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1076885                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    307564449                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      308641334                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1076885                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    307564449                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       308641334                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1076885                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    307564449                       # number of overall miss cycles
system.l20.overall_miss_latency::total      308641334                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9867                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9878                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1811                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1811                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9867                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9878                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9867                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9878                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.187494                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.188398                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.187494                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.188398                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.187494                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.188398                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166251.053514                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 165847.036002                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166251.053514                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 165847.036002                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166251.053514                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 165847.036002                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 497                       # number of writebacks
system.l20.writebacks::total                      497                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1850                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1861                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1850                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1861                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1850                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1861                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       952255                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    286503595                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    287455850                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       952255                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    286503595                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    287455850                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       952255                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    286503595                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    287455850                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.187494                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.188398                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.187494                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.188398                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.187494                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.188398                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 154866.808108                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 154463.111231                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 154866.808108                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 154463.111231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 154866.808108                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 154463.111231                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1595                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          147433                       # Total number of references to valid blocks.
system.l21.sampled_refs                          9787                       # Sample count of references to valid blocks.
system.l21.avg_refs                         15.064167                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          209.013390                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.938038                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   821.786182                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7146.262390                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.025514                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001823                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.100316                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.872346                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3831                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3831                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1046                       # number of Writeback hits
system.l21.Writeback_hits::total                 1046                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3831                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3831                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3831                       # number of overall hits
system.l21.overall_hits::total                   3831                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1581                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1596                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1581                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1596                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1581                       # number of overall misses
system.l21.overall_misses::total                 1596                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2110255                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    219193951                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      221304206                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2110255                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    219193951                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       221304206                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2110255                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    219193951                       # number of overall miss cycles
system.l21.overall_miss_latency::total      221304206                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5412                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5427                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1046                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1046                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5412                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5427                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5412                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5427                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.292129                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.294085                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.292129                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.294085                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.292129                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.294085                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 138642.600253                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 138661.783208                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 138642.600253                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 138661.783208                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 138642.600253                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 138661.783208                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 285                       # number of writebacks
system.l21.writebacks::total                      285                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1581                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1596                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1581                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1596                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1581                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1596                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    200421798                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    202354603                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    200421798                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    202354603                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    200421798                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    202354603                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.292129                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.294085                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.292129                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.294085                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.292129                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.294085                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 126769.005693                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 126788.598371                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 126769.005693                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 126788.598371                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 126769.005693                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 126788.598371                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2003                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          674185                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10195                       # Sample count of references to valid blocks.
system.l22.avg_refs                         66.128985                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                 206                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.383798                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   979.261328                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6994.354874                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.025146                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001512                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.119539                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.853803                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         5269                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   5269                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1972                       # number of Writeback hits
system.l22.Writeback_hits::total                 1972                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         5269                       # number of demand (read+write) hits
system.l22.demand_hits::total                    5269                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         5269                       # number of overall hits
system.l22.overall_hits::total                   5269                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1990                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2003                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1990                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2003                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1990                       # number of overall misses
system.l22.overall_misses::total                 2003                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1738194                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    323952362                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      325690556                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1738194                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    323952362                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       325690556                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1738194                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    323952362                       # number of overall miss cycles
system.l22.overall_miss_latency::total      325690556                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7259                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7272                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1972                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1972                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7259                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7272                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7259                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7272                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.274142                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.275440                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.274142                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.275440                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.274142                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.275440                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 133707.230769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 162790.131658                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 162601.375936                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 133707.230769                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 162790.131658                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 162601.375936                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 133707.230769                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 162790.131658                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 162601.375936                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 407                       # number of writebacks
system.l22.writebacks::total                      407                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1990                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2003                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1990                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2003                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1990                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2003                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1589871                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    301290028                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    302879899                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1589871                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    301290028                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    302879899                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1589871                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    301290028                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    302879899                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.274142                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.275440                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.274142                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.275440                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.274142                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.275440                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 122297.769231                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 151402.024121                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 151213.129805                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 122297.769231                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 151402.024121                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 151213.129805                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 122297.769231                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 151402.024121                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 151213.129805                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           457                       # number of replacements
system.l23.tagsinuse                             8192                       # Cycle average of tags in use
system.l23.total_refs                          281833                       # Total number of references to valid blocks.
system.l23.sampled_refs                          8649                       # Sample count of references to valid blocks.
system.l23.avg_refs                         32.585617                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          391.298699                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    15.961831                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   229.318095                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          7555.421375                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.047766                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001948                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.027993                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.922293                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3073                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3073                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1023                       # number of Writeback hits
system.l23.Writeback_hits::total                 1023                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3073                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3073                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3073                       # number of overall hits
system.l23.overall_hits::total                   3073                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          441                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  457                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          441                       # number of demand (read+write) misses
system.l23.demand_misses::total                   457                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          441                       # number of overall misses
system.l23.overall_misses::total                  457                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3542818                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     66303326                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       69846144                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3542818                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     66303326                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        69846144                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3542818                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     66303326                       # number of overall miss cycles
system.l23.overall_miss_latency::total       69846144                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3514                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3530                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1023                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1023                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3514                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3530                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3514                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3530                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.125498                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.129462                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.125498                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.129462                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.125498                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.129462                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 221426.125000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 150347.678005                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 152836.201313                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 221426.125000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 150347.678005                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 152836.201313                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 221426.125000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 150347.678005                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 152836.201313                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 306                       # number of writebacks
system.l23.writebacks::total                      306                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          441                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             457                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          441                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              457                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          441                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             457                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3361288                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     61268027                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     64629315                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3361288                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     61268027                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     64629315                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3361288                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     61268027                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     64629315                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.125498                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.129462                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.125498                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.129462                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.125498                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.129462                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 210080.500000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 138929.766440                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 141420.820569                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 210080.500000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 138929.766440                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 141420.820569                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 210080.500000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 138929.766440                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 141420.820569                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.963628                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573254                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817737.303085                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.963628                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017570                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882955                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565593                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565593                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565593                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565593                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565593                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565593                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1128255                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1128255                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1128255                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1128255                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1128255                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1128255                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565604                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565604                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565604                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565604                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565604                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565604                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 102568.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 102568.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 102568.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1087885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1087885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1087885                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 98898.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9867                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470927                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10123                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17235.100958                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.812782                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.187218                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897706                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102294                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1169153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1169153                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1677                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1677                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945830                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945830                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945830                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945830                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37903                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37903                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37918                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37918                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37918                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37918                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1832189785                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1832189785                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1495458                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1495458                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1833685243                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1833685243                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1833685243                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1833685243                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1207056                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1207056                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1983748                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1983748                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1983748                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1983748                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031401                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031401                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019114                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019114                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019114                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019114                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48338.912091                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48338.912091                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 99697.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 99697.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 48359.228941                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48359.228941                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 48359.228941                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48359.228941                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1811                       # number of writebacks
system.cpu0.dcache.writebacks::total             1811                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28036                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28036                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28051                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28051                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28051                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28051                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9867                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9867                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9867                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9867                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9867                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9867                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    375239995                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    375239995                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    375239995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    375239995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    375239995                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    375239995                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008174                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008174                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004974                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004974                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004974                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004974                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38029.795784                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38029.795784                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 38029.795784                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38029.795784                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 38029.795784                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38029.795784                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.937985                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913273029                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685005.588561                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.937985                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023939                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868490                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1807039                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1807039                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1807039                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1807039                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1807039                       # number of overall hits
system.cpu1.icache.overall_hits::total        1807039                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2283770                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2283770                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2283770                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2283770                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2283770                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2283770                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1807055                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1807055                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1807055                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1807055                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1807055                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1807055                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 142735.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 142735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 142735.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2145269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2145269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2145269                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 143017.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5411                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207687091                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5667                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36648.507323                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.904301                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.095699                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.780876                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.219124                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2235864                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2235864                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479822                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479822                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2715686                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2715686                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2715686                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2715686                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17068                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17068                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17068                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17068                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17068                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17068                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1414972876                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1414972876                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1414972876                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1414972876                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1414972876                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1414972876                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2252932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2252932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479822                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479822                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2732754                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2732754                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2732754                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2732754                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007576                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007576                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006246                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006246                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006246                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006246                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 82902.090227                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82902.090227                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 82902.090227                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82902.090227                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 82902.090227                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82902.090227                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1046                       # number of writebacks
system.cpu1.dcache.writebacks::total             1046                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11656                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11656                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11656                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11656                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11656                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11656                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5412                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5412                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5412                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5412                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5412                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5412                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    247370183                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    247370183                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    247370183                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    247370183                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    247370183                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    247370183                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002402                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002402                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001980                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001980                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001980                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001980                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45707.720436                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 45707.720436                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 45707.720436                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 45707.720436                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 45707.720436                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 45707.720436                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.969538                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006583669                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2029402.558468                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.969538                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020785                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794823                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1502914                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1502914                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1502914                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1502914                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1502914                       # number of overall hits
system.cpu2.icache.overall_hits::total        1502914                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2046906                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2046906                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2046906                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2046906                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2046906                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2046906                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1502930                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1502930                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1502930                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1502930                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1502930                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1502930                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 127931.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 127931.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 127931.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 127931.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 127931.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 127931.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1751194                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1751194                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1751194                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1751194                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1751194                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1751194                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 134707.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 134707.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7259                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165459428                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7515                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              22017.222621                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   224.979710                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    31.020290                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.878827                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.121173                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1036707                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1036707                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       685335                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        685335                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2206                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2206                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1620                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1620                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1722042                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1722042                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1722042                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1722042                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        15872                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15872                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15872                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15872                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15872                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15872                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1069907478                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1069907478                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1069907478                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1069907478                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1069907478                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1069907478                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1052579                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1052579                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       685335                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       685335                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1737914                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1737914                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1737914                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1737914                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015079                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015079                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009133                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009133                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009133                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009133                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 67408.485257                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 67408.485257                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 67408.485257                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 67408.485257                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 67408.485257                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 67408.485257                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1972                       # number of writebacks
system.cpu2.dcache.writebacks::total             1972                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8613                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8613                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8613                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8613                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8613                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8613                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7259                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7259                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7259                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7259                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7259                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7259                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    366328914                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    366328914                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    366328914                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    366328914                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    366328914                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    366328914                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006896                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006896                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004177                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004177                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004177                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004177                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50465.479267                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 50465.479267                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 50465.479267                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 50465.479267                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 50465.479267                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 50465.479267                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.961782                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1008013119                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2181846.577922                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.961782                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025580                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740323                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1662554                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1662554                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1662554                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1662554                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1662554                       # number of overall hits
system.cpu3.icache.overall_hits::total        1662554                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4254756                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4254756                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4254756                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4254756                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4254756                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4254756                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1662573                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1662573                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1662573                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1662573                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1662573                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1662573                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 223934.526316                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 223934.526316                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 223934.526316                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 223934.526316                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 223934.526316                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 223934.526316                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3559139                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3559139                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3559139                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3559139                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3559139                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3559139                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 222446.187500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 222446.187500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 222446.187500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 222446.187500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 222446.187500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 222446.187500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3514                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148965143                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3770                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              39513.300531                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   215.080593                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    40.919407                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.840159                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.159841                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1082660                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1082660                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       738210                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        738210                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1787                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1787                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1784                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1784                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1820870                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1820870                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1820870                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1820870                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7105                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7105                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         7105                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7105                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         7105                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7105                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    271620956                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    271620956                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    271620956                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    271620956                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    271620956                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    271620956                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1089765                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1089765                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       738210                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       738210                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1784                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1784                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1827975                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1827975                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1827975                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1827975                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006520                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006520                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003887                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003887                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003887                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003887                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 38229.550457                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 38229.550457                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 38229.550457                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 38229.550457                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 38229.550457                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 38229.550457                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1023                       # number of writebacks
system.cpu3.dcache.writebacks::total             1023                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3591                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3591                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3591                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3591                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3591                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3591                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3514                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3514                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3514                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3514                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3514                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3514                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     91040730                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     91040730                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     91040730                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     91040730                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     91040730                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     91040730                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003225                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003225                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001922                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001922                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001922                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001922                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 25908.005122                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25908.005122                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 25908.005122                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25908.005122                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25908.005122                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25908.005122                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
