##################################################################################
## Testing TMR0
##################################################################################
NOP
# Use half frequency external clock (2 ticks high, 2 ticks low)
BSF STATUS 5    #   bank 1
BSF OPTION 5    # T0CS External clock select
BCF STATUS 5    #   bank 0
CLRF TMR0       # Restart timer
BSF STATUS 5    #   bank 1                                          TMR0=0
BSF OPTION 4    # T0SE select low-to-high transition (falling edge) TMR0=2
NOP             #                                                   TMR0=3, or 4 or 5
BCF OPTION 5    # Back to internal clock 
BCF STATUS 5    #   bank 0
CLRF TMR0       # Restart timer
# Set the prescaler to watchdog
CLRWDT          #
BSF STATUS 5    #   bank 1              WDT=0,  TMR0=1
MOVLW 11        # 0000 1011             WDT=4,  TMR0=2
MOVWF OPTION    # T0CS=0,T0SE=0,Prescaler to watchdog,prescaler=3 => rate=2^ps=8
#                                       WDT=8,  TMR0=3
NOP             #                       WDT=11, TMR0=4, r=1
BCF OPTION 3    # prescaler to CLK_IN, rate=2^ps+1=16
#                                       WDT=11, TMR0=5, r+=3 =>r=5
BCF STATUS 5    #   bank 0,             WDT=13, TMR0=5, r+=3 =>r=0
# setting timer to 3 cycles
CLRF TMR0       # Restart timer
MOVLW 252
MOVWF TMR0          # the timer is set at 255-252=3
END                 # Check that 3 cycles the timer time out