<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/x86/c1_LIRGenerator_x86.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="c1_LIRAssembler_x86.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_Runtime1_x86.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/x86/c1_LIRGenerator_x86.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 2005, 2019, Oracle and/or its affiliates. All rights reserved.</span>
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
</pre>
<hr />
<pre>
  76 //--------------------------------------------------------------
  77 
  78 
  79 LIR_Opr LIRGenerator::exceptionOopOpr() { return FrameMap::rax_oop_opr; }
  80 LIR_Opr LIRGenerator::exceptionPcOpr()  { return FrameMap::rdx_opr; }
  81 LIR_Opr LIRGenerator::divInOpr()        { return FrameMap::rax_opr; }
  82 LIR_Opr LIRGenerator::divOutOpr()       { return FrameMap::rax_opr; }
  83 LIR_Opr LIRGenerator::remOutOpr()       { return FrameMap::rdx_opr; }
  84 LIR_Opr LIRGenerator::shiftCountOpr()   { return FrameMap::rcx_opr; }
  85 LIR_Opr LIRGenerator::syncLockOpr()     { return new_register(T_INT); }
  86 LIR_Opr LIRGenerator::syncTempOpr()     { return FrameMap::rax_opr; }
  87 LIR_Opr LIRGenerator::getThreadTemp()   { return LIR_OprFact::illegalOpr; }
  88 
  89 
  90 LIR_Opr LIRGenerator::result_register_for(ValueType* type, bool callee) {
  91   LIR_Opr opr;
  92   switch (type-&gt;tag()) {
  93     case intTag:     opr = FrameMap::rax_opr;          break;
  94     case objectTag:  opr = FrameMap::rax_oop_opr;      break;
  95     case longTag:    opr = FrameMap::long0_opr;        break;




  96     case floatTag:   opr = UseSSE &gt;= 1 ? FrameMap::xmm0_float_opr  : FrameMap::fpu0_float_opr;  break;
  97     case doubleTag:  opr = UseSSE &gt;= 2 ? FrameMap::xmm0_double_opr : FrameMap::fpu0_double_opr;  break;
<span class="line-modified">  98 </span>
  99     case addressTag:
 100     default: ShouldNotReachHere(); return LIR_OprFact::illegalOpr;
 101   }
 102 
 103   assert(opr-&gt;type_field() == as_OprType(as_BasicType(type)), &quot;type mismatch&quot;);
 104   return opr;
 105 }
 106 
 107 
 108 LIR_Opr LIRGenerator::rlock_byte(BasicType type) {
 109   LIR_Opr reg = new_register(T_INT);
 110   set_vreg_flag(reg, LIRGenerator::byte_reg);
 111   return reg;
 112 }
 113 
 114 
 115 //--------- loading items into registers --------------------------------
 116 
 117 
 118 // i486 instructions can inline constants
</pre>
<hr />
<pre>
 128     return true;
 129   }
 130   return false;
 131 }
 132 
 133 
 134 bool LIRGenerator::can_inline_as_constant(Value v) const {
 135   if (v-&gt;type()-&gt;tag() == longTag) return false;
 136   return v-&gt;type()-&gt;tag() != objectTag ||
 137     (v-&gt;type()-&gt;is_constant() &amp;&amp; v-&gt;type()-&gt;as_ObjectType()-&gt;constant_value()-&gt;is_null_object());
 138 }
 139 
 140 
 141 bool LIRGenerator::can_inline_as_constant(LIR_Const* c) const {
 142   if (c-&gt;type() == T_LONG) return false;
 143   return c-&gt;type() != T_OBJECT || c-&gt;as_jobject() == NULL;
 144 }
 145 
 146 
 147 LIR_Opr LIRGenerator::safepoint_poll_register() {
<span class="line-modified"> 148   NOT_LP64( if (SafepointMechanism::uses_thread_local_poll()) { return new_register(T_ADDRESS); } )</span>
 149   return LIR_OprFact::illegalOpr;
 150 }
 151 
 152 
 153 LIR_Address* LIRGenerator::generate_address(LIR_Opr base, LIR_Opr index,
 154                                             int shift, int disp, BasicType type) {
 155   assert(base-&gt;is_register(), &quot;must be&quot;);
 156   if (index-&gt;is_constant()) {
 157     LIR_Const *constant = index-&gt;as_constant_ptr();
 158 #ifdef _LP64
 159     jlong c;
 160     if (constant-&gt;type() == T_INT) {
 161       c = (jlong(index-&gt;as_jint()) &lt;&lt; shift) + disp;
 162     } else {
 163       assert(constant-&gt;type() == T_LONG, &quot;should be&quot;);
 164       c = (index-&gt;as_jlong() &lt;&lt; shift) + disp;
 165     }
 166     if ((jlong)((jint)c) == c) {
 167       return new LIR_Address(base, (jint)c, type);
 168     } else {
</pre>
<hr />
<pre>
 339 
 340   set_result(x, round_item(reg));
 341 }
 342 
 343 
 344 // for  _fadd, _fmul, _fsub, _fdiv, _frem
 345 //      _dadd, _dmul, _dsub, _ddiv, _drem
 346 void LIRGenerator::do_ArithmeticOp_FPU(ArithmeticOp* x) {
 347   LIRItem left(x-&gt;x(),  this);
 348   LIRItem right(x-&gt;y(), this);
 349   LIRItem* left_arg  = &amp;left;
 350   LIRItem* right_arg = &amp;right;
 351   assert(!left.is_stack() || !right.is_stack(), &quot;can&#39;t both be memory operands&quot;);
 352   bool must_load_both = (x-&gt;op() == Bytecodes::_frem || x-&gt;op() == Bytecodes::_drem);
 353   if (left.is_register() || x-&gt;x()-&gt;type()-&gt;is_constant() || must_load_both) {
 354     left.load_item();
 355   } else {
 356     left.dont_load_item();
 357   }
 358 

 359   // do not load right operand if it is a constant.  only 0 and 1 are
 360   // loaded because there are special instructions for loading them
 361   // without memory access (not needed for SSE2 instructions)
 362   bool must_load_right = false;
 363   if (right.is_constant()) {
 364     LIR_Const* c = right.result()-&gt;as_constant_ptr();
 365     assert(c != NULL, &quot;invalid constant&quot;);
 366     assert(c-&gt;type() == T_FLOAT || c-&gt;type() == T_DOUBLE, &quot;invalid type&quot;);
 367 
 368     if (c-&gt;type() == T_FLOAT) {
 369       must_load_right = UseSSE &lt; 1 &amp;&amp; (c-&gt;is_one_float() || c-&gt;is_zero_float());
 370     } else {
 371       must_load_right = UseSSE &lt; 2 &amp;&amp; (c-&gt;is_one_double() || c-&gt;is_zero_double());
 372     }
 373   }

 374 
 375   if (must_load_both) {
 376     // frem and drem destroy also right operand, so move it to a new register
 377     right.set_destroys_register();
 378     right.load_item();
<span class="line-modified"> 379   } else if (right.is_register() || must_load_right) {</span>
 380     right.load_item();




 381   } else {
 382     right.dont_load_item();
 383   }
 384   LIR_Opr reg = rlock(x);
 385   LIR_Opr tmp = LIR_OprFact::illegalOpr;
 386   if (x-&gt;is_strictfp() &amp;&amp; (x-&gt;op() == Bytecodes::_dmul || x-&gt;op() == Bytecodes::_ddiv)) {
 387     tmp = new_register(T_DOUBLE);
 388   }
 389 
 390 #ifdef _LP64
 391   if (x-&gt;op() == Bytecodes::_frem || x-&gt;op() == Bytecodes::_drem) {
 392     // frem and drem are implemented as a direct call into the runtime.
 393     LIRItem left(x-&gt;x(), this);
 394     LIRItem right(x-&gt;y(), this);
 395 
 396     BasicType bt = as_BasicType(x-&gt;type());
 397     BasicTypeList signature(2);
 398     signature.append(bt);
 399     signature.append(bt);
 400     CallingConvention* cc = frame_map()-&gt;c_calling_convention(&amp;signature);
</pre>
<hr />
<pre>
 771   default:                    ShouldNotReachHere();
 772   }
 773 
 774 }
 775 
 776 
 777 void LIRGenerator::do_MathIntrinsic(Intrinsic* x) {
 778   assert(x-&gt;number_of_arguments() == 1 || (x-&gt;number_of_arguments() == 2 &amp;&amp; x-&gt;id() == vmIntrinsics::_dpow), &quot;wrong type&quot;);
 779 
 780   if (x-&gt;id() == vmIntrinsics::_dexp || x-&gt;id() == vmIntrinsics::_dlog ||
 781       x-&gt;id() == vmIntrinsics::_dpow || x-&gt;id() == vmIntrinsics::_dcos ||
 782       x-&gt;id() == vmIntrinsics::_dsin || x-&gt;id() == vmIntrinsics::_dtan ||
 783       x-&gt;id() == vmIntrinsics::_dlog10) {
 784     do_LibmIntrinsic(x);
 785     return;
 786   }
 787 
 788   LIRItem value(x-&gt;argument_at(0), this);
 789 
 790   bool use_fpu = false;

 791   if (UseSSE &lt; 2) {
 792     value.set_destroys_register();
 793   }

 794   value.load_item();
 795 
 796   LIR_Opr calc_input = value.result();
 797   LIR_Opr calc_result = rlock_result(x);
 798 
 799   LIR_Opr tmp = LIR_OprFact::illegalOpr;
 800 #ifdef _LP64
 801   if (UseAVX &gt; 2 &amp;&amp; (!VM_Version::supports_avx512vl()) &amp;&amp;
 802       (x-&gt;id() == vmIntrinsics::_dabs)) {
 803     tmp = new_register(T_DOUBLE);
 804     __ move(LIR_OprFact::doubleConst(-0.0), tmp);
 805   }
 806 #endif
 807 
 808   switch(x-&gt;id()) {
 809     case vmIntrinsics::_dabs:   __ abs  (calc_input, calc_result, tmp); break;
 810     case vmIntrinsics::_dsqrt:  __ sqrt (calc_input, calc_result, LIR_OprFact::illegalOpr); break;
 811     default:                    ShouldNotReachHere();
 812   }
 813 
</pre>
<hr />
<pre>
1535     __ volatile_move(spill, temp_double, T_LONG);
1536     __ volatile_move(temp_double, LIR_OprFact::address(address), T_LONG, info);
1537   } else {
1538     __ store(value, address, info);
1539   }
1540 }
1541 
1542 void LIRGenerator::volatile_field_load(LIR_Address* address, LIR_Opr result,
1543                                        CodeEmitInfo* info) {
1544   if (address-&gt;type() == T_LONG) {
1545     address = new LIR_Address(address-&gt;base(),
1546                               address-&gt;index(), address-&gt;scale(),
1547                               address-&gt;disp(), T_DOUBLE);
1548     // Transfer the value atomically by using FP moves.  This means
1549     // the value has to be moved between CPU and FPU registers.  In
1550     // SSE0 and SSE1 mode it has to be moved through spill slot but in
1551     // SSE2+ mode it can be moved directly.
1552     LIR_Opr temp_double = new_register(T_DOUBLE);
1553     __ volatile_move(LIR_OprFact::address(address), temp_double, T_LONG, info);
1554     __ volatile_move(temp_double, result, T_LONG);

1555     if (UseSSE &lt; 2) {
1556       // no spill slot needed in SSE2 mode because xmm-&gt;cpu register move is possible
1557       set_vreg_flag(result, must_start_in_memory);
1558     }

1559   } else {
1560     __ load(address, result, info);
1561   }
1562 }
</pre>
</td>
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 2005, 2020, Oracle and/or its affiliates. All rights reserved.</span>
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
</pre>
<hr />
<pre>
  76 //--------------------------------------------------------------
  77 
  78 
  79 LIR_Opr LIRGenerator::exceptionOopOpr() { return FrameMap::rax_oop_opr; }
  80 LIR_Opr LIRGenerator::exceptionPcOpr()  { return FrameMap::rdx_opr; }
  81 LIR_Opr LIRGenerator::divInOpr()        { return FrameMap::rax_opr; }
  82 LIR_Opr LIRGenerator::divOutOpr()       { return FrameMap::rax_opr; }
  83 LIR_Opr LIRGenerator::remOutOpr()       { return FrameMap::rdx_opr; }
  84 LIR_Opr LIRGenerator::shiftCountOpr()   { return FrameMap::rcx_opr; }
  85 LIR_Opr LIRGenerator::syncLockOpr()     { return new_register(T_INT); }
  86 LIR_Opr LIRGenerator::syncTempOpr()     { return FrameMap::rax_opr; }
  87 LIR_Opr LIRGenerator::getThreadTemp()   { return LIR_OprFact::illegalOpr; }
  88 
  89 
  90 LIR_Opr LIRGenerator::result_register_for(ValueType* type, bool callee) {
  91   LIR_Opr opr;
  92   switch (type-&gt;tag()) {
  93     case intTag:     opr = FrameMap::rax_opr;          break;
  94     case objectTag:  opr = FrameMap::rax_oop_opr;      break;
  95     case longTag:    opr = FrameMap::long0_opr;        break;
<span class="line-added">  96 #ifdef _LP64</span>
<span class="line-added">  97     case floatTag:   opr = FrameMap::xmm0_float_opr;   break;</span>
<span class="line-added">  98     case doubleTag:  opr = FrameMap::xmm0_double_opr;  break;</span>
<span class="line-added">  99 #else</span>
 100     case floatTag:   opr = UseSSE &gt;= 1 ? FrameMap::xmm0_float_opr  : FrameMap::fpu0_float_opr;  break;
 101     case doubleTag:  opr = UseSSE &gt;= 2 ? FrameMap::xmm0_double_opr : FrameMap::fpu0_double_opr;  break;
<span class="line-modified"> 102 #endif // _LP64</span>
 103     case addressTag:
 104     default: ShouldNotReachHere(); return LIR_OprFact::illegalOpr;
 105   }
 106 
 107   assert(opr-&gt;type_field() == as_OprType(as_BasicType(type)), &quot;type mismatch&quot;);
 108   return opr;
 109 }
 110 
 111 
 112 LIR_Opr LIRGenerator::rlock_byte(BasicType type) {
 113   LIR_Opr reg = new_register(T_INT);
 114   set_vreg_flag(reg, LIRGenerator::byte_reg);
 115   return reg;
 116 }
 117 
 118 
 119 //--------- loading items into registers --------------------------------
 120 
 121 
 122 // i486 instructions can inline constants
</pre>
<hr />
<pre>
 132     return true;
 133   }
 134   return false;
 135 }
 136 
 137 
 138 bool LIRGenerator::can_inline_as_constant(Value v) const {
 139   if (v-&gt;type()-&gt;tag() == longTag) return false;
 140   return v-&gt;type()-&gt;tag() != objectTag ||
 141     (v-&gt;type()-&gt;is_constant() &amp;&amp; v-&gt;type()-&gt;as_ObjectType()-&gt;constant_value()-&gt;is_null_object());
 142 }
 143 
 144 
 145 bool LIRGenerator::can_inline_as_constant(LIR_Const* c) const {
 146   if (c-&gt;type() == T_LONG) return false;
 147   return c-&gt;type() != T_OBJECT || c-&gt;as_jobject() == NULL;
 148 }
 149 
 150 
 151 LIR_Opr LIRGenerator::safepoint_poll_register() {
<span class="line-modified"> 152   NOT_LP64( return new_register(T_ADDRESS); )</span>
 153   return LIR_OprFact::illegalOpr;
 154 }
 155 
 156 
 157 LIR_Address* LIRGenerator::generate_address(LIR_Opr base, LIR_Opr index,
 158                                             int shift, int disp, BasicType type) {
 159   assert(base-&gt;is_register(), &quot;must be&quot;);
 160   if (index-&gt;is_constant()) {
 161     LIR_Const *constant = index-&gt;as_constant_ptr();
 162 #ifdef _LP64
 163     jlong c;
 164     if (constant-&gt;type() == T_INT) {
 165       c = (jlong(index-&gt;as_jint()) &lt;&lt; shift) + disp;
 166     } else {
 167       assert(constant-&gt;type() == T_LONG, &quot;should be&quot;);
 168       c = (index-&gt;as_jlong() &lt;&lt; shift) + disp;
 169     }
 170     if ((jlong)((jint)c) == c) {
 171       return new LIR_Address(base, (jint)c, type);
 172     } else {
</pre>
<hr />
<pre>
 343 
 344   set_result(x, round_item(reg));
 345 }
 346 
 347 
 348 // for  _fadd, _fmul, _fsub, _fdiv, _frem
 349 //      _dadd, _dmul, _dsub, _ddiv, _drem
 350 void LIRGenerator::do_ArithmeticOp_FPU(ArithmeticOp* x) {
 351   LIRItem left(x-&gt;x(),  this);
 352   LIRItem right(x-&gt;y(), this);
 353   LIRItem* left_arg  = &amp;left;
 354   LIRItem* right_arg = &amp;right;
 355   assert(!left.is_stack() || !right.is_stack(), &quot;can&#39;t both be memory operands&quot;);
 356   bool must_load_both = (x-&gt;op() == Bytecodes::_frem || x-&gt;op() == Bytecodes::_drem);
 357   if (left.is_register() || x-&gt;x()-&gt;type()-&gt;is_constant() || must_load_both) {
 358     left.load_item();
 359   } else {
 360     left.dont_load_item();
 361   }
 362 
<span class="line-added"> 363 #ifndef _LP64</span>
 364   // do not load right operand if it is a constant.  only 0 and 1 are
 365   // loaded because there are special instructions for loading them
 366   // without memory access (not needed for SSE2 instructions)
 367   bool must_load_right = false;
 368   if (right.is_constant()) {
 369     LIR_Const* c = right.result()-&gt;as_constant_ptr();
 370     assert(c != NULL, &quot;invalid constant&quot;);
 371     assert(c-&gt;type() == T_FLOAT || c-&gt;type() == T_DOUBLE, &quot;invalid type&quot;);
 372 
 373     if (c-&gt;type() == T_FLOAT) {
 374       must_load_right = UseSSE &lt; 1 &amp;&amp; (c-&gt;is_one_float() || c-&gt;is_zero_float());
 375     } else {
 376       must_load_right = UseSSE &lt; 2 &amp;&amp; (c-&gt;is_one_double() || c-&gt;is_zero_double());
 377     }
 378   }
<span class="line-added"> 379 #endif // !LP64</span>
 380 
 381   if (must_load_both) {
 382     // frem and drem destroy also right operand, so move it to a new register
 383     right.set_destroys_register();
 384     right.load_item();
<span class="line-modified"> 385   } else if (right.is_register()) {</span>
 386     right.load_item();
<span class="line-added"> 387 #ifndef _LP64</span>
<span class="line-added"> 388   } else if (must_load_right) {</span>
<span class="line-added"> 389     right.load_item();</span>
<span class="line-added"> 390 #endif // !LP64</span>
 391   } else {
 392     right.dont_load_item();
 393   }
 394   LIR_Opr reg = rlock(x);
 395   LIR_Opr tmp = LIR_OprFact::illegalOpr;
 396   if (x-&gt;is_strictfp() &amp;&amp; (x-&gt;op() == Bytecodes::_dmul || x-&gt;op() == Bytecodes::_ddiv)) {
 397     tmp = new_register(T_DOUBLE);
 398   }
 399 
 400 #ifdef _LP64
 401   if (x-&gt;op() == Bytecodes::_frem || x-&gt;op() == Bytecodes::_drem) {
 402     // frem and drem are implemented as a direct call into the runtime.
 403     LIRItem left(x-&gt;x(), this);
 404     LIRItem right(x-&gt;y(), this);
 405 
 406     BasicType bt = as_BasicType(x-&gt;type());
 407     BasicTypeList signature(2);
 408     signature.append(bt);
 409     signature.append(bt);
 410     CallingConvention* cc = frame_map()-&gt;c_calling_convention(&amp;signature);
</pre>
<hr />
<pre>
 781   default:                    ShouldNotReachHere();
 782   }
 783 
 784 }
 785 
 786 
 787 void LIRGenerator::do_MathIntrinsic(Intrinsic* x) {
 788   assert(x-&gt;number_of_arguments() == 1 || (x-&gt;number_of_arguments() == 2 &amp;&amp; x-&gt;id() == vmIntrinsics::_dpow), &quot;wrong type&quot;);
 789 
 790   if (x-&gt;id() == vmIntrinsics::_dexp || x-&gt;id() == vmIntrinsics::_dlog ||
 791       x-&gt;id() == vmIntrinsics::_dpow || x-&gt;id() == vmIntrinsics::_dcos ||
 792       x-&gt;id() == vmIntrinsics::_dsin || x-&gt;id() == vmIntrinsics::_dtan ||
 793       x-&gt;id() == vmIntrinsics::_dlog10) {
 794     do_LibmIntrinsic(x);
 795     return;
 796   }
 797 
 798   LIRItem value(x-&gt;argument_at(0), this);
 799 
 800   bool use_fpu = false;
<span class="line-added"> 801 #ifndef _LP64</span>
 802   if (UseSSE &lt; 2) {
 803     value.set_destroys_register();
 804   }
<span class="line-added"> 805 #endif // !LP64</span>
 806   value.load_item();
 807 
 808   LIR_Opr calc_input = value.result();
 809   LIR_Opr calc_result = rlock_result(x);
 810 
 811   LIR_Opr tmp = LIR_OprFact::illegalOpr;
 812 #ifdef _LP64
 813   if (UseAVX &gt; 2 &amp;&amp; (!VM_Version::supports_avx512vl()) &amp;&amp;
 814       (x-&gt;id() == vmIntrinsics::_dabs)) {
 815     tmp = new_register(T_DOUBLE);
 816     __ move(LIR_OprFact::doubleConst(-0.0), tmp);
 817   }
 818 #endif
 819 
 820   switch(x-&gt;id()) {
 821     case vmIntrinsics::_dabs:   __ abs  (calc_input, calc_result, tmp); break;
 822     case vmIntrinsics::_dsqrt:  __ sqrt (calc_input, calc_result, LIR_OprFact::illegalOpr); break;
 823     default:                    ShouldNotReachHere();
 824   }
 825 
</pre>
<hr />
<pre>
1547     __ volatile_move(spill, temp_double, T_LONG);
1548     __ volatile_move(temp_double, LIR_OprFact::address(address), T_LONG, info);
1549   } else {
1550     __ store(value, address, info);
1551   }
1552 }
1553 
1554 void LIRGenerator::volatile_field_load(LIR_Address* address, LIR_Opr result,
1555                                        CodeEmitInfo* info) {
1556   if (address-&gt;type() == T_LONG) {
1557     address = new LIR_Address(address-&gt;base(),
1558                               address-&gt;index(), address-&gt;scale(),
1559                               address-&gt;disp(), T_DOUBLE);
1560     // Transfer the value atomically by using FP moves.  This means
1561     // the value has to be moved between CPU and FPU registers.  In
1562     // SSE0 and SSE1 mode it has to be moved through spill slot but in
1563     // SSE2+ mode it can be moved directly.
1564     LIR_Opr temp_double = new_register(T_DOUBLE);
1565     __ volatile_move(LIR_OprFact::address(address), temp_double, T_LONG, info);
1566     __ volatile_move(temp_double, result, T_LONG);
<span class="line-added">1567 #ifndef _LP64</span>
1568     if (UseSSE &lt; 2) {
1569       // no spill slot needed in SSE2 mode because xmm-&gt;cpu register move is possible
1570       set_vreg_flag(result, must_start_in_memory);
1571     }
<span class="line-added">1572 #endif // !LP64</span>
1573   } else {
1574     __ load(address, result, info);
1575   }
1576 }
</pre>
</td>
</tr>
</table>
<center><a href="c1_LIRAssembler_x86.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_Runtime1_x86.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>