<?xml version="1.0" encoding="UTF-8"?>
<device name="ich10_sata_f5" desc="model of Intel® ICH10 SATA" documentation="SATA controller function 5 in Intel® ICH10." bitorder="le">
  <bank name="bm" desc="bus master IDE I/O registers" byte_order="little-endian" function="0">
    <group name="ch" vsize="2">
      <register name="bmic" desc="Command Register" offset="0 8" size="1">
        <field name="rwc" msb="3" lsb="3" />
        <field name="start" msb="0" lsb="0" />
      </register>
      <register name="bmid" desc="Bus Master IDE Descriptor Table Pointer" offset="4 12" size="4">
      </register>
      <register name="bmis" desc="Bus Master IDE Status Register" offset="2 10" size="1">
        <field name="act" msb="0" lsb="0" />
        <field name="d0dma" msb="5" lsb="5" />
        <field name="d1dma" msb="6" lsb="6" />
        <field name="err" msb="1" lsb="1" />
        <field name="intr" msb="2" lsb="2" />
        <field name="prd_is" msb="7" lsb="7" />
      </register>
      <register name="res1" offset="1 9" size="1">
      </register>
      <register name="res2" offset="3 11" size="1">
      </register>
    </group>
  </bank>
  <bank name="pci_config" documentation="The PCI configuration space." byte_order="little-endian" function="255">
    <register name="atc" desc="APM Trapping Control" offset="192" size="1">
    </register>
    <register name="ats" desc="ATM Trapping Status" offset="196" size="1">
    </register>
    <register name="bar" desc="Legacy Bus Master Base Address" offset="32" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="2" />
      <field name="p" desc="Reserved" msb="1" lsb="1" />
      <field name="s" documentation="I/O Space Indicator" msb="0" lsb="0" />
    </register>
    <register name="bist" documentation="Build-in Self Test" offset="15" size="1">
    </register>
    <register name="cache_line_size" documentation="CacheLine Size" offset="12" size="1">
    </register>
    <register name="capabilities_ptr" documentation="Capabilities Pointer" offset="52" size="1">
    </register>
    <register name="cardbus_cis_ptr" documentation="Cardbus CIS Pointer" offset="40" size="4">
    </register>
    <register name="class_code" documentation="Class Code" offset="9" size="3">
    </register>
    <register name="command" documentation="Command Register" offset="4" size="2">
      <field name="fb" desc="Fast Back-to-Back Transactions Enable" msb="9" lsb="9" />
      <field name="id" desc="Interrupt Disable" msb="10" lsb="10" />
      <field name="io" desc="I/O Space Enable" msb="0" lsb="0" />
      <field name="m" desc="Bus Master Enable" msb="2" lsb="2" />
      <field name="mem" desc="Memory Space Enable" msb="1" lsb="1" />
      <field name="mwi" desc="Memory Write and Invalidate" msb="4" lsb="4" />
      <field name="pe" desc="Parity Error Response" msb="6" lsb="6" />
      <field name="sc" desc="Special Cycle Enable" msb="3" lsb="3" />
      <field name="se" desc="SERR# Enable" msb="8" lsb="8" />
      <field name="vga" desc="VGA Palette Snoop" msb="5" lsb="5" />
      <field name="wc" desc="IDSEL Steppin/Wait Cycle Control" msb="7" lsb="7" />
    </register>
    <register name="device_id" documentation="Device ID" offset="2" size="2">
    </register>
    <register name="expansion_rom_base" desc="Expansion ROM base address" offset="48" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="1" />
      <field name="e" documentation="Address decode enable" msb="0" lsb="0" />
    </register>
    <register name="flr_cap" desc="Capability ID" offset="176" size="1">
    </register>
    <register name="flr_clv_hi" desc="FLR Capability Length and Version" offset="179" size="1">
    </register>
    <register name="flr_clv_lo" desc="Vendor-Specific Capability ID" offset="178" size="1">
    </register>
    <register name="flr_control" desc="FLR Control" offset="180" size="2">
      <field name="iflr" desc="Initiate FLR" limitations="Not implemented." msb="0" lsb="0" />
      <field name="txp" desc="Transactions Pending" msb="8" lsb="8" />
    </register>
    <register name="flr_next" desc="Next Capability Pointer" offset="177" size="1">
    </register>
    <register name="header_type" documentation="Header Type" offset="14" size="1">
      <field name="mf" desc="Multi-Function Device" msb="7" lsb="7" />
      <field name="type" desc="Header Layout" msb="6" lsb="0" />
    </register>
    <register name="ide_tim" vsize="2" desc="Primary/Secondary IDE Timing Register" offset="64 66" size="2">
      <field name="ide" desc="IDE Decode Enable" msb="15" lsb="15" />
    </register>
    <register name="interrupt_line" documentation="Interrupt Line" offset="60" size="1">
    </register>
    <register name="interrupt_pin" documentation="Interrupt Pin" offset="61" size="1">
    </register>
    <register name="latency_timer" documentation="Latency Timer" offset="13" size="1">
    </register>
    <register name="map" desc="Address Map" offset="144" size="2">
    </register>
    <register name="max_lat" documentation="MAX_LAT" offset="63" size="1">
    </register>
    <register name="min_gnt" documentation="MIN_GNT" offset="62" size="1">
    </register>
    <register name="msi_address" documentation="Message Address" offset="132" size="4">
    </register>
    <register name="msi_capability_header" documentation="Capability Header" offset="128" size="2">
      <field name="id" desc="Capability ID" msb="7" lsb="0" />
      <field name="next_ptr" desc="Next Capability Pointer" msb="15" lsb="8" />
    </register>
    <register name="msi_control" documentation="Message Control" offset="130" size="2">
      <field name="ac64" desc="64-bit Address Capable" msb="7" lsb="7" />
      <field name="mmc" desc="Multiple Message Capable" msb="3" lsb="1" />
      <field name="mme" desc="Multiple Message Enable" msb="6" lsb="4" />
      <field name="msie" desc="MSI Enable" msb="0" lsb="0" />
      <field name="pvmc" desc="Per-Vector Masking Capable" msb="8" lsb="8" />
    </register>
    <register name="msi_data" documentation="Message Data" offset="136" size="2">
    </register>
    <register name="pc" desc="PCI Power Management Capabilities" offset="114" size="2">
    </register>
    <register name="pcmd_bar" desc="Primary Command Block Base Address" offset="16" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="2" />
      <field name="p" desc="Reserved" msb="1" lsb="1" />
      <field name="s" documentation="I/O Space Indicator" msb="0" lsb="0" />
    </register>
    <register name="pcnl_bar" desc="Primary Control Block Base Address" offset="20" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="2" />
      <field name="p" desc="Reserved" msb="1" lsb="1" />
      <field name="s" documentation="I/O Space Indicator" msb="0" lsb="0" />
    </register>
    <register name="pcs" desc="Port Control and Status" limitations="Not implemented." offset="146" size="2">
    </register>
    <register name="pid" desc="PCI Power Management Capability Identification Register" offset="112" size="2">
    </register>
    <register name="pmcs" desc="PCI Power Management Control and Status" offset="116" size="2">
      <field name="nsfrst" desc="No Soft Reset" msb="3" lsb="3" />
      <field name="pmee" desc="PME Enable" msb="8" lsb="8" />
      <field name="pmes" desc="PME Status" msb="15" lsb="15" />
      <field name="ps" desc="Power State" limitations="Not implemented." msb="1" lsb="0" />
    </register>
    <register name="revision_id" documentation="Revision ID" offset="8" size="1">
    </register>
    <register name="sata_capability_bar" offset="172" size="4">
      <field name="barloc" desc="BAR Location" msb="3" lsb="0" />
      <field name="barofst" desc="BAR Offset" msb="15" lsb="4" />
    </register>
    <register name="sata_capability_header" offset="168" size="4">
      <field name="id" desc="Capability ID" msb="7" lsb="0" />
      <field name="majrev" desc="Major Revision" msb="23" lsb="20" />
      <field name="minrev" desc="Minor Revision" msb="19" lsb="16" />
      <field name="next_ptr" desc="Next Capability Pointer" msb="15" lsb="8" />
    </register>
    <register name="scmd_bar" desc="Secondary Command Block Base Address" offset="24" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="2" />
      <field name="p" desc="Reserved" msb="1" lsb="1" />
      <field name="s" documentation="I/O Space Indicator" msb="0" lsb="0" />
    </register>
    <register name="scnl_bar" desc="Secondary Control Block Base Address" offset="28" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="2" />
      <field name="p" desc="Reserved" msb="1" lsb="1" />
      <field name="s" documentation="I/O Space Indicator" msb="0" lsb="0" />
    </register>
    <register name="sidpba" desc="SATA Index Data Pair Base Address" offset="36" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="2" />
      <field name="p" desc="Reserved" msb="1" lsb="1" />
      <field name="s" documentation="I/O Space Indicator" msb="0" lsb="0" />
    </register>
    <register name="status" documentation="Status Register" offset="6" size="2">
      <field name="c" desc="Capabilities List" msb="4" lsb="4" />
      <field name="dpe" desc="Detected Parity Error" msb="15" lsb="15" />
      <field name="ds" desc="DEVSEL timing" msb="10" lsb="9" />
      <field name="fbb" desc="Fast Back-to-Back Transactions Capable" msb="7" lsb="7" />
      <field name="ins" desc="Interrupt Status" msb="3" lsb="3" />
      <field name="ir" desc="Immediate Readiness" msb="0" lsb="0" />
      <field name="mhz" desc="66 MHz Capable" msb="5" lsb="5" />
      <field name="pe" desc="Master Data Parity Error" msb="8" lsb="8" />
      <field name="rma" desc="Received Master Abort" msb="13" lsb="13" />
      <field name="rta" desc="Received Target Abort" msb="12" lsb="12" />
      <field name="ssa" desc="Signaled System Abort" msb="14" lsb="14" />
      <field name="sta" desc="Signaled Target Abort" msb="11" lsb="11" />
    </register>
    <register name="subsystem_id" documentation="Subsystem ID" offset="46" size="2">
    </register>
    <register name="subsystem_vendor_id" documentation="Subsystem Vendor ID" offset="44" size="2">
    </register>
    <register name="vendor_id" documentation="Vendor ID" offset="0" size="2">
    </register>
  </bank>
  <bank name="sata" desc="serial ATA registers" byte_order="little-endian">
    <group name="ch" vsize="2">
      <register name="sctl" desc="Serial ATA Control" offset="4 16" size="4">
        <field name="det" msb="3" lsb="0" />
        <field name="ipm" msb="11" lsb="8" />
        <field name="pmp" msb="19" lsb="16" />
        <field name="spd" msb="7" lsb="4" />
        <field name="spm" msb="15" lsb="12" />
      </register>
      <register name="serr" desc="Serial ATA Error" offset="8 20" size="4">
        <field name="b" msb="19" lsb="19" />
        <field name="c" msb="21" lsb="21" />
        <field name="d" msb="20" lsb="20" />
        <field name="e" msb="11" lsb="11" />
        <field name="f" msb="25" lsb="25" />
        <field name="h" msb="22" lsb="22" />
        <field name="i" msb="17" lsb="17" />
        <field name="m" msb="1" lsb="1" />
        <field name="n" msb="16" lsb="16" />
        <field name="p" msb="10" lsb="10" />
        <field name="pcdie" msb="9" lsb="9" />
        <field name="rdie" msb="0" lsb="0" />
        <field name="t" msb="8" lsb="8" />
        <field name="t0" msb="23" lsb="23" />
        <field name="t1" msb="24" lsb="24" />
        <field name="w" msb="18" lsb="18" />
        <field name="x" msb="26" lsb="26" />
      </register>
      <register name="ssts" desc="Serial ATA Status" offset="0 12" size="4">
        <field name="det" msb="3" lsb="0" />
        <field name="ipm" msb="11" lsb="8" />
        <field name="spd" msb="7" lsb="4" />
      </register>
    </group>
  </bank>
  <bank name="sidp" desc="serial ATA index/data pair registers" byte_order="little-endian" function="1">
    <register name="Reserved" vsize="2" offset="8 12" size="4">
    </register>
    <register name="sdata" desc="Serial ATA DATA" offset="4" size="4">
    </register>
    <register name="sindex" desc="Serial ATA Index" offset="0" size="4">
      <field name="pidx" desc="Port Index" msb="15" lsb="8" />
      <field name="ridx" desc="Register Index" msb="7" lsb="0" />
    </register>
  </bank>
</device>
