<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Sep 22 09:38:17 2021" VIVADOVERSION="2020.1">

  <SYSTEMINFO ARCH="zynquplus" BOARD="xilinx.com:au25:part0:1.0" DEVICE="xcu25" NAME="dynamic_design_top" PACKAGE="ffvc1760" SPEEDGRADE="-2LV"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_100M_in" SIGIS="clk" SIGNAME="External_Ports_clk_100M_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="axi_interconnect" PORT="M01_ACLK"/>
        <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="clk_100M_in"/>
        <CONNECTION INSTANCE="axi_interconnect" PORT="ACLK"/>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_aclk"/>
        <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="clk_200M_in" SIGIS="clk" SIGNAME="External_Ports_clk_200M_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="clk_200M_in"/>
        <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="aclk"/>
        <CONNECTION INSTANCE="INTERC_from_MAC_s00_couplers_s00_data_fifo" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_m00_data_fifo" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_auto_ss_slidr" PORT="aclk"/>
        <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_m01_data_fifo" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_auto_ss_slidr" PORT="aclk"/>
        <CONNECTION INSTANCE="axis_data_fifo_from_Internal" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="axis_data_fifo_from_MAC0" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="axis_data_fifo_from_MAC1" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="slice_to_MAC0" PORT="aclk"/>
        <CONNECTION INSTANCE="slice_to_MAC1" PORT="aclk"/>
        <CONNECTION INSTANCE="slice_to_MAC2" PORT="aclk"/>
        <CONNECTION INSTANCE="slice_to_MAC3" PORT="aclk"/>
        <CONNECTION INSTANCE="axi_interconnect" PORT="M02_ACLK"/>
        <CONNECTION INSTANCE="lineArb_0" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk_250M_in" SIGIS="clk" SIGNAME="External_Ports_clk_250M_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="clk_250M_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="400000000" DIR="I" NAME="clk_400M_in" SIGIS="clk" SIGNAME="External_Ports_clk_400M_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="clk_400M_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_resetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="resetn_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="DDR_clk_p" SIGIS="clk"/>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="DDR_clk_n" SIGIS="clk"/>
    <PORT DIR="I" LEFT="511" NAME="S_AXIS_MAC0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_s_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_from_MAC0" PORT="s_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="S_AXIS_MAC0_tdest" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_s_axis_tdest">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_from_MAC0" PORT="s_axis_tdest"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="S_AXIS_MAC0_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_s_axis_tkeep">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_from_MAC0" PORT="s_axis_tkeep"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_MAC0_tlast" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_s_axis_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_from_MAC0" PORT="s_axis_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXIS_MAC0_tready" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_s_axis_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_from_MAC0" PORT="s_axis_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_MAC0_tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_s_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_from_MAC0" PORT="s_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_MAC1_tvalid" SIGIS="undef" SIGNAME="slice_to_MAC1_m_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC1" PORT="m_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXIS_MAC1_tready" SIGIS="undef" SIGNAME="slice_to_MAC1_m_axis_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC1" PORT="m_axis_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="M_AXIS_MAC1_tdata" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC1_m_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC1" PORT="m_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="M_AXIS_MAC1_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC1_m_axis_tstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC1" PORT="m_axis_tstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="M_AXIS_MAC1_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC1_m_axis_tkeep">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC1" PORT="m_axis_tkeep"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_MAC1_tlast" SIGIS="undef" SIGNAME="slice_to_MAC1_m_axis_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC1" PORT="m_axis_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="M_AXIS_MAC1_tdest" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC1_m_axis_tdest">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC1" PORT="m_axis_tdest"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_MAC2_tvalid" SIGIS="undef" SIGNAME="slice_to_MAC2_m_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC2" PORT="m_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXIS_MAC2_tready" SIGIS="undef" SIGNAME="slice_to_MAC2_m_axis_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC2" PORT="m_axis_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="M_AXIS_MAC2_tdata" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC2_m_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC2" PORT="m_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="M_AXIS_MAC2_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC2_m_axis_tstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC2" PORT="m_axis_tstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="M_AXIS_MAC2_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC2_m_axis_tkeep">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC2" PORT="m_axis_tkeep"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_MAC2_tlast" SIGIS="undef" SIGNAME="slice_to_MAC2_m_axis_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC2" PORT="m_axis_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="M_AXIS_MAC2_tdest" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC2_m_axis_tdest">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC2" PORT="m_axis_tdest"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_MAC3_tvalid" SIGIS="undef" SIGNAME="slice_to_MAC3_m_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC3" PORT="m_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXIS_MAC3_tready" SIGIS="undef" SIGNAME="slice_to_MAC3_m_axis_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC3" PORT="m_axis_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="M_AXIS_MAC3_tdata" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC3_m_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC3" PORT="m_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="M_AXIS_MAC3_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC3_m_axis_tstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC3" PORT="m_axis_tstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="M_AXIS_MAC3_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC3_m_axis_tkeep">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC3" PORT="m_axis_tkeep"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_MAC3_tlast" SIGIS="undef" SIGNAME="slice_to_MAC3_m_axis_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC3" PORT="m_axis_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="M_AXIS_MAC3_tdest" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC3_m_axis_tdest">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC3" PORT="m_axis_tdest"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="S_AXIS_MAC2_MAC3_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_Internal_s_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_from_Internal" PORT="s_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="S_AXIS_MAC2_MAC3_tdest" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_Internal_s_axis_tdest">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_from_Internal" PORT="s_axis_tdest"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="S_AXIS_MAC2_MAC3_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_Internal_s_axis_tkeep">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_from_Internal" PORT="s_axis_tkeep"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_MAC2_MAC3_tlast" SIGIS="undef" SIGNAME="axis_data_fifo_from_Internal_s_axis_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_from_Internal" PORT="s_axis_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXIS_MAC2_MAC3_tready" SIGIS="undef" SIGNAME="axis_data_fifo_from_Internal_s_axis_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_from_Internal" PORT="s_axis_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_MAC2_MAC3_tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_from_Internal_s_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_from_Internal" PORT="s_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="S_AXIS_MAC1_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_s_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_from_MAC1" PORT="s_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="S_AXIS_MAC1_tdest" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_s_axis_tdest">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_from_MAC1" PORT="s_axis_tdest"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="S_AXIS_MAC1_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_s_axis_tkeep">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_from_MAC1" PORT="s_axis_tkeep"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_MAC1_tlast" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_s_axis_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_from_MAC1" PORT="s_axis_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXIS_MAC1_tready" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_s_axis_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_from_MAC1" PORT="s_axis_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_MAC1_tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_s_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_from_MAC1" PORT="s_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_MAC0_tvalid" SIGIS="undef" SIGNAME="slice_to_MAC0_m_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC0" PORT="m_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXIS_MAC0_tready" SIGIS="undef" SIGNAME="slice_to_MAC0_m_axis_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC0" PORT="m_axis_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="M_AXIS_MAC0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC0_m_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC0" PORT="m_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="M_AXIS_MAC0_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC0_m_axis_tstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC0" PORT="m_axis_tstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="M_AXIS_MAC0_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC0_m_axis_tkeep">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC0" PORT="m_axis_tkeep"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_MAC0_tlast" SIGIS="undef" SIGNAME="slice_to_MAC0_m_axis_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC0" PORT="m_axis_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="M_AXIS_MAC0_tdest" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC0_m_axis_tdest">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slice_to_MAC0" PORT="m_axis_tdest"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="39" NAME="S_AXI_Lite_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_Lite_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_Lite_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_Lite_awready" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_Lite_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_Lite_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_Lite_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_Lite_wready" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_Lite_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_Lite_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_Lite_bready" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="39" NAME="S_AXI_Lite_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_Lite_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_Lite_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_Lite_arready" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_Lite_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_Lite_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_Lite_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_Lite_rready" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect" PORT="S00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_MAC0" NAME="S_AXIS_MAC0" TYPE="SLAVE">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_MAC0_tdata"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="S_AXIS_MAC0_tdest"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="S_AXIS_MAC0_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="S_AXIS_MAC0_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_MAC0_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_MAC0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_MAC1" NAME="S_AXIS_MAC1" TYPE="SLAVE">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_MAC1_tdata"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="S_AXIS_MAC1_tdest"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="S_AXIS_MAC1_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="S_AXIS_MAC1_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_MAC1_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_MAC1_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_MAC2_MAC3" NAME="S_AXIS_MAC2_MAC3" TYPE="SLAVE">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_MAC2_MAC3_tdata"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="S_AXIS_MAC2_MAC3_tdest"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="S_AXIS_MAC2_MAC3_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="S_AXIS_MAC2_MAC3_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_MAC2_MAC3_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_MAC2_MAC3_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="slice_to_MAC0_M_AXIS" NAME="M_AXIS_MAC0" TYPE="MASTER">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_MAC0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="M_AXIS_MAC0_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_MAC0_tdata"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="M_AXIS_MAC0_tstrb"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="M_AXIS_MAC0_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="M_AXIS_MAC0_tlast"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="M_AXIS_MAC0_tdest"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="slice_to_MAC1_M_AXIS" NAME="M_AXIS_MAC1" TYPE="MASTER">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_MAC1_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="M_AXIS_MAC1_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_MAC1_tdata"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="M_AXIS_MAC1_tstrb"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="M_AXIS_MAC1_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="M_AXIS_MAC1_tlast"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="M_AXIS_MAC1_tdest"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="slice_to_MAC2_M_AXIS" NAME="M_AXIS_MAC2" TYPE="MASTER">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_MAC2_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="M_AXIS_MAC2_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_MAC2_tdata"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="M_AXIS_MAC2_tstrb"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="M_AXIS_MAC2_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="M_AXIS_MAC2_tlast"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="M_AXIS_MAC2_tdest"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="slice_to_MAC3_M_AXIS" NAME="M_AXIS_MAC3" TYPE="MASTER">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_MAC3_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="M_AXIS_MAC3_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_MAC3_tdata"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="M_AXIS_MAC3_tstrb"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="M_AXIS_MAC3_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="M_AXIS_MAC3_tlast"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="M_AXIS_MAC3_tdest"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI_Lite" DATAWIDTH="32" NAME="S_AXI_Lite" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_100M_in"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_Lite_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_Lite_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_Lite_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_Lite_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_Lite_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_Lite_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_Lite_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_Lite_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_Lite_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_Lite_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_Lite_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_Lite_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_Lite_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_Lite_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_Lite_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_Lite_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_Lite_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_Lite_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_Lite_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x800C0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x800CFFFF" INSTANCE="version_register_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_Lite" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x800D0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x800DFFFF" INSTANCE="Register_interface" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_Lite" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0x800E0000" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x800EFFFF" INSTANCE="lineArb_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_Lite" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CTRL"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="version_register_0"/>
        <PERIPHERAL INSTANCE="Register_interface"/>
        <PERIPHERAL INSTANCE="lineArb_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="21" FULLNAME="/INTERC_from_MAC/m00_couplers/auto_ss_slidr" HWVERSION="1.1" INSTANCE="INTERC_from_MAC_m00_couplers_auto_ss_slidr" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_subset_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000001011011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000011111"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="64"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="64"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[511:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="tkeep[63:0]"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="tkeep[63:0]"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="tlast[0]"/>
        <PARAMETER NAME="Component_Name" VALUE="dynamic_design_top_auto_ss_slidr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk_200M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_200M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_m00_data_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_m00_data_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_m00_data_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_m00_data_fifo" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_m00_data_fifo" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_m00_data_fifo" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_2_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_2_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_2_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_m_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_2_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_2_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_2_TLAST"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="INTERC_from_MAC_m00_couplers_m00_data_fifo_M_AXIS" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_tstrb"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/INTERC_from_MAC/m00_couplers/m00_data_fifo" HWVERSION="2.0" INSTANCE="INTERC_from_MAC_m00_couplers_m00_data_fifo" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000001011011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="64"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="2"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="826486851"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="64"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="2"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="dynamic_design_top_m00_data_fifo_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_clk_200M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_200M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_m00_data_fifo_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_m00_data_fifo_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_m00_data_fifo_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_m00_data_fifo_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_m00_data_fifo_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_m00_data_fifo_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_auto_ss_slidr" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_auto_ss_slidr" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_auto_ss_slidr" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_auto_ss_slidr" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_auto_ss_slidr" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_auto_ss_slidr" PORT="s_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="axis_wr_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_rd_data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="INTERC_from_MAC_xbar_M00_AXIS" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="INTERC_from_MAC_m00_couplers_m00_data_fifo_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/INTERC_from_MAC/m01_couplers/auto_ss_slidr" HWVERSION="1.1" INSTANCE="INTERC_from_MAC_m01_couplers_auto_ss_slidr" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_subset_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000001011011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000011111"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="64"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="64"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[511:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="tkeep[63:0]"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="tkeep[63:0]"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="tlast[0]"/>
        <PARAMETER NAME="Component_Name" VALUE="dynamic_design_top_auto_ss_slidr_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk_200M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_200M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_m01_data_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_m01_data_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_m01_data_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_m01_data_fifo" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_m01_data_fifo" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_m01_data_fifo" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_3_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_3_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_3_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_m_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_3_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_3_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_3_TLAST"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="INTERC_from_MAC_m01_couplers_m01_data_fifo_M_AXIS" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_tstrb"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/INTERC_from_MAC/m01_couplers/m01_data_fifo" HWVERSION="2.0" INSTANCE="INTERC_from_MAC_m01_couplers_m01_data_fifo" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000001011011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="64"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="2"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="826486851"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="64"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="2"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="dynamic_design_top_m01_data_fifo_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_clk_200M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_200M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_m01_data_fifo_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_m01_data_fifo_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_m01_data_fifo_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_m01_data_fifo_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_m01_data_fifo_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_m01_data_fifo_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_auto_ss_slidr" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_auto_ss_slidr" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_auto_ss_slidr" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_auto_ss_slidr" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_auto_ss_slidr" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_auto_ss_slidr" PORT="s_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="axis_wr_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_rd_data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="INTERC_from_MAC_xbar_M01_AXIS" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="INTERC_from_MAC_m01_couplers_m01_data_fifo_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/INTERC_from_MAC/s00_couplers/s00_data_fifo" HWVERSION="2.0" INSTANCE="INTERC_from_MAC_s00_couplers_s00_data_fifo" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000001011011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="128"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="2"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="826486851"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="128"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="2"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="dynamic_design_top_s00_data_fifo_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_clk_200M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_200M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_from_Internal" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_from_Internal" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_from_Internal" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_from_Internal" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_from_Internal" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_from_Internal" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_m_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="s_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="axis_wr_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_rd_data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_data_fifo_from_Internal_M_AXIS" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/INTERC_from_MAC/xbar" HWVERSION="1.1" INSTANCE="INTERC_from_MAC_xbar" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_switch" VLNV="xilinx.com:ip:axis_switch:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_switch;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_NUM_SI_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_LOG_SI_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_MI_SLOTS" VALUE="2"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000001011011"/>
        <PARAMETER NAME="C_ARB_ON_MAX_XFERS" VALUE="1"/>
        <PARAMETER NAME="C_ARB_ON_NUM_CYCLES" VALUE="0"/>
        <PARAMETER NAME="C_ARB_ON_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_ARBITER" VALUE="1"/>
        <PARAMETER NAME="C_ARB_ALGORITHM" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_REG" VALUE="0"/>
        <PARAMETER NAME="C_DECODER_REG" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_CONNECTIVITY_ARRAY" VALUE="0b11"/>
        <PARAMETER NAME="C_M_AXIS_BASETDEST_ARRAY" VALUE="0b1110"/>
        <PARAMETER NAME="C_M_AXIS_HIGHTDEST_ARRAY" VALUE="0b1110"/>
        <PARAMETER NAME="C_ROUTING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="0"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="ROUTING_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="ARB_ON_MAX_XFERS" VALUE="1"/>
        <PARAMETER NAME="ARB_ON_NUM_CYCLES" VALUE="0"/>
        <PARAMETER NAME="ARB_ON_TLAST" VALUE="0"/>
        <PARAMETER NAME="ARB_ALGORITHM" VALUE="0"/>
        <PARAMETER NAME="DECODER_REG" VALUE="1"/>
        <PARAMETER NAME="OUTPUT_REG" VALUE="0"/>
        <PARAMETER NAME="COMMON_CLOCK" VALUE="0"/>
        <PARAMETER NAME="M00_AXIS_BASETDEST" VALUE="0x00000002"/>
        <PARAMETER NAME="M01_AXIS_BASETDEST" VALUE="0x00000003"/>
        <PARAMETER NAME="M02_AXIS_BASETDEST" VALUE="0x00000002"/>
        <PARAMETER NAME="M03_AXIS_BASETDEST" VALUE="0x00000003"/>
        <PARAMETER NAME="M04_AXIS_BASETDEST" VALUE="0x00000004"/>
        <PARAMETER NAME="M05_AXIS_BASETDEST" VALUE="0x00000005"/>
        <PARAMETER NAME="M06_AXIS_BASETDEST" VALUE="0x00000006"/>
        <PARAMETER NAME="M07_AXIS_BASETDEST" VALUE="0x00000007"/>
        <PARAMETER NAME="M08_AXIS_BASETDEST" VALUE="0x00000008"/>
        <PARAMETER NAME="M09_AXIS_BASETDEST" VALUE="0x00000009"/>
        <PARAMETER NAME="M10_AXIS_BASETDEST" VALUE="0x0000000a"/>
        <PARAMETER NAME="M11_AXIS_BASETDEST" VALUE="0x0000000b"/>
        <PARAMETER NAME="M12_AXIS_BASETDEST" VALUE="0x0000000c"/>
        <PARAMETER NAME="M13_AXIS_BASETDEST" VALUE="0x0000000d"/>
        <PARAMETER NAME="M14_AXIS_BASETDEST" VALUE="0x0000000e"/>
        <PARAMETER NAME="M15_AXIS_BASETDEST" VALUE="0x0000000f"/>
        <PARAMETER NAME="M00_AXIS_HIGHTDEST" VALUE="0x00000002"/>
        <PARAMETER NAME="M01_AXIS_HIGHTDEST" VALUE="0x00000003"/>
        <PARAMETER NAME="M02_AXIS_HIGHTDEST" VALUE="0x00000002"/>
        <PARAMETER NAME="M03_AXIS_HIGHTDEST" VALUE="0x00000003"/>
        <PARAMETER NAME="M04_AXIS_HIGHTDEST" VALUE="0x00000004"/>
        <PARAMETER NAME="M05_AXIS_HIGHTDEST" VALUE="0x00000005"/>
        <PARAMETER NAME="M06_AXIS_HIGHTDEST" VALUE="0x00000006"/>
        <PARAMETER NAME="M07_AXIS_HIGHTDEST" VALUE="0x00000007"/>
        <PARAMETER NAME="M08_AXIS_HIGHTDEST" VALUE="0x00000008"/>
        <PARAMETER NAME="M09_AXIS_HIGHTDEST" VALUE="0x00000009"/>
        <PARAMETER NAME="M10_AXIS_HIGHTDEST" VALUE="0x0000000a"/>
        <PARAMETER NAME="M11_AXIS_HIGHTDEST" VALUE="0x0000000b"/>
        <PARAMETER NAME="M12_AXIS_HIGHTDEST" VALUE="0x0000000c"/>
        <PARAMETER NAME="M13_AXIS_HIGHTDEST" VALUE="0x0000000d"/>
        <PARAMETER NAME="M14_AXIS_HIGHTDEST" VALUE="0x0000000e"/>
        <PARAMETER NAME="M15_AXIS_HIGHTDEST" VALUE="0x0000000f"/>
        <PARAMETER NAME="M00_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="dynamic_design_top_xbar_19"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk_200M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_200M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_s00_couplers_s00_data_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_s00_couplers_s00_data_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_s00_couplers_s00_data_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_s00_couplers_s00_data_fifo" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tlast" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_s00_couplers_s00_data_fifo" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_m_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_s00_couplers_s00_data_fifo" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_m01_data_fifo_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_m00_data_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_m01_data_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_m01_data_fifo_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_m00_data_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_m01_data_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1023" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_m01_data_fifo_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_m00_data_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_m01_data_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_m01_data_fifo_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_m00_data_fifo" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_m01_data_fifo" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tlast" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_m01_data_fifo_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_m00_data_fifo" PORT="s_axis_tlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_m01_data_fifo" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_m01_data_fifo_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_m00_data_fifo" PORT="s_axis_tdest"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_m01_data_fifo" PORT="s_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_decode_err" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_M_AXIS" NAME="S00_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="INTERC_from_MAC_xbar_M00_AXIS" NAME="M00_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="INTERC_from_MAC_xbar_M01_AXIS" NAME="M01_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Register_interface" HWVERSION="1.0" INSTANCE="Register_interface" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Register_interface" VLNV="xilinx.com:module_ref:Register_interface:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="dynamic_design_top_Register_interface_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x800D0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x800DFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clk_100M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Register_interface_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Register_interface_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="Register_interface_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="Register_interface_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Register_interface_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Register_interface_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="Register_interface_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="Register_interface_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Register_interface_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="Register_interface_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="Register_interface_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Register_interface_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Register_interface_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="Register_interface_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="Register_interface_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Register_interface_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Register_interface_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="Register_interface_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="Register_interface_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_M01_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_100M_in"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/axi_interconnect" HWVERSION="2.1" INSTANCE="axi_interconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="3"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dynamic_design_top_axi_interconnect_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_clk_100M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_100M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_100M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clk_100M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_100M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_100M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clk_100M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_100M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_100M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="External_Ports_clk_100M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_100M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_100M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="External_Ports_clk_200M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_200M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Register_interface_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Register_interface_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="Register_interface_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="Register_interface_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Register_interface_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Register_interface_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="Register_interface_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="Register_interface_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="Register_interface_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Register_interface_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="Register_interface_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Register_interface_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="Register_interface_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Register_interface_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="Register_interface_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Register_interface_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="Register_interface_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Register_interface_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="Register_interface_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="s_axi_CTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="s_axi_CTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="s_axi_CTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="s_axi_CTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="s_axi_CTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="s_axi_CTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="s_axi_CTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="s_axi_CTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="s_axi_CTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="s_axi_CTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="s_axi_CTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="s_axi_CTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="s_axi_CTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="s_axi_CTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="s_axi_CTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="s_axi_CTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="s_axi_CTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXI_Lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXI_Lite_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXI_Lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXI_Lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXI_Lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXI_Lite_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXI_Lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXI_Lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXI_Lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXI_Lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXI_Lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXI_Lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXI_Lite_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXI_Lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXI_Lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXI_Lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXI_Lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXI_Lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXI_Lite_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI_Lite" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/axis_data_fifo_from_Internal" HWVERSION="2.0" INSTANCE="axis_data_fifo_from_Internal" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000001011011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="64"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="2"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825765944"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="64"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="2"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="dynamic_design_top_axis_data_fifo_from_Internal_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_clk_200M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_200M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_from_Internal_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXIS_MAC2_MAC3_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="axis_data_fifo_from_Internal_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXIS_MAC2_MAC3_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_Internal_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXIS_MAC2_MAC3_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_Internal_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXIS_MAC2_MAC3_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="axis_data_fifo_from_Internal_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXIS_MAC2_MAC3_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_Internal_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXIS_MAC2_MAC3_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_s00_couplers_s00_data_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_s00_couplers_s00_data_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_s00_couplers_s00_data_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_s00_couplers_s00_data_fifo" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_s00_couplers_s00_data_fifo" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_s00_couplers_s00_data_fifo_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_s00_couplers_s00_data_fifo" PORT="s_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_MAC2_MAC3" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_data_fifo_from_Internal_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/axis_data_fifo_from_MAC0" HWVERSION="2.0" INSTANCE="axis_data_fifo_from_MAC0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000001011011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="64"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="2"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825765944"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="64"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="2"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="dynamic_design_top_axis_data_fifo_from_MAC0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_clk_200M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_200M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXIS_MAC0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXIS_MAC0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXIS_MAC0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXIS_MAC0_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXIS_MAC0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXIS_MAC0_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_0_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_0_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_0_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_0_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_0_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_MAC0" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_data_fifo_from_MAC0_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/axis_data_fifo_from_MAC1" HWVERSION="2.0" INSTANCE="axis_data_fifo_from_MAC1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000001011011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="64"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="2"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825765944"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="64"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="2"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="dynamic_design_top_axis_data_fifo_from_MAC1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_clk_200M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_200M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXIS_MAC1_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXIS_MAC1_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXIS_MAC1_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXIS_MAC1_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXIS_MAC1_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="S_AXIS_MAC1_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_1_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_1_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_1_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_1_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="in_1_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_MAC1" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_data_fifo_from_MAC1_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2109212245" FULLNAME="/lineArb_0" HWVERSION="1.2" INSTANCE="lineArb_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="lineArb" VLNV="Xilinx:Fintech:lineArb:1.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="dynamic_design_top_lineArb_0_6"/>
        <PARAMETER NAME="clk_period" VALUE="5"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CTRL_BASEADDR" VALUE="0x800E0000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_HIGHADDR" VALUE="0x800EFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="s_axi_CTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_AWVALID" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_AWREADY" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_WVALID" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_WREADY" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_BVALID" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_BREADY" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_CTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_ARVALID" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_ARREADY" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_RVALID" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_RREADY" SIGIS="undef" SIGNAME="axi_interconnect_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_clk_200M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_200M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_0_TVALID" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_from_MAC0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_0_TREADY" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_from_MAC0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="in_0_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_from_MAC0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="in_0_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_from_MAC0" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="in_0_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC0_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_from_MAC0" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="in_0_TSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="in_1_TVALID" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_from_MAC1" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_1_TREADY" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_from_MAC1" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="in_1_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_from_MAC1" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="in_1_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_from_MAC1" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="in_1_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_from_MAC1_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_from_MAC1" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="in_1_TSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="in_2_TVALID" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_auto_ss_slidr" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_2_TREADY" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_auto_ss_slidr" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="in_2_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_auto_ss_slidr" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="in_2_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_auto_ss_slidr" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="in_2_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_auto_ss_slidr" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="in_2_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_m_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_auto_ss_slidr" PORT="m_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_3_TVALID" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_auto_ss_slidr" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_3_TREADY" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_auto_ss_slidr" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="in_3_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_auto_ss_slidr" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="in_3_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_auto_ss_slidr" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="in_3_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_auto_ss_slidr" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="in_3_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_m_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_auto_ss_slidr" PORT="m_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_0_TVALID" SIGIS="undef" SIGNAME="lineArb_0_out_0_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC2" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_0_TREADY" SIGIS="undef" SIGNAME="lineArb_0_out_0_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC2" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="out_0_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_0_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC2" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="out_0_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_0_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC2" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="out_0_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_0_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC2" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="out_0_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_0_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC2" PORT="s_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_1_TVALID" SIGIS="undef" SIGNAME="lineArb_0_out_1_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC3" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_1_TREADY" SIGIS="undef" SIGNAME="lineArb_0_out_1_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC3" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="out_1_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_1_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC3" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="out_1_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_1_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC3" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="out_1_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_1_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC3" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="out_1_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_1_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC3" PORT="s_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_2_TVALID" SIGIS="undef" SIGNAME="lineArb_0_out_2_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_2_TREADY" SIGIS="undef" SIGNAME="lineArb_0_out_2_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="out_2_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_2_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="out_2_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_2_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC0" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="out_2_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_2_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC0" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="out_2_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_2_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC0" PORT="s_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_3_TVALID" SIGIS="undef" SIGNAME="lineArb_0_out_3_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC1" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_3_TREADY" SIGIS="undef" SIGNAME="lineArb_0_out_3_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC1" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="out_3_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_3_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC1" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="out_3_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_3_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC1" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="out_3_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_3_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC1" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="out_3_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_3_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_to_MAC1" PORT="s_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_M02_AXI" DATAWIDTH="32" NAME="s_axi_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CTRL_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CTRL_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CTRL_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CTRL_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CTRL_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CTRL_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CTRL_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CTRL_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CTRL_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CTRL_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CTRL_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_data_fifo_from_MAC0_M_AXIS" NAME="in_0" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_0_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_0_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_0_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="in_0_TLAST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="in_0_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="in_0_TSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_data_fifo_from_MAC1_M_AXIS" NAME="in_1" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_1_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_1_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_1_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="in_1_TLAST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="in_1_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="in_1_TSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="INTERC_from_MAC_m00_couplers_auto_ss_slidr_M_AXIS" NAME="in_2" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_2_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_2_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_2_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="in_2_TLAST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="in_2_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="in_2_TSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="INTERC_from_MAC_m01_couplers_auto_ss_slidr_M_AXIS" NAME="in_3" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_3_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_3_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_3_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="in_3_TLAST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="in_3_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="in_3_TSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="lineArb_0_out_0" NAME="out_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_0_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_0_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_0_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="out_0_TLAST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="out_0_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="out_0_TSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="lineArb_0_out_1" NAME="out_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_1_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_1_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_1_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="out_1_TLAST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="out_1_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="out_1_TSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="lineArb_0_out_2" NAME="out_2" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_2_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_2_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_2_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="out_2_TLAST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="out_2_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="out_2_TSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="lineArb_0_out_3" NAME="out_3" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_3_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_3_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_3_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="out_3_TLAST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="out_3_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="out_3_TSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reset_latch_dyn_0" HWVERSION="1.0" INSTANCE="reset_latch_dyn_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reset_latch_dyn" VLNV="xilinx.com:module_ref:reset_latch_dyn:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="dynamic_design_top_reset_latch_dyn_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_100M_in" SIGIS="undef" SIGNAME="External_Ports_clk_100M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_200M_in" SIGIS="undef" SIGNAME="External_Ports_clk_200M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_200M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_400M_in" SIGIS="undef" SIGNAME="External_Ports_clk_400M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_400M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_250M_in" SIGIS="undef" SIGNAME="External_Ports_clk_250M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_250M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn_in" POLARITY="ACTIVE_LOW" SIGIS="undef" SIGNAME="External_Ports_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rstn_100M" SIGIS="undef" SIGNAME="reset_latch_dyn_0_rstn_100M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="version_register_0" PORT="s00_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rstn_200M" SIGIS="undef" SIGNAME="reset_latch_dyn_0_rstn_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INTERC_from_MAC_xbar" PORT="aresetn"/>
            <CONNECTION INSTANCE="INTERC_from_MAC_s00_couplers_s00_data_fifo" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_m00_data_fifo" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="INTERC_from_MAC_m00_couplers_auto_ss_slidr" PORT="aresetn"/>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_m01_data_fifo" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="INTERC_from_MAC_m01_couplers_auto_ss_slidr" PORT="aresetn"/>
            <CONNECTION INSTANCE="axis_data_fifo_from_Internal" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="axis_data_fifo_from_MAC0" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="axis_data_fifo_from_MAC1" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="slice_to_MAC0" PORT="aresetn"/>
            <CONNECTION INSTANCE="slice_to_MAC1" PORT="aresetn"/>
            <CONNECTION INSTANCE="slice_to_MAC2" PORT="aresetn"/>
            <CONNECTION INSTANCE="slice_to_MAC3" PORT="aresetn"/>
            <CONNECTION INSTANCE="Register_interface" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="lineArb_0" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rstn_250M" SIGIS="undef"/>
        <PORT DIR="O" NAME="rstn_400M" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/slice_to_MAC0" HWVERSION="1.1" INSTANCE="slice_to_MAC0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_register_slice" VLNV="xilinx.com:ip:axis_register_slice:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_register_slice;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000001011111"/>
        <PARAMETER NAME="C_REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dynamic_design_top_slice_to_MAC0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk_200M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_200M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="lineArb_0_out_2_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_2_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="lineArb_0_out_2_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_2_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_2_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_2_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_2_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_2_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_2_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_2_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="lineArb_0_out_2_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_2_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="slice_to_MAC0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="slice_to_MAC0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC0_m_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC0_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC0_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC0_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="slice_to_MAC0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC0_m_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC0_tdest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="lineArb_0_out_2" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slice_to_MAC0_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_tstrb"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/slice_to_MAC1" HWVERSION="1.1" INSTANCE="slice_to_MAC1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_register_slice" VLNV="xilinx.com:ip:axis_register_slice:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_register_slice;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000001011111"/>
        <PARAMETER NAME="C_REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dynamic_design_top_slice_to_MAC1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk_200M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_200M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="lineArb_0_out_3_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_3_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="lineArb_0_out_3_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_3_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_3_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_3_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_3_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_3_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_3_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_3_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="lineArb_0_out_3_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_3_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="slice_to_MAC1_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC1_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="slice_to_MAC1_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC1_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC1_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC1_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC1_m_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC1_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC1_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC1_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="slice_to_MAC1_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC1_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC1_m_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC1_tdest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="lineArb_0_out_3" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slice_to_MAC1_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_tstrb"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/slice_to_MAC2" HWVERSION="1.1" INSTANCE="slice_to_MAC2" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_register_slice" VLNV="xilinx.com:ip:axis_register_slice:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_register_slice;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000001011111"/>
        <PARAMETER NAME="C_REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dynamic_design_top_slice_to_MAC2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk_200M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_200M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="lineArb_0_out_0_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_0_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="lineArb_0_out_0_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_0_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_0_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_0_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_0_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_0_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_0_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_0_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="lineArb_0_out_0_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_0_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="slice_to_MAC2_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC2_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="slice_to_MAC2_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC2_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC2_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC2_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC2_m_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC2_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC2_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC2_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="slice_to_MAC2_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC2_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC2_m_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC2_tdest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="lineArb_0_out_0" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slice_to_MAC2_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_tstrb"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/slice_to_MAC3" HWVERSION="1.1" INSTANCE="slice_to_MAC3" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_register_slice" VLNV="xilinx.com:ip:axis_register_slice:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_register_slice;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000001011111"/>
        <PARAMETER NAME="C_REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dynamic_design_top_slice_to_MAC3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk_200M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_200M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="lineArb_0_out_1_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_1_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="lineArb_0_out_1_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_1_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_1_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_1_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_1_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_1_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="lineArb_0_out_1_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_1_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="lineArb_0_out_1_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lineArb_0" PORT="out_1_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="slice_to_MAC3_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC3_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="slice_to_MAC3_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC3_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC3_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC3_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC3_m_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC3_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC3_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC3_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="slice_to_MAC3_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC3_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="slice_to_MAC3_m_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dynamic_design_top_imp" PORT="M_AXIS_MAC3_tdest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="lineArb_0_out_1" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slice_to_MAC3_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_200M_in"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_tstrb"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/version_register_0" HWVERSION="1.0" INSTANCE="version_register_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="version_register" VLNV="xilinx.com:module_ref:version_register:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="dynamic_design_top_version_register_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x800C0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x800CFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clk_100M_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100M_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_latch_dyn_0_rstn_100M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_latch_dyn_0" PORT="rstn_100M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_M00_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dynamic_design_top_clk_100M_in"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
