|alu
Clk => Clk.IN1
Reset => Reset.IN1
A[0] => A[0].IN2
A[1] => A[1].IN2
A[2] => A[2].IN2
A[3] => A[3].IN2
A[4] => A[4].IN2
A[5] => A[5].IN2
A[6] => A[6].IN2
A[7] => A[7].IN2
A[8] => A[8].IN2
A[9] => A[9].IN2
A[10] => A[10].IN2
A[11] => A[11].IN2
A[12] => A[12].IN2
A[13] => A[13].IN2
A[14] => A[14].IN2
A[15] => A[15].IN2
A[16] => A[16].IN2
A[17] => A[17].IN2
A[18] => A[18].IN2
A[19] => A[19].IN2
A[20] => A[20].IN2
A[21] => A[21].IN2
A[22] => A[22].IN2
A[23] => A[23].IN2
A[24] => A[24].IN2
A[25] => A[25].IN2
A[26] => A[26].IN2
A[27] => A[27].IN2
A[28] => A[28].IN2
A[29] => A[29].IN2
A[30] => A[30].IN2
A[31] => A[31].IN2
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
ALUOp[0] => ALUOp[0].IN1
ALUOp[1] => ALUOp[1].IN1
ALUOp[2] => ALUOp[2].IN1
C <= <GND>
Result[0] <= mux8x1x32:mux8x1x32_inst.port9
Result[1] <= mux8x1x32:mux8x1x32_inst.port9
Result[2] <= mux8x1x32:mux8x1x32_inst.port9
Result[3] <= mux8x1x32:mux8x1x32_inst.port9
Result[4] <= mux8x1x32:mux8x1x32_inst.port9
Result[5] <= mux8x1x32:mux8x1x32_inst.port9
Result[6] <= mux8x1x32:mux8x1x32_inst.port9
Result[7] <= mux8x1x32:mux8x1x32_inst.port9
Result[8] <= mux8x1x32:mux8x1x32_inst.port9
Result[9] <= mux8x1x32:mux8x1x32_inst.port9
Result[10] <= mux8x1x32:mux8x1x32_inst.port9
Result[11] <= mux8x1x32:mux8x1x32_inst.port9
Result[12] <= mux8x1x32:mux8x1x32_inst.port9
Result[13] <= mux8x1x32:mux8x1x32_inst.port9
Result[14] <= mux8x1x32:mux8x1x32_inst.port9
Result[15] <= mux8x1x32:mux8x1x32_inst.port9
Result[16] <= mux8x1x32:mux8x1x32_inst.port9
Result[17] <= mux8x1x32:mux8x1x32_inst.port9
Result[18] <= mux8x1x32:mux8x1x32_inst.port9
Result[19] <= mux8x1x32:mux8x1x32_inst.port9
Result[20] <= mux8x1x32:mux8x1x32_inst.port9
Result[21] <= mux8x1x32:mux8x1x32_inst.port9
Result[22] <= mux8x1x32:mux8x1x32_inst.port9
Result[23] <= mux8x1x32:mux8x1x32_inst.port9
Result[24] <= mux8x1x32:mux8x1x32_inst.port9
Result[25] <= mux8x1x32:mux8x1x32_inst.port9
Result[26] <= mux8x1x32:mux8x1x32_inst.port9
Result[27] <= mux8x1x32:mux8x1x32_inst.port9
Result[28] <= mux8x1x32:mux8x1x32_inst.port9
Result[29] <= mux8x1x32:mux8x1x32_inst.port9
Result[30] <= mux8x1x32:mux8x1x32_inst.port9
Result[31] <= mux8x1x32:mux8x1x32_inst.port9
We <= We_or.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
Cin => Cin.IN1
Cout <= Cout_1.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= cla_16:cla_16_0.port4
Sum[1] <= cla_16:cla_16_0.port4
Sum[2] <= cla_16:cla_16_0.port4
Sum[3] <= cla_16:cla_16_0.port4
Sum[4] <= cla_16:cla_16_0.port4
Sum[5] <= cla_16:cla_16_0.port4
Sum[6] <= cla_16:cla_16_0.port4
Sum[7] <= cla_16:cla_16_0.port4
Sum[8] <= cla_16:cla_16_0.port4
Sum[9] <= cla_16:cla_16_0.port4
Sum[10] <= cla_16:cla_16_0.port4
Sum[11] <= cla_16:cla_16_0.port4
Sum[12] <= cla_16:cla_16_0.port4
Sum[13] <= cla_16:cla_16_0.port4
Sum[14] <= cla_16:cla_16_0.port4
Sum[15] <= cla_16:cla_16_0.port4
Sum[16] <= cla_16:cla_16_1.port4
Sum[17] <= cla_16:cla_16_1.port4
Sum[18] <= cla_16:cla_16_1.port4
Sum[19] <= cla_16:cla_16_1.port4
Sum[20] <= cla_16:cla_16_1.port4
Sum[21] <= cla_16:cla_16_1.port4
Sum[22] <= cla_16:cla_16_1.port4
Sum[23] <= cla_16:cla_16_1.port4
Sum[24] <= cla_16:cla_16_1.port4
Sum[25] <= cla_16:cla_16_1.port4
Sum[26] <= cla_16:cla_16_1.port4
Sum[27] <= cla_16:cla_16_1.port4
Sum[28] <= cla_16:cla_16_1.port4
Sum[29] <= cla_16:cla_16_1.port4
Sum[30] <= cla_16:cla_16_1.port4
Sum[31] <= cla_16:cla_16_1.port4
AND[0] <= cla_16:cla_16_0.port7
AND[1] <= cla_16:cla_16_0.port7
AND[2] <= cla_16:cla_16_0.port7
AND[3] <= cla_16:cla_16_0.port7
AND[4] <= cla_16:cla_16_0.port7
AND[5] <= cla_16:cla_16_0.port7
AND[6] <= cla_16:cla_16_0.port7
AND[7] <= cla_16:cla_16_0.port7
AND[8] <= cla_16:cla_16_0.port7
AND[9] <= cla_16:cla_16_0.port7
AND[10] <= cla_16:cla_16_0.port7
AND[11] <= cla_16:cla_16_0.port7
AND[12] <= cla_16:cla_16_0.port7
AND[13] <= cla_16:cla_16_0.port7
AND[14] <= cla_16:cla_16_0.port7
AND[15] <= cla_16:cla_16_0.port7
AND[16] <= cla_16:cla_16_1.port7
AND[17] <= cla_16:cla_16_1.port7
AND[18] <= cla_16:cla_16_1.port7
AND[19] <= cla_16:cla_16_1.port7
AND[20] <= cla_16:cla_16_1.port7
AND[21] <= cla_16:cla_16_1.port7
AND[22] <= cla_16:cla_16_1.port7
AND[23] <= cla_16:cla_16_1.port7
AND[24] <= cla_16:cla_16_1.port7
AND[25] <= cla_16:cla_16_1.port7
AND[26] <= cla_16:cla_16_1.port7
AND[27] <= cla_16:cla_16_1.port7
AND[28] <= cla_16:cla_16_1.port7
AND[29] <= cla_16:cla_16_1.port7
AND[30] <= cla_16:cla_16_1.port7
AND[31] <= cla_16:cla_16_1.port7
OR[0] <= cla_16:cla_16_0.port8
OR[1] <= cla_16:cla_16_0.port8
OR[2] <= cla_16:cla_16_0.port8
OR[3] <= cla_16:cla_16_0.port8
OR[4] <= cla_16:cla_16_0.port8
OR[5] <= cla_16:cla_16_0.port8
OR[6] <= cla_16:cla_16_0.port8
OR[7] <= cla_16:cla_16_0.port8
OR[8] <= cla_16:cla_16_0.port8
OR[9] <= cla_16:cla_16_0.port8
OR[10] <= cla_16:cla_16_0.port8
OR[11] <= cla_16:cla_16_0.port8
OR[12] <= cla_16:cla_16_0.port8
OR[13] <= cla_16:cla_16_0.port8
OR[14] <= cla_16:cla_16_0.port8
OR[15] <= cla_16:cla_16_0.port8
OR[16] <= cla_16:cla_16_1.port8
OR[17] <= cla_16:cla_16_1.port8
OR[18] <= cla_16:cla_16_1.port8
OR[19] <= cla_16:cla_16_1.port8
OR[20] <= cla_16:cla_16_1.port8
OR[21] <= cla_16:cla_16_1.port8
OR[22] <= cla_16:cla_16_1.port8
OR[23] <= cla_16:cla_16_1.port8
OR[24] <= cla_16:cla_16_1.port8
OR[25] <= cla_16:cla_16_1.port8
OR[26] <= cla_16:cla_16_1.port8
OR[27] <= cla_16:cla_16_1.port8
OR[28] <= cla_16:cla_16_1.port8
OR[29] <= cla_16:cla_16_1.port8
OR[30] <= cla_16:cla_16_1.port8
OR[31] <= cla_16:cla_16_1.port8
XOR[0] <= cla_16:cla_16_0.port9
XOR[1] <= cla_16:cla_16_0.port9
XOR[2] <= cla_16:cla_16_0.port9
XOR[3] <= cla_16:cla_16_0.port9
XOR[4] <= cla_16:cla_16_0.port9
XOR[5] <= cla_16:cla_16_0.port9
XOR[6] <= cla_16:cla_16_0.port9
XOR[7] <= cla_16:cla_16_0.port9
XOR[8] <= cla_16:cla_16_0.port9
XOR[9] <= cla_16:cla_16_0.port9
XOR[10] <= cla_16:cla_16_0.port9
XOR[11] <= cla_16:cla_16_0.port9
XOR[12] <= cla_16:cla_16_0.port9
XOR[13] <= cla_16:cla_16_0.port9
XOR[14] <= cla_16:cla_16_0.port9
XOR[15] <= cla_16:cla_16_0.port9
XOR[16] <= cla_16:cla_16_1.port9
XOR[17] <= cla_16:cla_16_1.port9
XOR[18] <= cla_16:cla_16_1.port9
XOR[19] <= cla_16:cla_16_1.port9
XOR[20] <= cla_16:cla_16_1.port9
XOR[21] <= cla_16:cla_16_1.port9
XOR[22] <= cla_16:cla_16_1.port9
XOR[23] <= cla_16:cla_16_1.port9
XOR[24] <= cla_16:cla_16_1.port9
XOR[25] <= cla_16:cla_16_1.port9
XOR[26] <= cla_16:cla_16_1.port9
XOR[27] <= cla_16:cla_16_1.port9
XOR[28] <= cla_16:cla_16_1.port9
XOR[29] <= cla_16:cla_16_1.port9
XOR[30] <= cla_16:cla_16_1.port9
XOR[31] <= cla_16:cla_16_1.port9
NOR[0] <= cla_16:cla_16_0.port10
NOR[1] <= cla_16:cla_16_0.port10
NOR[2] <= cla_16:cla_16_0.port10
NOR[3] <= cla_16:cla_16_0.port10
NOR[4] <= cla_16:cla_16_0.port10
NOR[5] <= cla_16:cla_16_0.port10
NOR[6] <= cla_16:cla_16_0.port10
NOR[7] <= cla_16:cla_16_0.port10
NOR[8] <= cla_16:cla_16_0.port10
NOR[9] <= cla_16:cla_16_0.port10
NOR[10] <= cla_16:cla_16_0.port10
NOR[11] <= cla_16:cla_16_0.port10
NOR[12] <= cla_16:cla_16_0.port10
NOR[13] <= cla_16:cla_16_0.port10
NOR[14] <= cla_16:cla_16_0.port10
NOR[15] <= cla_16:cla_16_0.port10
NOR[16] <= cla_16:cla_16_1.port10
NOR[17] <= cla_16:cla_16_1.port10
NOR[18] <= cla_16:cla_16_1.port10
NOR[19] <= cla_16:cla_16_1.port10
NOR[20] <= cla_16:cla_16_1.port10
NOR[21] <= cla_16:cla_16_1.port10
NOR[22] <= cla_16:cla_16_1.port10
NOR[23] <= cla_16:cla_16_1.port10
NOR[24] <= cla_16:cla_16_1.port10
NOR[25] <= cla_16:cla_16_1.port10
NOR[26] <= cla_16:cla_16_1.port10
NOR[27] <= cla_16:cla_16_1.port10
NOR[28] <= cla_16:cla_16_1.port10
NOR[29] <= cla_16:cla_16_1.port10
NOR[30] <= cla_16:cla_16_1.port10
NOR[31] <= cla_16:cla_16_1.port10


|alu|cla_32:cla_32_inst|cla_16:cla_16_0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
Cin => Cin.IN1
Cout <= <GND>
Sum[0] <= cla_4:cla_4_0.port3
Sum[1] <= cla_4:cla_4_0.port3
Sum[2] <= cla_4:cla_4_0.port3
Sum[3] <= cla_4:cla_4_0.port3
Sum[4] <= cla_4:cla_4_1.port3
Sum[5] <= cla_4:cla_4_1.port3
Sum[6] <= cla_4:cla_4_1.port3
Sum[7] <= cla_4:cla_4_1.port3
Sum[8] <= cla_4:cla_4_2.port3
Sum[9] <= cla_4:cla_4_2.port3
Sum[10] <= cla_4:cla_4_2.port3
Sum[11] <= cla_4:cla_4_2.port3
Sum[12] <= cla_4:cla_4_3.port3
Sum[13] <= cla_4:cla_4_3.port3
Sum[14] <= cla_4:cla_4_3.port3
Sum[15] <= cla_4:cla_4_3.port3
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= cla_4:cla_4_0.port6
AND[1] <= cla_4:cla_4_0.port6
AND[2] <= cla_4:cla_4_0.port6
AND[3] <= cla_4:cla_4_0.port6
AND[4] <= cla_4:cla_4_1.port6
AND[5] <= cla_4:cla_4_1.port6
AND[6] <= cla_4:cla_4_1.port6
AND[7] <= cla_4:cla_4_1.port6
AND[8] <= cla_4:cla_4_2.port6
AND[9] <= cla_4:cla_4_2.port6
AND[10] <= cla_4:cla_4_2.port6
AND[11] <= cla_4:cla_4_2.port6
AND[12] <= cla_4:cla_4_3.port6
AND[13] <= cla_4:cla_4_3.port6
AND[14] <= cla_4:cla_4_3.port6
AND[15] <= cla_4:cla_4_3.port6
OR[0] <= cla_4:cla_4_0.port7
OR[1] <= cla_4:cla_4_0.port7
OR[2] <= cla_4:cla_4_0.port7
OR[3] <= cla_4:cla_4_0.port7
OR[4] <= cla_4:cla_4_1.port7
OR[5] <= cla_4:cla_4_1.port7
OR[6] <= cla_4:cla_4_1.port7
OR[7] <= cla_4:cla_4_1.port7
OR[8] <= cla_4:cla_4_2.port7
OR[9] <= cla_4:cla_4_2.port7
OR[10] <= cla_4:cla_4_2.port7
OR[11] <= cla_4:cla_4_2.port7
OR[12] <= cla_4:cla_4_3.port7
OR[13] <= cla_4:cla_4_3.port7
OR[14] <= cla_4:cla_4_3.port7
OR[15] <= cla_4:cla_4_3.port7
XOR[0] <= cla_4:cla_4_0.port8
XOR[1] <= cla_4:cla_4_0.port8
XOR[2] <= cla_4:cla_4_0.port8
XOR[3] <= cla_4:cla_4_0.port8
XOR[4] <= cla_4:cla_4_1.port8
XOR[5] <= cla_4:cla_4_1.port8
XOR[6] <= cla_4:cla_4_1.port8
XOR[7] <= cla_4:cla_4_1.port8
XOR[8] <= cla_4:cla_4_2.port8
XOR[9] <= cla_4:cla_4_2.port8
XOR[10] <= cla_4:cla_4_2.port8
XOR[11] <= cla_4:cla_4_2.port8
XOR[12] <= cla_4:cla_4_3.port8
XOR[13] <= cla_4:cla_4_3.port8
XOR[14] <= cla_4:cla_4_3.port8
XOR[15] <= cla_4:cla_4_3.port8
NOR[0] <= cla_4:cla_4_0.port9
NOR[1] <= cla_4:cla_4_0.port9
NOR[2] <= cla_4:cla_4_0.port9
NOR[3] <= cla_4:cla_4_0.port9
NOR[4] <= cla_4:cla_4_1.port9
NOR[5] <= cla_4:cla_4_1.port9
NOR[6] <= cla_4:cla_4_1.port9
NOR[7] <= cla_4:cla_4_1.port9
NOR[8] <= cla_4:cla_4_2.port9
NOR[9] <= cla_4:cla_4_2.port9
NOR[10] <= cla_4:cla_4_2.port9
NOR[11] <= cla_4:cla_4_2.port9
NOR[12] <= cla_4:cla_4_3.port9
NOR[13] <= cla_4:cla_4_3.port9
NOR[14] <= cla_4:cla_4_3.port9
NOR[15] <= cla_4:cla_4_3.port9


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
Sum[0] <= alu_1:alu_1_0.port4
Sum[1] <= alu_1:alu_1_1.port4
Sum[2] <= alu_1:alu_1_2.port4
Sum[3] <= alu_1:alu_1_3.port4
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= alu_1:alu_1_0.port7
AND[1] <= alu_1:alu_1_1.port7
AND[2] <= alu_1:alu_1_2.port7
AND[3] <= alu_1:alu_1_3.port7
OR[0] <= alu_1:alu_1_0.port8
OR[1] <= alu_1:alu_1_1.port8
OR[2] <= alu_1:alu_1_2.port8
OR[3] <= alu_1:alu_1_3.port8
XOR[0] <= alu_1:alu_1_0.port9
XOR[1] <= alu_1:alu_1_1.port9
XOR[2] <= alu_1:alu_1_2.port9
XOR[3] <= alu_1:alu_1_3.port9
NOR[0] <= alu_1:alu_1_0.port10
NOR[1] <= alu_1:alu_1_1.port10
NOR[2] <= alu_1:alu_1_2.port10
NOR[3] <= alu_1:alu_1_3.port10


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_0|alu_1:alu_1_0
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_0|alu_1:alu_1_1
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_0|alu_1:alu_1_2
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_0|alu_1:alu_1_3
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
Sum[0] <= alu_1:alu_1_0.port4
Sum[1] <= alu_1:alu_1_1.port4
Sum[2] <= alu_1:alu_1_2.port4
Sum[3] <= alu_1:alu_1_3.port4
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= alu_1:alu_1_0.port7
AND[1] <= alu_1:alu_1_1.port7
AND[2] <= alu_1:alu_1_2.port7
AND[3] <= alu_1:alu_1_3.port7
OR[0] <= alu_1:alu_1_0.port8
OR[1] <= alu_1:alu_1_1.port8
OR[2] <= alu_1:alu_1_2.port8
OR[3] <= alu_1:alu_1_3.port8
XOR[0] <= alu_1:alu_1_0.port9
XOR[1] <= alu_1:alu_1_1.port9
XOR[2] <= alu_1:alu_1_2.port9
XOR[3] <= alu_1:alu_1_3.port9
NOR[0] <= alu_1:alu_1_0.port10
NOR[1] <= alu_1:alu_1_1.port10
NOR[2] <= alu_1:alu_1_2.port10
NOR[3] <= alu_1:alu_1_3.port10


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_1|alu_1:alu_1_0
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_1|alu_1:alu_1_1
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_1|alu_1:alu_1_2
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_1|alu_1:alu_1_3
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
Sum[0] <= alu_1:alu_1_0.port4
Sum[1] <= alu_1:alu_1_1.port4
Sum[2] <= alu_1:alu_1_2.port4
Sum[3] <= alu_1:alu_1_3.port4
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= alu_1:alu_1_0.port7
AND[1] <= alu_1:alu_1_1.port7
AND[2] <= alu_1:alu_1_2.port7
AND[3] <= alu_1:alu_1_3.port7
OR[0] <= alu_1:alu_1_0.port8
OR[1] <= alu_1:alu_1_1.port8
OR[2] <= alu_1:alu_1_2.port8
OR[3] <= alu_1:alu_1_3.port8
XOR[0] <= alu_1:alu_1_0.port9
XOR[1] <= alu_1:alu_1_1.port9
XOR[2] <= alu_1:alu_1_2.port9
XOR[3] <= alu_1:alu_1_3.port9
NOR[0] <= alu_1:alu_1_0.port10
NOR[1] <= alu_1:alu_1_1.port10
NOR[2] <= alu_1:alu_1_2.port10
NOR[3] <= alu_1:alu_1_3.port10


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_2|alu_1:alu_1_0
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_2|alu_1:alu_1_1
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_2|alu_1:alu_1_2
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_2|alu_1:alu_1_3
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
Sum[0] <= alu_1:alu_1_0.port4
Sum[1] <= alu_1:alu_1_1.port4
Sum[2] <= alu_1:alu_1_2.port4
Sum[3] <= alu_1:alu_1_3.port4
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= alu_1:alu_1_0.port7
AND[1] <= alu_1:alu_1_1.port7
AND[2] <= alu_1:alu_1_2.port7
AND[3] <= alu_1:alu_1_3.port7
OR[0] <= alu_1:alu_1_0.port8
OR[1] <= alu_1:alu_1_1.port8
OR[2] <= alu_1:alu_1_2.port8
OR[3] <= alu_1:alu_1_3.port8
XOR[0] <= alu_1:alu_1_0.port9
XOR[1] <= alu_1:alu_1_1.port9
XOR[2] <= alu_1:alu_1_2.port9
XOR[3] <= alu_1:alu_1_3.port9
NOR[0] <= alu_1:alu_1_0.port10
NOR[1] <= alu_1:alu_1_1.port10
NOR[2] <= alu_1:alu_1_2.port10
NOR[3] <= alu_1:alu_1_3.port10


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_3|alu_1:alu_1_0
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_3|alu_1:alu_1_1
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_3|alu_1:alu_1_2
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_0|cla_4:cla_4_3|alu_1:alu_1_3
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
Cin => Cin.IN1
Cout <= <GND>
Sum[0] <= cla_4:cla_4_0.port3
Sum[1] <= cla_4:cla_4_0.port3
Sum[2] <= cla_4:cla_4_0.port3
Sum[3] <= cla_4:cla_4_0.port3
Sum[4] <= cla_4:cla_4_1.port3
Sum[5] <= cla_4:cla_4_1.port3
Sum[6] <= cla_4:cla_4_1.port3
Sum[7] <= cla_4:cla_4_1.port3
Sum[8] <= cla_4:cla_4_2.port3
Sum[9] <= cla_4:cla_4_2.port3
Sum[10] <= cla_4:cla_4_2.port3
Sum[11] <= cla_4:cla_4_2.port3
Sum[12] <= cla_4:cla_4_3.port3
Sum[13] <= cla_4:cla_4_3.port3
Sum[14] <= cla_4:cla_4_3.port3
Sum[15] <= cla_4:cla_4_3.port3
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= cla_4:cla_4_0.port6
AND[1] <= cla_4:cla_4_0.port6
AND[2] <= cla_4:cla_4_0.port6
AND[3] <= cla_4:cla_4_0.port6
AND[4] <= cla_4:cla_4_1.port6
AND[5] <= cla_4:cla_4_1.port6
AND[6] <= cla_4:cla_4_1.port6
AND[7] <= cla_4:cla_4_1.port6
AND[8] <= cla_4:cla_4_2.port6
AND[9] <= cla_4:cla_4_2.port6
AND[10] <= cla_4:cla_4_2.port6
AND[11] <= cla_4:cla_4_2.port6
AND[12] <= cla_4:cla_4_3.port6
AND[13] <= cla_4:cla_4_3.port6
AND[14] <= cla_4:cla_4_3.port6
AND[15] <= cla_4:cla_4_3.port6
OR[0] <= cla_4:cla_4_0.port7
OR[1] <= cla_4:cla_4_0.port7
OR[2] <= cla_4:cla_4_0.port7
OR[3] <= cla_4:cla_4_0.port7
OR[4] <= cla_4:cla_4_1.port7
OR[5] <= cla_4:cla_4_1.port7
OR[6] <= cla_4:cla_4_1.port7
OR[7] <= cla_4:cla_4_1.port7
OR[8] <= cla_4:cla_4_2.port7
OR[9] <= cla_4:cla_4_2.port7
OR[10] <= cla_4:cla_4_2.port7
OR[11] <= cla_4:cla_4_2.port7
OR[12] <= cla_4:cla_4_3.port7
OR[13] <= cla_4:cla_4_3.port7
OR[14] <= cla_4:cla_4_3.port7
OR[15] <= cla_4:cla_4_3.port7
XOR[0] <= cla_4:cla_4_0.port8
XOR[1] <= cla_4:cla_4_0.port8
XOR[2] <= cla_4:cla_4_0.port8
XOR[3] <= cla_4:cla_4_0.port8
XOR[4] <= cla_4:cla_4_1.port8
XOR[5] <= cla_4:cla_4_1.port8
XOR[6] <= cla_4:cla_4_1.port8
XOR[7] <= cla_4:cla_4_1.port8
XOR[8] <= cla_4:cla_4_2.port8
XOR[9] <= cla_4:cla_4_2.port8
XOR[10] <= cla_4:cla_4_2.port8
XOR[11] <= cla_4:cla_4_2.port8
XOR[12] <= cla_4:cla_4_3.port8
XOR[13] <= cla_4:cla_4_3.port8
XOR[14] <= cla_4:cla_4_3.port8
XOR[15] <= cla_4:cla_4_3.port8
NOR[0] <= cla_4:cla_4_0.port9
NOR[1] <= cla_4:cla_4_0.port9
NOR[2] <= cla_4:cla_4_0.port9
NOR[3] <= cla_4:cla_4_0.port9
NOR[4] <= cla_4:cla_4_1.port9
NOR[5] <= cla_4:cla_4_1.port9
NOR[6] <= cla_4:cla_4_1.port9
NOR[7] <= cla_4:cla_4_1.port9
NOR[8] <= cla_4:cla_4_2.port9
NOR[9] <= cla_4:cla_4_2.port9
NOR[10] <= cla_4:cla_4_2.port9
NOR[11] <= cla_4:cla_4_2.port9
NOR[12] <= cla_4:cla_4_3.port9
NOR[13] <= cla_4:cla_4_3.port9
NOR[14] <= cla_4:cla_4_3.port9
NOR[15] <= cla_4:cla_4_3.port9


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
Sum[0] <= alu_1:alu_1_0.port4
Sum[1] <= alu_1:alu_1_1.port4
Sum[2] <= alu_1:alu_1_2.port4
Sum[3] <= alu_1:alu_1_3.port4
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= alu_1:alu_1_0.port7
AND[1] <= alu_1:alu_1_1.port7
AND[2] <= alu_1:alu_1_2.port7
AND[3] <= alu_1:alu_1_3.port7
OR[0] <= alu_1:alu_1_0.port8
OR[1] <= alu_1:alu_1_1.port8
OR[2] <= alu_1:alu_1_2.port8
OR[3] <= alu_1:alu_1_3.port8
XOR[0] <= alu_1:alu_1_0.port9
XOR[1] <= alu_1:alu_1_1.port9
XOR[2] <= alu_1:alu_1_2.port9
XOR[3] <= alu_1:alu_1_3.port9
NOR[0] <= alu_1:alu_1_0.port10
NOR[1] <= alu_1:alu_1_1.port10
NOR[2] <= alu_1:alu_1_2.port10
NOR[3] <= alu_1:alu_1_3.port10


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_0|alu_1:alu_1_0
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_0|alu_1:alu_1_1
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_0|alu_1:alu_1_2
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_0|alu_1:alu_1_3
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
Sum[0] <= alu_1:alu_1_0.port4
Sum[1] <= alu_1:alu_1_1.port4
Sum[2] <= alu_1:alu_1_2.port4
Sum[3] <= alu_1:alu_1_3.port4
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= alu_1:alu_1_0.port7
AND[1] <= alu_1:alu_1_1.port7
AND[2] <= alu_1:alu_1_2.port7
AND[3] <= alu_1:alu_1_3.port7
OR[0] <= alu_1:alu_1_0.port8
OR[1] <= alu_1:alu_1_1.port8
OR[2] <= alu_1:alu_1_2.port8
OR[3] <= alu_1:alu_1_3.port8
XOR[0] <= alu_1:alu_1_0.port9
XOR[1] <= alu_1:alu_1_1.port9
XOR[2] <= alu_1:alu_1_2.port9
XOR[3] <= alu_1:alu_1_3.port9
NOR[0] <= alu_1:alu_1_0.port10
NOR[1] <= alu_1:alu_1_1.port10
NOR[2] <= alu_1:alu_1_2.port10
NOR[3] <= alu_1:alu_1_3.port10


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_1|alu_1:alu_1_0
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_1|alu_1:alu_1_1
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_1|alu_1:alu_1_2
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_1|alu_1:alu_1_3
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
Sum[0] <= alu_1:alu_1_0.port4
Sum[1] <= alu_1:alu_1_1.port4
Sum[2] <= alu_1:alu_1_2.port4
Sum[3] <= alu_1:alu_1_3.port4
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= alu_1:alu_1_0.port7
AND[1] <= alu_1:alu_1_1.port7
AND[2] <= alu_1:alu_1_2.port7
AND[3] <= alu_1:alu_1_3.port7
OR[0] <= alu_1:alu_1_0.port8
OR[1] <= alu_1:alu_1_1.port8
OR[2] <= alu_1:alu_1_2.port8
OR[3] <= alu_1:alu_1_3.port8
XOR[0] <= alu_1:alu_1_0.port9
XOR[1] <= alu_1:alu_1_1.port9
XOR[2] <= alu_1:alu_1_2.port9
XOR[3] <= alu_1:alu_1_3.port9
NOR[0] <= alu_1:alu_1_0.port10
NOR[1] <= alu_1:alu_1_1.port10
NOR[2] <= alu_1:alu_1_2.port10
NOR[3] <= alu_1:alu_1_3.port10


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_2|alu_1:alu_1_0
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_2|alu_1:alu_1_1
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_2|alu_1:alu_1_2
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_2|alu_1:alu_1_3
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
Sum[0] <= alu_1:alu_1_0.port4
Sum[1] <= alu_1:alu_1_1.port4
Sum[2] <= alu_1:alu_1_2.port4
Sum[3] <= alu_1:alu_1_3.port4
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= alu_1:alu_1_0.port7
AND[1] <= alu_1:alu_1_1.port7
AND[2] <= alu_1:alu_1_2.port7
AND[3] <= alu_1:alu_1_3.port7
OR[0] <= alu_1:alu_1_0.port8
OR[1] <= alu_1:alu_1_1.port8
OR[2] <= alu_1:alu_1_2.port8
OR[3] <= alu_1:alu_1_3.port8
XOR[0] <= alu_1:alu_1_0.port9
XOR[1] <= alu_1:alu_1_1.port9
XOR[2] <= alu_1:alu_1_2.port9
XOR[3] <= alu_1:alu_1_3.port9
NOR[0] <= alu_1:alu_1_0.port10
NOR[1] <= alu_1:alu_1_1.port10
NOR[2] <= alu_1:alu_1_2.port10
NOR[3] <= alu_1:alu_1_3.port10


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_3|alu_1:alu_1_0
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_3|alu_1:alu_1_1
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_3|alu_1:alu_1_2
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|cla_32:cla_32_inst|cla_16:cla_16_1|cla_4:cla_4_3|alu_1:alu_1_3
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst
Clk => Clk.IN1
Reset => Reset.IN1
En => En.IN1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN2
B[1] => B[1].IN2
B[2] => B[2].IN2
B[3] => B[3].IN2
B[4] => B[4].IN2
B[5] => B[5].IN2
B[6] => B[6].IN2
B[7] => B[7].IN2
B[8] => B[8].IN2
B[9] => B[9].IN2
B[10] => B[10].IN2
B[11] => B[11].IN2
B[12] => B[12].IN2
B[13] => B[13].IN2
B[14] => B[14].IN2
B[15] => B[15].IN2
B[16] => B[16].IN2
B[17] => B[17].IN2
B[18] => B[18].IN2
B[19] => B[19].IN2
B[20] => B[20].IN2
B[21] => B[21].IN2
B[22] => B[22].IN2
B[23] => B[23].IN2
B[24] => B[24].IN2
B[25] => B[25].IN2
B[26] => B[26].IN2
B[27] => B[27].IN2
B[28] => B[28].IN2
B[29] => B[29].IN2
B[30] => B[30].IN2
B[31] => B[31].IN2
Mod_Result[0] <= mod_cu:cu_inst.port8
Mod_Result[1] <= mod_cu:cu_inst.port8
Mod_Result[2] <= mod_cu:cu_inst.port8
Mod_Result[3] <= mod_cu:cu_inst.port8
Mod_Result[4] <= mod_cu:cu_inst.port8
Mod_Result[5] <= mod_cu:cu_inst.port8
Mod_Result[6] <= mod_cu:cu_inst.port8
Mod_Result[7] <= mod_cu:cu_inst.port8
Mod_Result[8] <= mod_cu:cu_inst.port8
Mod_Result[9] <= mod_cu:cu_inst.port8
Mod_Result[10] <= mod_cu:cu_inst.port8
Mod_Result[11] <= mod_cu:cu_inst.port8
Mod_Result[12] <= mod_cu:cu_inst.port8
Mod_Result[13] <= mod_cu:cu_inst.port8
Mod_Result[14] <= mod_cu:cu_inst.port8
Mod_Result[15] <= mod_cu:cu_inst.port8
Mod_Result[16] <= mod_cu:cu_inst.port8
Mod_Result[17] <= mod_cu:cu_inst.port8
Mod_Result[18] <= mod_cu:cu_inst.port8
Mod_Result[19] <= mod_cu:cu_inst.port8
Mod_Result[20] <= mod_cu:cu_inst.port8
Mod_Result[21] <= mod_cu:cu_inst.port8
Mod_Result[22] <= mod_cu:cu_inst.port8
Mod_Result[23] <= mod_cu:cu_inst.port8
Mod_Result[24] <= mod_cu:cu_inst.port8
Mod_Result[25] <= mod_cu:cu_inst.port8
Mod_Result[26] <= mod_cu:cu_inst.port8
Mod_Result[27] <= mod_cu:cu_inst.port8
Mod_Result[28] <= mod_cu:cu_inst.port8
Mod_Result[29] <= mod_cu:cu_inst.port8
Mod_Result[30] <= mod_cu:cu_inst.port8
Mod_Result[31] <= mod_cu:cu_inst.port8
We <= mod_cu:cu_inst.port9


|alu|mod:mod_inst|mod_cu:cu_inst
Clk => We~reg0.CLK
Clk => dp_result_reg[0].CLK
Clk => dp_result_reg[1].CLK
Clk => dp_result_reg[2].CLK
Clk => dp_result_reg[3].CLK
Clk => dp_result_reg[4].CLK
Clk => dp_result_reg[5].CLK
Clk => dp_result_reg[6].CLK
Clk => dp_result_reg[7].CLK
Clk => dp_result_reg[8].CLK
Clk => dp_result_reg[9].CLK
Clk => dp_result_reg[10].CLK
Clk => dp_result_reg[11].CLK
Clk => dp_result_reg[12].CLK
Clk => dp_result_reg[13].CLK
Clk => dp_result_reg[14].CLK
Clk => dp_result_reg[15].CLK
Clk => dp_result_reg[16].CLK
Clk => dp_result_reg[17].CLK
Clk => dp_result_reg[18].CLK
Clk => dp_result_reg[19].CLK
Clk => dp_result_reg[20].CLK
Clk => dp_result_reg[21].CLK
Clk => dp_result_reg[22].CLK
Clk => dp_result_reg[23].CLK
Clk => dp_result_reg[24].CLK
Clk => dp_result_reg[25].CLK
Clk => dp_result_reg[26].CLK
Clk => dp_result_reg[27].CLK
Clk => dp_result_reg[28].CLK
Clk => dp_result_reg[29].CLK
Clk => dp_result_reg[30].CLK
Clk => dp_result_reg[31].CLK
Clk => state~1.DATAIN
Reset => state.OUTPUTSELECT
Reset => state.OUTPUTSELECT
Reset => state.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => dp_result_reg.OUTPUTSELECT
Reset => We.OUTPUTSELECT
Reset => next_state.WaitEn.OUTPUTSELECT
Reset => next_state.WaitDone.OUTPUTSELECT
Reset => next_state.RegisterOutput.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
Reset => Mod_Result.OUTPUTSELECT
En => next_state.OUTPUTSELECT
En => next_state.OUTPUTSELECT
En => next_state.OUTPUTSELECT
A[0] => Dp_Result_reg.DATAB
A[1] => Dp_Result_reg.DATAB
A[2] => Dp_Result_reg.DATAB
A[3] => Dp_Result_reg.DATAB
A[4] => Dp_Result_reg.DATAB
A[5] => Dp_Result_reg.DATAB
A[6] => Dp_Result_reg.DATAB
A[7] => Dp_Result_reg.DATAB
A[8] => Dp_Result_reg.DATAB
A[9] => Dp_Result_reg.DATAB
A[10] => Dp_Result_reg.DATAB
A[11] => Dp_Result_reg.DATAB
A[12] => Dp_Result_reg.DATAB
A[13] => Dp_Result_reg.DATAB
A[14] => Dp_Result_reg.DATAB
A[15] => Dp_Result_reg.DATAB
A[16] => Dp_Result_reg.DATAB
A[17] => Dp_Result_reg.DATAB
A[18] => Dp_Result_reg.DATAB
A[19] => Dp_Result_reg.DATAB
A[20] => Dp_Result_reg.DATAB
A[21] => Dp_Result_reg.DATAB
A[22] => Dp_Result_reg.DATAB
A[23] => Dp_Result_reg.DATAB
A[24] => Dp_Result_reg.DATAB
A[25] => Dp_Result_reg.DATAB
A[26] => Dp_Result_reg.DATAB
A[27] => Dp_Result_reg.DATAB
A[28] => Dp_Result_reg.DATAB
A[29] => Dp_Result_reg.DATAB
A[30] => Dp_Result_reg.DATAB
A[31] => Dp_Result_reg.DATAB
B[0] => ~NO_FANOUT~
B[1] => ~NO_FANOUT~
B[2] => ~NO_FANOUT~
B[3] => ~NO_FANOUT~
B[4] => ~NO_FANOUT~
B[5] => ~NO_FANOUT~
B[6] => ~NO_FANOUT~
B[7] => ~NO_FANOUT~
B[8] => ~NO_FANOUT~
B[9] => ~NO_FANOUT~
B[10] => ~NO_FANOUT~
B[11] => ~NO_FANOUT~
B[12] => ~NO_FANOUT~
B[13] => ~NO_FANOUT~
B[14] => ~NO_FANOUT~
B[15] => ~NO_FANOUT~
B[16] => ~NO_FANOUT~
B[17] => ~NO_FANOUT~
B[18] => ~NO_FANOUT~
B[19] => ~NO_FANOUT~
B[20] => ~NO_FANOUT~
B[21] => ~NO_FANOUT~
B[22] => ~NO_FANOUT~
B[23] => ~NO_FANOUT~
B[24] => ~NO_FANOUT~
B[25] => ~NO_FANOUT~
B[26] => ~NO_FANOUT~
B[27] => ~NO_FANOUT~
B[28] => ~NO_FANOUT~
B[29] => ~NO_FANOUT~
B[30] => ~NO_FANOUT~
B[31] => ~NO_FANOUT~
Sub_Result[0] => dp_result_reg.DATAA
Sub_Result[1] => dp_result_reg.DATAA
Sub_Result[2] => dp_result_reg.DATAA
Sub_Result[3] => dp_result_reg.DATAA
Sub_Result[4] => dp_result_reg.DATAA
Sub_Result[5] => dp_result_reg.DATAA
Sub_Result[6] => dp_result_reg.DATAA
Sub_Result[7] => dp_result_reg.DATAA
Sub_Result[8] => dp_result_reg.DATAA
Sub_Result[9] => dp_result_reg.DATAA
Sub_Result[10] => dp_result_reg.DATAA
Sub_Result[11] => dp_result_reg.DATAA
Sub_Result[12] => dp_result_reg.DATAA
Sub_Result[13] => dp_result_reg.DATAA
Sub_Result[14] => dp_result_reg.DATAA
Sub_Result[15] => dp_result_reg.DATAA
Sub_Result[16] => dp_result_reg.DATAA
Sub_Result[17] => dp_result_reg.DATAA
Sub_Result[18] => dp_result_reg.DATAA
Sub_Result[19] => dp_result_reg.DATAA
Sub_Result[20] => dp_result_reg.DATAA
Sub_Result[21] => dp_result_reg.DATAA
Sub_Result[22] => dp_result_reg.DATAA
Sub_Result[23] => dp_result_reg.DATAA
Sub_Result[24] => dp_result_reg.DATAA
Sub_Result[25] => dp_result_reg.DATAA
Sub_Result[26] => dp_result_reg.DATAA
Sub_Result[27] => dp_result_reg.DATAA
Sub_Result[28] => dp_result_reg.DATAA
Sub_Result[29] => dp_result_reg.DATAA
Sub_Result[30] => dp_result_reg.DATAA
Sub_Result[31] => dp_result_reg.DATAA
Done[0] => We.DATAA
Done[0] => next_state.OUTPUTSELECT
Done[0] => next_state.OUTPUTSELECT
Done[0] => next_state.OUTPUTSELECT
Dp_Result_reg[0] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[1] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[2] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[3] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[4] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[5] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[6] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[7] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[8] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[9] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[10] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[11] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[12] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[13] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[14] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[15] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[16] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[17] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[18] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[19] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[20] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[21] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[22] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[23] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[24] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[25] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[26] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[27] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[28] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[29] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[30] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Dp_Result_reg[31] <= Dp_Result_reg.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[0] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[1] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[2] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[3] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[4] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[5] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[6] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[7] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[8] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[9] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[10] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[11] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[12] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[13] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[14] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[15] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[16] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[17] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[18] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[19] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[20] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[21] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[22] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[23] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[24] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[25] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[26] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[27] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[28] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[29] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[30] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
Mod_Result[31] <= Mod_Result.DB_MAX_OUTPUT_PORT_TYPE
We <= We~reg0.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => LessThan0.IN32
B[0] => _.IN1
B[1] => LessThan0.IN31
B[1] => _.IN1
B[2] => LessThan0.IN30
B[2] => _.IN1
B[3] => LessThan0.IN29
B[3] => _.IN1
B[4] => LessThan0.IN28
B[4] => _.IN1
B[5] => LessThan0.IN27
B[5] => _.IN1
B[6] => LessThan0.IN26
B[6] => _.IN1
B[7] => LessThan0.IN25
B[7] => _.IN1
B[8] => LessThan0.IN24
B[8] => _.IN1
B[9] => LessThan0.IN23
B[9] => _.IN1
B[10] => LessThan0.IN22
B[10] => _.IN1
B[11] => LessThan0.IN21
B[11] => _.IN1
B[12] => LessThan0.IN20
B[12] => _.IN1
B[13] => LessThan0.IN19
B[13] => _.IN1
B[14] => LessThan0.IN18
B[14] => _.IN1
B[15] => LessThan0.IN17
B[15] => _.IN1
B[16] => LessThan0.IN16
B[16] => _.IN1
B[17] => LessThan0.IN15
B[17] => _.IN1
B[18] => LessThan0.IN14
B[18] => _.IN1
B[19] => LessThan0.IN13
B[19] => _.IN1
B[20] => LessThan0.IN12
B[20] => _.IN1
B[21] => LessThan0.IN11
B[21] => _.IN1
B[22] => LessThan0.IN10
B[22] => _.IN1
B[23] => LessThan0.IN9
B[23] => _.IN1
B[24] => LessThan0.IN8
B[24] => _.IN1
B[25] => LessThan0.IN7
B[25] => _.IN1
B[26] => LessThan0.IN6
B[26] => _.IN1
B[27] => LessThan0.IN5
B[27] => _.IN1
B[28] => LessThan0.IN4
B[28] => _.IN1
B[29] => LessThan0.IN3
B[29] => _.IN1
B[30] => LessThan0.IN2
B[30] => _.IN1
B[31] => LessThan0.IN1
B[31] => _.IN1
SubResult[0] <= cla_32:subtractor.port4
SubResult[1] <= cla_32:subtractor.port4
SubResult[2] <= cla_32:subtractor.port4
SubResult[3] <= cla_32:subtractor.port4
SubResult[4] <= cla_32:subtractor.port4
SubResult[5] <= cla_32:subtractor.port4
SubResult[6] <= cla_32:subtractor.port4
SubResult[7] <= cla_32:subtractor.port4
SubResult[8] <= cla_32:subtractor.port4
SubResult[9] <= cla_32:subtractor.port4
SubResult[10] <= cla_32:subtractor.port4
SubResult[11] <= cla_32:subtractor.port4
SubResult[12] <= cla_32:subtractor.port4
SubResult[13] <= cla_32:subtractor.port4
SubResult[14] <= cla_32:subtractor.port4
SubResult[15] <= cla_32:subtractor.port4
SubResult[16] <= cla_32:subtractor.port4
SubResult[17] <= cla_32:subtractor.port4
SubResult[18] <= cla_32:subtractor.port4
SubResult[19] <= cla_32:subtractor.port4
SubResult[20] <= cla_32:subtractor.port4
SubResult[21] <= cla_32:subtractor.port4
SubResult[22] <= cla_32:subtractor.port4
SubResult[23] <= cla_32:subtractor.port4
SubResult[24] <= cla_32:subtractor.port4
SubResult[25] <= cla_32:subtractor.port4
SubResult[26] <= cla_32:subtractor.port4
SubResult[27] <= cla_32:subtractor.port4
SubResult[28] <= cla_32:subtractor.port4
SubResult[29] <= cla_32:subtractor.port4
SubResult[30] <= cla_32:subtractor.port4
SubResult[31] <= cla_32:subtractor.port4
Done <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
Cin => Cin.IN1
Cout <= Cout_1.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= cla_16:cla_16_0.port4
Sum[1] <= cla_16:cla_16_0.port4
Sum[2] <= cla_16:cla_16_0.port4
Sum[3] <= cla_16:cla_16_0.port4
Sum[4] <= cla_16:cla_16_0.port4
Sum[5] <= cla_16:cla_16_0.port4
Sum[6] <= cla_16:cla_16_0.port4
Sum[7] <= cla_16:cla_16_0.port4
Sum[8] <= cla_16:cla_16_0.port4
Sum[9] <= cla_16:cla_16_0.port4
Sum[10] <= cla_16:cla_16_0.port4
Sum[11] <= cla_16:cla_16_0.port4
Sum[12] <= cla_16:cla_16_0.port4
Sum[13] <= cla_16:cla_16_0.port4
Sum[14] <= cla_16:cla_16_0.port4
Sum[15] <= cla_16:cla_16_0.port4
Sum[16] <= cla_16:cla_16_1.port4
Sum[17] <= cla_16:cla_16_1.port4
Sum[18] <= cla_16:cla_16_1.port4
Sum[19] <= cla_16:cla_16_1.port4
Sum[20] <= cla_16:cla_16_1.port4
Sum[21] <= cla_16:cla_16_1.port4
Sum[22] <= cla_16:cla_16_1.port4
Sum[23] <= cla_16:cla_16_1.port4
Sum[24] <= cla_16:cla_16_1.port4
Sum[25] <= cla_16:cla_16_1.port4
Sum[26] <= cla_16:cla_16_1.port4
Sum[27] <= cla_16:cla_16_1.port4
Sum[28] <= cla_16:cla_16_1.port4
Sum[29] <= cla_16:cla_16_1.port4
Sum[30] <= cla_16:cla_16_1.port4
Sum[31] <= cla_16:cla_16_1.port4
AND[0] <= cla_16:cla_16_0.port7
AND[1] <= cla_16:cla_16_0.port7
AND[2] <= cla_16:cla_16_0.port7
AND[3] <= cla_16:cla_16_0.port7
AND[4] <= cla_16:cla_16_0.port7
AND[5] <= cla_16:cla_16_0.port7
AND[6] <= cla_16:cla_16_0.port7
AND[7] <= cla_16:cla_16_0.port7
AND[8] <= cla_16:cla_16_0.port7
AND[9] <= cla_16:cla_16_0.port7
AND[10] <= cla_16:cla_16_0.port7
AND[11] <= cla_16:cla_16_0.port7
AND[12] <= cla_16:cla_16_0.port7
AND[13] <= cla_16:cla_16_0.port7
AND[14] <= cla_16:cla_16_0.port7
AND[15] <= cla_16:cla_16_0.port7
AND[16] <= cla_16:cla_16_1.port7
AND[17] <= cla_16:cla_16_1.port7
AND[18] <= cla_16:cla_16_1.port7
AND[19] <= cla_16:cla_16_1.port7
AND[20] <= cla_16:cla_16_1.port7
AND[21] <= cla_16:cla_16_1.port7
AND[22] <= cla_16:cla_16_1.port7
AND[23] <= cla_16:cla_16_1.port7
AND[24] <= cla_16:cla_16_1.port7
AND[25] <= cla_16:cla_16_1.port7
AND[26] <= cla_16:cla_16_1.port7
AND[27] <= cla_16:cla_16_1.port7
AND[28] <= cla_16:cla_16_1.port7
AND[29] <= cla_16:cla_16_1.port7
AND[30] <= cla_16:cla_16_1.port7
AND[31] <= cla_16:cla_16_1.port7
OR[0] <= cla_16:cla_16_0.port8
OR[1] <= cla_16:cla_16_0.port8
OR[2] <= cla_16:cla_16_0.port8
OR[3] <= cla_16:cla_16_0.port8
OR[4] <= cla_16:cla_16_0.port8
OR[5] <= cla_16:cla_16_0.port8
OR[6] <= cla_16:cla_16_0.port8
OR[7] <= cla_16:cla_16_0.port8
OR[8] <= cla_16:cla_16_0.port8
OR[9] <= cla_16:cla_16_0.port8
OR[10] <= cla_16:cla_16_0.port8
OR[11] <= cla_16:cla_16_0.port8
OR[12] <= cla_16:cla_16_0.port8
OR[13] <= cla_16:cla_16_0.port8
OR[14] <= cla_16:cla_16_0.port8
OR[15] <= cla_16:cla_16_0.port8
OR[16] <= cla_16:cla_16_1.port8
OR[17] <= cla_16:cla_16_1.port8
OR[18] <= cla_16:cla_16_1.port8
OR[19] <= cla_16:cla_16_1.port8
OR[20] <= cla_16:cla_16_1.port8
OR[21] <= cla_16:cla_16_1.port8
OR[22] <= cla_16:cla_16_1.port8
OR[23] <= cla_16:cla_16_1.port8
OR[24] <= cla_16:cla_16_1.port8
OR[25] <= cla_16:cla_16_1.port8
OR[26] <= cla_16:cla_16_1.port8
OR[27] <= cla_16:cla_16_1.port8
OR[28] <= cla_16:cla_16_1.port8
OR[29] <= cla_16:cla_16_1.port8
OR[30] <= cla_16:cla_16_1.port8
OR[31] <= cla_16:cla_16_1.port8
XOR[0] <= cla_16:cla_16_0.port9
XOR[1] <= cla_16:cla_16_0.port9
XOR[2] <= cla_16:cla_16_0.port9
XOR[3] <= cla_16:cla_16_0.port9
XOR[4] <= cla_16:cla_16_0.port9
XOR[5] <= cla_16:cla_16_0.port9
XOR[6] <= cla_16:cla_16_0.port9
XOR[7] <= cla_16:cla_16_0.port9
XOR[8] <= cla_16:cla_16_0.port9
XOR[9] <= cla_16:cla_16_0.port9
XOR[10] <= cla_16:cla_16_0.port9
XOR[11] <= cla_16:cla_16_0.port9
XOR[12] <= cla_16:cla_16_0.port9
XOR[13] <= cla_16:cla_16_0.port9
XOR[14] <= cla_16:cla_16_0.port9
XOR[15] <= cla_16:cla_16_0.port9
XOR[16] <= cla_16:cla_16_1.port9
XOR[17] <= cla_16:cla_16_1.port9
XOR[18] <= cla_16:cla_16_1.port9
XOR[19] <= cla_16:cla_16_1.port9
XOR[20] <= cla_16:cla_16_1.port9
XOR[21] <= cla_16:cla_16_1.port9
XOR[22] <= cla_16:cla_16_1.port9
XOR[23] <= cla_16:cla_16_1.port9
XOR[24] <= cla_16:cla_16_1.port9
XOR[25] <= cla_16:cla_16_1.port9
XOR[26] <= cla_16:cla_16_1.port9
XOR[27] <= cla_16:cla_16_1.port9
XOR[28] <= cla_16:cla_16_1.port9
XOR[29] <= cla_16:cla_16_1.port9
XOR[30] <= cla_16:cla_16_1.port9
XOR[31] <= cla_16:cla_16_1.port9
NOR[0] <= cla_16:cla_16_0.port10
NOR[1] <= cla_16:cla_16_0.port10
NOR[2] <= cla_16:cla_16_0.port10
NOR[3] <= cla_16:cla_16_0.port10
NOR[4] <= cla_16:cla_16_0.port10
NOR[5] <= cla_16:cla_16_0.port10
NOR[6] <= cla_16:cla_16_0.port10
NOR[7] <= cla_16:cla_16_0.port10
NOR[8] <= cla_16:cla_16_0.port10
NOR[9] <= cla_16:cla_16_0.port10
NOR[10] <= cla_16:cla_16_0.port10
NOR[11] <= cla_16:cla_16_0.port10
NOR[12] <= cla_16:cla_16_0.port10
NOR[13] <= cla_16:cla_16_0.port10
NOR[14] <= cla_16:cla_16_0.port10
NOR[15] <= cla_16:cla_16_0.port10
NOR[16] <= cla_16:cla_16_1.port10
NOR[17] <= cla_16:cla_16_1.port10
NOR[18] <= cla_16:cla_16_1.port10
NOR[19] <= cla_16:cla_16_1.port10
NOR[20] <= cla_16:cla_16_1.port10
NOR[21] <= cla_16:cla_16_1.port10
NOR[22] <= cla_16:cla_16_1.port10
NOR[23] <= cla_16:cla_16_1.port10
NOR[24] <= cla_16:cla_16_1.port10
NOR[25] <= cla_16:cla_16_1.port10
NOR[26] <= cla_16:cla_16_1.port10
NOR[27] <= cla_16:cla_16_1.port10
NOR[28] <= cla_16:cla_16_1.port10
NOR[29] <= cla_16:cla_16_1.port10
NOR[30] <= cla_16:cla_16_1.port10
NOR[31] <= cla_16:cla_16_1.port10


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
Cin => Cin.IN1
Cout <= <GND>
Sum[0] <= cla_4:cla_4_0.port3
Sum[1] <= cla_4:cla_4_0.port3
Sum[2] <= cla_4:cla_4_0.port3
Sum[3] <= cla_4:cla_4_0.port3
Sum[4] <= cla_4:cla_4_1.port3
Sum[5] <= cla_4:cla_4_1.port3
Sum[6] <= cla_4:cla_4_1.port3
Sum[7] <= cla_4:cla_4_1.port3
Sum[8] <= cla_4:cla_4_2.port3
Sum[9] <= cla_4:cla_4_2.port3
Sum[10] <= cla_4:cla_4_2.port3
Sum[11] <= cla_4:cla_4_2.port3
Sum[12] <= cla_4:cla_4_3.port3
Sum[13] <= cla_4:cla_4_3.port3
Sum[14] <= cla_4:cla_4_3.port3
Sum[15] <= cla_4:cla_4_3.port3
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= cla_4:cla_4_0.port6
AND[1] <= cla_4:cla_4_0.port6
AND[2] <= cla_4:cla_4_0.port6
AND[3] <= cla_4:cla_4_0.port6
AND[4] <= cla_4:cla_4_1.port6
AND[5] <= cla_4:cla_4_1.port6
AND[6] <= cla_4:cla_4_1.port6
AND[7] <= cla_4:cla_4_1.port6
AND[8] <= cla_4:cla_4_2.port6
AND[9] <= cla_4:cla_4_2.port6
AND[10] <= cla_4:cla_4_2.port6
AND[11] <= cla_4:cla_4_2.port6
AND[12] <= cla_4:cla_4_3.port6
AND[13] <= cla_4:cla_4_3.port6
AND[14] <= cla_4:cla_4_3.port6
AND[15] <= cla_4:cla_4_3.port6
OR[0] <= cla_4:cla_4_0.port7
OR[1] <= cla_4:cla_4_0.port7
OR[2] <= cla_4:cla_4_0.port7
OR[3] <= cla_4:cla_4_0.port7
OR[4] <= cla_4:cla_4_1.port7
OR[5] <= cla_4:cla_4_1.port7
OR[6] <= cla_4:cla_4_1.port7
OR[7] <= cla_4:cla_4_1.port7
OR[8] <= cla_4:cla_4_2.port7
OR[9] <= cla_4:cla_4_2.port7
OR[10] <= cla_4:cla_4_2.port7
OR[11] <= cla_4:cla_4_2.port7
OR[12] <= cla_4:cla_4_3.port7
OR[13] <= cla_4:cla_4_3.port7
OR[14] <= cla_4:cla_4_3.port7
OR[15] <= cla_4:cla_4_3.port7
XOR[0] <= cla_4:cla_4_0.port8
XOR[1] <= cla_4:cla_4_0.port8
XOR[2] <= cla_4:cla_4_0.port8
XOR[3] <= cla_4:cla_4_0.port8
XOR[4] <= cla_4:cla_4_1.port8
XOR[5] <= cla_4:cla_4_1.port8
XOR[6] <= cla_4:cla_4_1.port8
XOR[7] <= cla_4:cla_4_1.port8
XOR[8] <= cla_4:cla_4_2.port8
XOR[9] <= cla_4:cla_4_2.port8
XOR[10] <= cla_4:cla_4_2.port8
XOR[11] <= cla_4:cla_4_2.port8
XOR[12] <= cla_4:cla_4_3.port8
XOR[13] <= cla_4:cla_4_3.port8
XOR[14] <= cla_4:cla_4_3.port8
XOR[15] <= cla_4:cla_4_3.port8
NOR[0] <= cla_4:cla_4_0.port9
NOR[1] <= cla_4:cla_4_0.port9
NOR[2] <= cla_4:cla_4_0.port9
NOR[3] <= cla_4:cla_4_0.port9
NOR[4] <= cla_4:cla_4_1.port9
NOR[5] <= cla_4:cla_4_1.port9
NOR[6] <= cla_4:cla_4_1.port9
NOR[7] <= cla_4:cla_4_1.port9
NOR[8] <= cla_4:cla_4_2.port9
NOR[9] <= cla_4:cla_4_2.port9
NOR[10] <= cla_4:cla_4_2.port9
NOR[11] <= cla_4:cla_4_2.port9
NOR[12] <= cla_4:cla_4_3.port9
NOR[13] <= cla_4:cla_4_3.port9
NOR[14] <= cla_4:cla_4_3.port9
NOR[15] <= cla_4:cla_4_3.port9


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
Sum[0] <= alu_1:alu_1_0.port4
Sum[1] <= alu_1:alu_1_1.port4
Sum[2] <= alu_1:alu_1_2.port4
Sum[3] <= alu_1:alu_1_3.port4
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= alu_1:alu_1_0.port7
AND[1] <= alu_1:alu_1_1.port7
AND[2] <= alu_1:alu_1_2.port7
AND[3] <= alu_1:alu_1_3.port7
OR[0] <= alu_1:alu_1_0.port8
OR[1] <= alu_1:alu_1_1.port8
OR[2] <= alu_1:alu_1_2.port8
OR[3] <= alu_1:alu_1_3.port8
XOR[0] <= alu_1:alu_1_0.port9
XOR[1] <= alu_1:alu_1_1.port9
XOR[2] <= alu_1:alu_1_2.port9
XOR[3] <= alu_1:alu_1_3.port9
NOR[0] <= alu_1:alu_1_0.port10
NOR[1] <= alu_1:alu_1_1.port10
NOR[2] <= alu_1:alu_1_2.port10
NOR[3] <= alu_1:alu_1_3.port10


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_0|alu_1:alu_1_0
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_0|alu_1:alu_1_1
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_0|alu_1:alu_1_2
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_0|alu_1:alu_1_3
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
Sum[0] <= alu_1:alu_1_0.port4
Sum[1] <= alu_1:alu_1_1.port4
Sum[2] <= alu_1:alu_1_2.port4
Sum[3] <= alu_1:alu_1_3.port4
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= alu_1:alu_1_0.port7
AND[1] <= alu_1:alu_1_1.port7
AND[2] <= alu_1:alu_1_2.port7
AND[3] <= alu_1:alu_1_3.port7
OR[0] <= alu_1:alu_1_0.port8
OR[1] <= alu_1:alu_1_1.port8
OR[2] <= alu_1:alu_1_2.port8
OR[3] <= alu_1:alu_1_3.port8
XOR[0] <= alu_1:alu_1_0.port9
XOR[1] <= alu_1:alu_1_1.port9
XOR[2] <= alu_1:alu_1_2.port9
XOR[3] <= alu_1:alu_1_3.port9
NOR[0] <= alu_1:alu_1_0.port10
NOR[1] <= alu_1:alu_1_1.port10
NOR[2] <= alu_1:alu_1_2.port10
NOR[3] <= alu_1:alu_1_3.port10


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_1|alu_1:alu_1_0
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_1|alu_1:alu_1_1
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_1|alu_1:alu_1_2
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_1|alu_1:alu_1_3
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
Sum[0] <= alu_1:alu_1_0.port4
Sum[1] <= alu_1:alu_1_1.port4
Sum[2] <= alu_1:alu_1_2.port4
Sum[3] <= alu_1:alu_1_3.port4
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= alu_1:alu_1_0.port7
AND[1] <= alu_1:alu_1_1.port7
AND[2] <= alu_1:alu_1_2.port7
AND[3] <= alu_1:alu_1_3.port7
OR[0] <= alu_1:alu_1_0.port8
OR[1] <= alu_1:alu_1_1.port8
OR[2] <= alu_1:alu_1_2.port8
OR[3] <= alu_1:alu_1_3.port8
XOR[0] <= alu_1:alu_1_0.port9
XOR[1] <= alu_1:alu_1_1.port9
XOR[2] <= alu_1:alu_1_2.port9
XOR[3] <= alu_1:alu_1_3.port9
NOR[0] <= alu_1:alu_1_0.port10
NOR[1] <= alu_1:alu_1_1.port10
NOR[2] <= alu_1:alu_1_2.port10
NOR[3] <= alu_1:alu_1_3.port10


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_2|alu_1:alu_1_0
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_2|alu_1:alu_1_1
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_2|alu_1:alu_1_2
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_2|alu_1:alu_1_3
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
Sum[0] <= alu_1:alu_1_0.port4
Sum[1] <= alu_1:alu_1_1.port4
Sum[2] <= alu_1:alu_1_2.port4
Sum[3] <= alu_1:alu_1_3.port4
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= alu_1:alu_1_0.port7
AND[1] <= alu_1:alu_1_1.port7
AND[2] <= alu_1:alu_1_2.port7
AND[3] <= alu_1:alu_1_3.port7
OR[0] <= alu_1:alu_1_0.port8
OR[1] <= alu_1:alu_1_1.port8
OR[2] <= alu_1:alu_1_2.port8
OR[3] <= alu_1:alu_1_3.port8
XOR[0] <= alu_1:alu_1_0.port9
XOR[1] <= alu_1:alu_1_1.port9
XOR[2] <= alu_1:alu_1_2.port9
XOR[3] <= alu_1:alu_1_3.port9
NOR[0] <= alu_1:alu_1_0.port10
NOR[1] <= alu_1:alu_1_1.port10
NOR[2] <= alu_1:alu_1_2.port10
NOR[3] <= alu_1:alu_1_3.port10


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_3|alu_1:alu_1_0
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_3|alu_1:alu_1_1
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_3|alu_1:alu_1_2
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_0|cla_4:cla_4_3|alu_1:alu_1_3
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
Cin => Cin.IN1
Cout <= <GND>
Sum[0] <= cla_4:cla_4_0.port3
Sum[1] <= cla_4:cla_4_0.port3
Sum[2] <= cla_4:cla_4_0.port3
Sum[3] <= cla_4:cla_4_0.port3
Sum[4] <= cla_4:cla_4_1.port3
Sum[5] <= cla_4:cla_4_1.port3
Sum[6] <= cla_4:cla_4_1.port3
Sum[7] <= cla_4:cla_4_1.port3
Sum[8] <= cla_4:cla_4_2.port3
Sum[9] <= cla_4:cla_4_2.port3
Sum[10] <= cla_4:cla_4_2.port3
Sum[11] <= cla_4:cla_4_2.port3
Sum[12] <= cla_4:cla_4_3.port3
Sum[13] <= cla_4:cla_4_3.port3
Sum[14] <= cla_4:cla_4_3.port3
Sum[15] <= cla_4:cla_4_3.port3
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= cla_4:cla_4_0.port6
AND[1] <= cla_4:cla_4_0.port6
AND[2] <= cla_4:cla_4_0.port6
AND[3] <= cla_4:cla_4_0.port6
AND[4] <= cla_4:cla_4_1.port6
AND[5] <= cla_4:cla_4_1.port6
AND[6] <= cla_4:cla_4_1.port6
AND[7] <= cla_4:cla_4_1.port6
AND[8] <= cla_4:cla_4_2.port6
AND[9] <= cla_4:cla_4_2.port6
AND[10] <= cla_4:cla_4_2.port6
AND[11] <= cla_4:cla_4_2.port6
AND[12] <= cla_4:cla_4_3.port6
AND[13] <= cla_4:cla_4_3.port6
AND[14] <= cla_4:cla_4_3.port6
AND[15] <= cla_4:cla_4_3.port6
OR[0] <= cla_4:cla_4_0.port7
OR[1] <= cla_4:cla_4_0.port7
OR[2] <= cla_4:cla_4_0.port7
OR[3] <= cla_4:cla_4_0.port7
OR[4] <= cla_4:cla_4_1.port7
OR[5] <= cla_4:cla_4_1.port7
OR[6] <= cla_4:cla_4_1.port7
OR[7] <= cla_4:cla_4_1.port7
OR[8] <= cla_4:cla_4_2.port7
OR[9] <= cla_4:cla_4_2.port7
OR[10] <= cla_4:cla_4_2.port7
OR[11] <= cla_4:cla_4_2.port7
OR[12] <= cla_4:cla_4_3.port7
OR[13] <= cla_4:cla_4_3.port7
OR[14] <= cla_4:cla_4_3.port7
OR[15] <= cla_4:cla_4_3.port7
XOR[0] <= cla_4:cla_4_0.port8
XOR[1] <= cla_4:cla_4_0.port8
XOR[2] <= cla_4:cla_4_0.port8
XOR[3] <= cla_4:cla_4_0.port8
XOR[4] <= cla_4:cla_4_1.port8
XOR[5] <= cla_4:cla_4_1.port8
XOR[6] <= cla_4:cla_4_1.port8
XOR[7] <= cla_4:cla_4_1.port8
XOR[8] <= cla_4:cla_4_2.port8
XOR[9] <= cla_4:cla_4_2.port8
XOR[10] <= cla_4:cla_4_2.port8
XOR[11] <= cla_4:cla_4_2.port8
XOR[12] <= cla_4:cla_4_3.port8
XOR[13] <= cla_4:cla_4_3.port8
XOR[14] <= cla_4:cla_4_3.port8
XOR[15] <= cla_4:cla_4_3.port8
NOR[0] <= cla_4:cla_4_0.port9
NOR[1] <= cla_4:cla_4_0.port9
NOR[2] <= cla_4:cla_4_0.port9
NOR[3] <= cla_4:cla_4_0.port9
NOR[4] <= cla_4:cla_4_1.port9
NOR[5] <= cla_4:cla_4_1.port9
NOR[6] <= cla_4:cla_4_1.port9
NOR[7] <= cla_4:cla_4_1.port9
NOR[8] <= cla_4:cla_4_2.port9
NOR[9] <= cla_4:cla_4_2.port9
NOR[10] <= cla_4:cla_4_2.port9
NOR[11] <= cla_4:cla_4_2.port9
NOR[12] <= cla_4:cla_4_3.port9
NOR[13] <= cla_4:cla_4_3.port9
NOR[14] <= cla_4:cla_4_3.port9
NOR[15] <= cla_4:cla_4_3.port9


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
Sum[0] <= alu_1:alu_1_0.port4
Sum[1] <= alu_1:alu_1_1.port4
Sum[2] <= alu_1:alu_1_2.port4
Sum[3] <= alu_1:alu_1_3.port4
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= alu_1:alu_1_0.port7
AND[1] <= alu_1:alu_1_1.port7
AND[2] <= alu_1:alu_1_2.port7
AND[3] <= alu_1:alu_1_3.port7
OR[0] <= alu_1:alu_1_0.port8
OR[1] <= alu_1:alu_1_1.port8
OR[2] <= alu_1:alu_1_2.port8
OR[3] <= alu_1:alu_1_3.port8
XOR[0] <= alu_1:alu_1_0.port9
XOR[1] <= alu_1:alu_1_1.port9
XOR[2] <= alu_1:alu_1_2.port9
XOR[3] <= alu_1:alu_1_3.port9
NOR[0] <= alu_1:alu_1_0.port10
NOR[1] <= alu_1:alu_1_1.port10
NOR[2] <= alu_1:alu_1_2.port10
NOR[3] <= alu_1:alu_1_3.port10


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_0|alu_1:alu_1_0
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_0|alu_1:alu_1_1
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_0|alu_1:alu_1_2
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_0|alu_1:alu_1_3
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
Sum[0] <= alu_1:alu_1_0.port4
Sum[1] <= alu_1:alu_1_1.port4
Sum[2] <= alu_1:alu_1_2.port4
Sum[3] <= alu_1:alu_1_3.port4
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= alu_1:alu_1_0.port7
AND[1] <= alu_1:alu_1_1.port7
AND[2] <= alu_1:alu_1_2.port7
AND[3] <= alu_1:alu_1_3.port7
OR[0] <= alu_1:alu_1_0.port8
OR[1] <= alu_1:alu_1_1.port8
OR[2] <= alu_1:alu_1_2.port8
OR[3] <= alu_1:alu_1_3.port8
XOR[0] <= alu_1:alu_1_0.port9
XOR[1] <= alu_1:alu_1_1.port9
XOR[2] <= alu_1:alu_1_2.port9
XOR[3] <= alu_1:alu_1_3.port9
NOR[0] <= alu_1:alu_1_0.port10
NOR[1] <= alu_1:alu_1_1.port10
NOR[2] <= alu_1:alu_1_2.port10
NOR[3] <= alu_1:alu_1_3.port10


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_1|alu_1:alu_1_0
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_1|alu_1:alu_1_1
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_1|alu_1:alu_1_2
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_1|alu_1:alu_1_3
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
Sum[0] <= alu_1:alu_1_0.port4
Sum[1] <= alu_1:alu_1_1.port4
Sum[2] <= alu_1:alu_1_2.port4
Sum[3] <= alu_1:alu_1_3.port4
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= alu_1:alu_1_0.port7
AND[1] <= alu_1:alu_1_1.port7
AND[2] <= alu_1:alu_1_2.port7
AND[3] <= alu_1:alu_1_3.port7
OR[0] <= alu_1:alu_1_0.port8
OR[1] <= alu_1:alu_1_1.port8
OR[2] <= alu_1:alu_1_2.port8
OR[3] <= alu_1:alu_1_3.port8
XOR[0] <= alu_1:alu_1_0.port9
XOR[1] <= alu_1:alu_1_1.port9
XOR[2] <= alu_1:alu_1_2.port9
XOR[3] <= alu_1:alu_1_3.port9
NOR[0] <= alu_1:alu_1_0.port10
NOR[1] <= alu_1:alu_1_1.port10
NOR[2] <= alu_1:alu_1_2.port10
NOR[3] <= alu_1:alu_1_3.port10


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_2|alu_1:alu_1_0
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_2|alu_1:alu_1_1
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_2|alu_1:alu_1_2
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_2|alu_1:alu_1_3
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
Sum[0] <= alu_1:alu_1_0.port4
Sum[1] <= alu_1:alu_1_1.port4
Sum[2] <= alu_1:alu_1_2.port4
Sum[3] <= alu_1:alu_1_3.port4
P <= P_out.DB_MAX_OUTPUT_PORT_TYPE
G <= G_out.DB_MAX_OUTPUT_PORT_TYPE
AND[0] <= alu_1:alu_1_0.port7
AND[1] <= alu_1:alu_1_1.port7
AND[2] <= alu_1:alu_1_2.port7
AND[3] <= alu_1:alu_1_3.port7
OR[0] <= alu_1:alu_1_0.port8
OR[1] <= alu_1:alu_1_1.port8
OR[2] <= alu_1:alu_1_2.port8
OR[3] <= alu_1:alu_1_3.port8
XOR[0] <= alu_1:alu_1_0.port9
XOR[1] <= alu_1:alu_1_1.port9
XOR[2] <= alu_1:alu_1_2.port9
XOR[3] <= alu_1:alu_1_3.port9
NOR[0] <= alu_1:alu_1_0.port10
NOR[1] <= alu_1:alu_1_1.port10
NOR[2] <= alu_1:alu_1_2.port10
NOR[3] <= alu_1:alu_1_3.port10


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_3|alu_1:alu_1_0
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_3|alu_1:alu_1_1
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_3|alu_1:alu_1_2
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mod:mod_inst|mod_dp:dp_inst|cla_32:subtractor|cla_16:cla_16_1|cla_4:cla_4_3|alu_1:alu_1_3
A => A_or_B.IN0
A => A_and_B.IN0
B => A_or_B.IN1
B => A_and_B.IN1
Cin => Sum_a_b_c.IN1
Cin => P_and_Cin.IN1
Cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
Sum <= Sum_a_b_c.DB_MAX_OUTPUT_PORT_TYPE
P <= comb.DB_MAX_OUTPUT_PORT_TYPE
G <= comb.DB_MAX_OUTPUT_PORT_TYPE
AND <= comb.DB_MAX_OUTPUT_PORT_TYPE
OR <= comb.DB_MAX_OUTPUT_PORT_TYPE
XOR <= comb.DB_MAX_OUTPUT_PORT_TYPE
NOR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst
In_0[0] => In_0[0].IN1
In_0[1] => In_0[1].IN1
In_0[2] => In_0[2].IN1
In_0[3] => In_0[3].IN1
In_0[4] => In_0[4].IN1
In_0[5] => In_0[5].IN1
In_0[6] => In_0[6].IN1
In_0[7] => In_0[7].IN1
In_0[8] => In_0[8].IN1
In_0[9] => In_0[9].IN1
In_0[10] => In_0[10].IN1
In_0[11] => In_0[11].IN1
In_0[12] => In_0[12].IN1
In_0[13] => In_0[13].IN1
In_0[14] => In_0[14].IN1
In_0[15] => In_0[15].IN1
In_0[16] => In_0[16].IN1
In_0[17] => In_0[17].IN1
In_0[18] => In_0[18].IN1
In_0[19] => In_0[19].IN1
In_0[20] => In_0[20].IN1
In_0[21] => In_0[21].IN1
In_0[22] => In_0[22].IN1
In_0[23] => In_0[23].IN1
In_0[24] => In_0[24].IN1
In_0[25] => In_0[25].IN1
In_0[26] => In_0[26].IN1
In_0[27] => In_0[27].IN1
In_0[28] => In_0[28].IN1
In_0[29] => In_0[29].IN1
In_0[30] => In_0[30].IN1
In_0[31] => In_0[31].IN1
In_1[0] => In_1[0].IN1
In_1[1] => In_1[1].IN1
In_1[2] => In_1[2].IN1
In_1[3] => In_1[3].IN1
In_1[4] => In_1[4].IN1
In_1[5] => In_1[5].IN1
In_1[6] => In_1[6].IN1
In_1[7] => In_1[7].IN1
In_1[8] => In_1[8].IN1
In_1[9] => In_1[9].IN1
In_1[10] => In_1[10].IN1
In_1[11] => In_1[11].IN1
In_1[12] => In_1[12].IN1
In_1[13] => In_1[13].IN1
In_1[14] => In_1[14].IN1
In_1[15] => In_1[15].IN1
In_1[16] => In_1[16].IN1
In_1[17] => In_1[17].IN1
In_1[18] => In_1[18].IN1
In_1[19] => In_1[19].IN1
In_1[20] => In_1[20].IN1
In_1[21] => In_1[21].IN1
In_1[22] => In_1[22].IN1
In_1[23] => In_1[23].IN1
In_1[24] => In_1[24].IN1
In_1[25] => In_1[25].IN1
In_1[26] => In_1[26].IN1
In_1[27] => In_1[27].IN1
In_1[28] => In_1[28].IN1
In_1[29] => In_1[29].IN1
In_1[30] => In_1[30].IN1
In_1[31] => In_1[31].IN1
In_2[0] => In_2[0].IN1
In_2[1] => In_2[1].IN1
In_2[2] => In_2[2].IN1
In_2[3] => In_2[3].IN1
In_2[4] => In_2[4].IN1
In_2[5] => In_2[5].IN1
In_2[6] => In_2[6].IN1
In_2[7] => In_2[7].IN1
In_2[8] => In_2[8].IN1
In_2[9] => In_2[9].IN1
In_2[10] => In_2[10].IN1
In_2[11] => In_2[11].IN1
In_2[12] => In_2[12].IN1
In_2[13] => In_2[13].IN1
In_2[14] => In_2[14].IN1
In_2[15] => In_2[15].IN1
In_2[16] => In_2[16].IN1
In_2[17] => In_2[17].IN1
In_2[18] => In_2[18].IN1
In_2[19] => In_2[19].IN1
In_2[20] => In_2[20].IN1
In_2[21] => In_2[21].IN1
In_2[22] => In_2[22].IN1
In_2[23] => In_2[23].IN1
In_2[24] => In_2[24].IN1
In_2[25] => In_2[25].IN1
In_2[26] => In_2[26].IN1
In_2[27] => In_2[27].IN1
In_2[28] => In_2[28].IN1
In_2[29] => In_2[29].IN1
In_2[30] => In_2[30].IN1
In_2[31] => In_2[31].IN1
In_3[0] => In_3[0].IN1
In_3[1] => In_3[1].IN1
In_3[2] => In_3[2].IN1
In_3[3] => In_3[3].IN1
In_3[4] => In_3[4].IN1
In_3[5] => In_3[5].IN1
In_3[6] => In_3[6].IN1
In_3[7] => In_3[7].IN1
In_3[8] => In_3[8].IN1
In_3[9] => In_3[9].IN1
In_3[10] => In_3[10].IN1
In_3[11] => In_3[11].IN1
In_3[12] => In_3[12].IN1
In_3[13] => In_3[13].IN1
In_3[14] => In_3[14].IN1
In_3[15] => In_3[15].IN1
In_3[16] => In_3[16].IN1
In_3[17] => In_3[17].IN1
In_3[18] => In_3[18].IN1
In_3[19] => In_3[19].IN1
In_3[20] => In_3[20].IN1
In_3[21] => In_3[21].IN1
In_3[22] => In_3[22].IN1
In_3[23] => In_3[23].IN1
In_3[24] => In_3[24].IN1
In_3[25] => In_3[25].IN1
In_3[26] => In_3[26].IN1
In_3[27] => In_3[27].IN1
In_3[28] => In_3[28].IN1
In_3[29] => In_3[29].IN1
In_3[30] => In_3[30].IN1
In_3[31] => In_3[31].IN1
In_4[0] => In_4[0].IN1
In_4[1] => In_4[1].IN1
In_4[2] => In_4[2].IN1
In_4[3] => In_4[3].IN1
In_4[4] => In_4[4].IN1
In_4[5] => In_4[5].IN1
In_4[6] => In_4[6].IN1
In_4[7] => In_4[7].IN1
In_4[8] => In_4[8].IN1
In_4[9] => In_4[9].IN1
In_4[10] => In_4[10].IN1
In_4[11] => In_4[11].IN1
In_4[12] => In_4[12].IN1
In_4[13] => In_4[13].IN1
In_4[14] => In_4[14].IN1
In_4[15] => In_4[15].IN1
In_4[16] => In_4[16].IN1
In_4[17] => In_4[17].IN1
In_4[18] => In_4[18].IN1
In_4[19] => In_4[19].IN1
In_4[20] => In_4[20].IN1
In_4[21] => In_4[21].IN1
In_4[22] => In_4[22].IN1
In_4[23] => In_4[23].IN1
In_4[24] => In_4[24].IN1
In_4[25] => In_4[25].IN1
In_4[26] => In_4[26].IN1
In_4[27] => In_4[27].IN1
In_4[28] => In_4[28].IN1
In_4[29] => In_4[29].IN1
In_4[30] => In_4[30].IN1
In_4[31] => In_4[31].IN1
In_5[0] => In_5[0].IN1
In_5[1] => In_5[1].IN1
In_5[2] => In_5[2].IN1
In_5[3] => In_5[3].IN1
In_5[4] => In_5[4].IN1
In_5[5] => In_5[5].IN1
In_5[6] => In_5[6].IN1
In_5[7] => In_5[7].IN1
In_5[8] => In_5[8].IN1
In_5[9] => In_5[9].IN1
In_5[10] => In_5[10].IN1
In_5[11] => In_5[11].IN1
In_5[12] => In_5[12].IN1
In_5[13] => In_5[13].IN1
In_5[14] => In_5[14].IN1
In_5[15] => In_5[15].IN1
In_5[16] => In_5[16].IN1
In_5[17] => In_5[17].IN1
In_5[18] => In_5[18].IN1
In_5[19] => In_5[19].IN1
In_5[20] => In_5[20].IN1
In_5[21] => In_5[21].IN1
In_5[22] => In_5[22].IN1
In_5[23] => In_5[23].IN1
In_5[24] => In_5[24].IN1
In_5[25] => In_5[25].IN1
In_5[26] => In_5[26].IN1
In_5[27] => In_5[27].IN1
In_5[28] => In_5[28].IN1
In_5[29] => In_5[29].IN1
In_5[30] => In_5[30].IN1
In_5[31] => In_5[31].IN1
In_6[0] => In_6[0].IN1
In_6[1] => In_6[1].IN1
In_6[2] => In_6[2].IN1
In_6[3] => In_6[3].IN1
In_6[4] => In_6[4].IN1
In_6[5] => In_6[5].IN1
In_6[6] => In_6[6].IN1
In_6[7] => In_6[7].IN1
In_6[8] => In_6[8].IN1
In_6[9] => In_6[9].IN1
In_6[10] => In_6[10].IN1
In_6[11] => In_6[11].IN1
In_6[12] => In_6[12].IN1
In_6[13] => In_6[13].IN1
In_6[14] => In_6[14].IN1
In_6[15] => In_6[15].IN1
In_6[16] => In_6[16].IN1
In_6[17] => In_6[17].IN1
In_6[18] => In_6[18].IN1
In_6[19] => In_6[19].IN1
In_6[20] => In_6[20].IN1
In_6[21] => In_6[21].IN1
In_6[22] => In_6[22].IN1
In_6[23] => In_6[23].IN1
In_6[24] => In_6[24].IN1
In_6[25] => In_6[25].IN1
In_6[26] => In_6[26].IN1
In_6[27] => In_6[27].IN1
In_6[28] => In_6[28].IN1
In_6[29] => In_6[29].IN1
In_6[30] => In_6[30].IN1
In_6[31] => In_6[31].IN1
In_7[0] => In_7[0].IN1
In_7[1] => In_7[1].IN1
In_7[2] => In_7[2].IN1
In_7[3] => In_7[3].IN1
In_7[4] => In_7[4].IN1
In_7[5] => In_7[5].IN1
In_7[6] => In_7[6].IN1
In_7[7] => In_7[7].IN1
In_7[8] => In_7[8].IN1
In_7[9] => In_7[9].IN1
In_7[10] => In_7[10].IN1
In_7[11] => In_7[11].IN1
In_7[12] => In_7[12].IN1
In_7[13] => In_7[13].IN1
In_7[14] => In_7[14].IN1
In_7[15] => In_7[15].IN1
In_7[16] => In_7[16].IN1
In_7[17] => In_7[17].IN1
In_7[18] => In_7[18].IN1
In_7[19] => In_7[19].IN1
In_7[20] => In_7[20].IN1
In_7[21] => In_7[21].IN1
In_7[22] => In_7[22].IN1
In_7[23] => In_7[23].IN1
In_7[24] => In_7[24].IN1
In_7[25] => In_7[25].IN1
In_7[26] => In_7[26].IN1
In_7[27] => In_7[27].IN1
In_7[28] => In_7[28].IN1
In_7[29] => In_7[29].IN1
In_7[30] => In_7[30].IN1
In_7[31] => In_7[31].IN1
Sel[0] => Sel[0].IN32
Sel[1] => Sel[1].IN32
Sel[2] => Sel[2].IN32
Out[0] <= mux8x1x1:mux8x1x1_0.port9
Out[1] <= mux8x1x1:mux8x1x1_1.port9
Out[2] <= mux8x1x1:mux8x1x1_2.port9
Out[3] <= mux8x1x1:mux8x1x1_3.port9
Out[4] <= mux8x1x1:mux8x1x1_4.port9
Out[5] <= mux8x1x1:mux8x1x1_5.port9
Out[6] <= mux8x1x1:mux8x1x1_6.port9
Out[7] <= mux8x1x1:mux8x1x1_7.port9
Out[8] <= mux8x1x1:mux8x1x1_8.port9
Out[9] <= mux8x1x1:mux8x1x1_9.port9
Out[10] <= mux8x1x1:mux8x1x1_10.port9
Out[11] <= mux8x1x1:mux8x1x1_11.port9
Out[12] <= mux8x1x1:mux8x1x1_12.port9
Out[13] <= mux8x1x1:mux8x1x1_13.port9
Out[14] <= mux8x1x1:mux8x1x1_14.port9
Out[15] <= mux8x1x1:mux8x1x1_15.port9
Out[16] <= mux8x1x1:mux8x1x1_16.port9
Out[17] <= mux8x1x1:mux8x1x1_17.port9
Out[18] <= mux8x1x1:mux8x1x1_18.port9
Out[19] <= mux8x1x1:mux8x1x1_19.port9
Out[20] <= mux8x1x1:mux8x1x1_20.port9
Out[21] <= mux8x1x1:mux8x1x1_21.port9
Out[22] <= mux8x1x1:mux8x1x1_22.port9
Out[23] <= mux8x1x1:mux8x1x1_23.port9
Out[24] <= mux8x1x1:mux8x1x1_24.port9
Out[25] <= mux8x1x1:mux8x1x1_25.port9
Out[26] <= mux8x1x1:mux8x1x1_26.port9
Out[27] <= mux8x1x1:mux8x1x1_27.port9
Out[28] <= mux8x1x1:mux8x1x1_28.port9
Out[29] <= mux8x1x1:mux8x1x1_29.port9
Out[30] <= mux8x1x1:mux8x1x1_30.port9
Out[31] <= mux8x1x1:mux8x1x1_31.port9


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_0
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_1
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_2
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_3
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_4
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_5
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_6
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_7
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_8
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_9
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_10
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_11
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_12
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_13
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_14
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_15
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_16
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_17
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_18
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_19
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_20
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_21
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_22
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_23
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_24
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_25
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_26
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_27
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_28
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_29
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_30
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8x1x32:mux8x1x32_inst|mux8x1x1:mux8x1x1_31
In_0 => and_result_0_inst.IN0
In_1 => and_result_1_inst.IN0
In_2 => and_result_2_inst.IN0
In_3 => and_result_3_inst.IN0
In_4 => and_result_4_inst.IN0
In_5 => and_result_5_inst.IN0
In_6 => and_result_6_inst.IN0
In_7 => and_result_7_inst.IN0
Sel[0] => and_result_1_inst.IN1
Sel[0] => and_result_3_inst.IN1
Sel[0] => and_result_5_inst.IN1
Sel[0] => and_result_7_inst.IN1
Sel[0] => and_result_0_inst.IN1
Sel[0] => and_result_2_inst.IN1
Sel[0] => and_result_4_inst.IN1
Sel[0] => and_result_6_inst.IN1
Sel[1] => and_result_2_inst.IN2
Sel[1] => and_result_3_inst.IN2
Sel[1] => and_result_6_inst.IN2
Sel[1] => and_result_7_inst.IN2
Sel[1] => and_result_0_inst.IN2
Sel[1] => and_result_1_inst.IN2
Sel[1] => and_result_4_inst.IN2
Sel[1] => and_result_5_inst.IN2
Sel[2] => and_result_4_inst.IN3
Sel[2] => and_result_5_inst.IN3
Sel[2] => and_result_6_inst.IN3
Sel[2] => and_result_7_inst.IN3
Sel[2] => and_result_0_inst.IN3
Sel[2] => and_result_1_inst.IN3
Sel[2] => and_result_2_inst.IN3
Sel[2] => and_result_3_inst.IN3
Out <= or_result.DB_MAX_OUTPUT_PORT_TYPE


