Sigma Studio Version 3.9. Build 2, Rev 1220

Analog Devices Compiler for the 3rd generation SigmaDSP core.
Build date = 7/24/2013 at 10:32 PM

## Summary ##
(Note: Estimates are based on a 48 kHz sample rate)

Instructions used:
912	(out of a possible 1024 )
Modulo Data RAM used (X Memory):
470	(out of a possible 4096 )
Non Modulo Data RAM used (X Memory):
0	(out of a possible 4096 )
Parameter RAM used (Y Memory):
389	(out of a possible 1024 )

Instance                      		Mips	Inst	Data	Coeff	Other
                              			(max)
Lo_AGC                        		137	137	39	47
Bongiovi_AGC                  		137	137	37	47
High_peak_AGC                 		119	119	45	46
Dynereo Front End             		84	84	64	42
Crossover1                    		84	84	64	42
Dynamic Sides                 		63	63	20	45
conditioner2                  		24	24	18	10
conditioner1                  		24	24	18	10
SoftClip1                     		21	21	3	5
Beginning                     		19	19	0	1
HPF                           		18	18	18	5
Bell2                         		17	17	104	44	using:	Biquad Looping DP
SafeLoadCode                  		15	15	0	7
SW vol 1                      		13	13	7	2
Signal Detection1             		11	11	4	3
sidechain lo                  		10	10	7	8	using:	Biquad Looping SP
Nx2-1                         		8	8	2	3
Lo and Hi Mixer               		6	6	2	2
AGC_out_gain                  		6	6	2	2
Middle and Sides Mixer        		6	6	2	2
St Mixer1                     		6	6	2	2
Bongiovi_Output               		6	6	2	2
Bypass Level                  		6	6	2	2
Input Gain                    		6	6	0	2
StereoEnhance Bypass          		6	6	0	2
End                           		5	5	0	0
Input1                        		4	4	2	0
Sides_2                       		3	3	1	1
mono                          		3	3	1	1
Single 1_3                    		3	3	1	1
Sides                         		3	3	1	1
Inv1_2                        		2	2	1	1
Inv1                          		2	2	1	1
GPO1                          		2	2	0	0
Output2                       		2	2	0	0
Output1                       		2	2	0	0

Subroutines called:
* Biquad Looping SP           		13	13	0	0
* Biquad Looping DP           		158	16	0	0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Total                      			1054	912	470	389
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
(%)                          			103%	89%	11%	38%

Files written:  
program_data.dat - load file for downloading code using ADI loader
hex_program_data.dat - load file for downloading code using microcontroller 
ParamAddress.dat - Parameter RAM locations for schematic instances
