!PADS-POWERPCB-V10.0-MILS!

*PART*
U13 ADS7828_PW_16@16TSSOP
C1 CAP_NP_PN@XX
C2 CAP_P_PN@XX
U4 COMPARATOR_3PIN_GENERIC_PN@XX
U9 COMPARATOR_5PIN_GENERIC_PN@XX
U11 DAC7678_PW_16@PW16
U12 DAC7678_RGE_24@RGE24_2P7X2P7
D1 DIODE_PN@XX
U10 INA181_PN@XX
L1 IND_PN@XX
DS1 LED_PN@XX
REFDES2 LMP8481DGK@XX
U3 MAX9032_PN@XX
U7 OPA2186_PN@XX
U8 OPA4330_PN@XX
U14 OPAMP_3PIN_GENERIC_PN@XX
U1 OPAMP_5PIN_GENERIC_PN@XX
DS2 PHOTODIODE_PN@XX
U5 PN@XX
U6 PN@XX
REFDES1 REF6125_PN@XX
R6 RES_US_ADJ_PN@XX
U2 RES_US_DIGIPOT_PN@XX
R3 RES_US_PN@XX
TP2 TEST_POINT@TEST_POINT
TP3 TP_DIFF@TP_DIFF
TP1 TP_THRU@TP_THRU
D2 ZENER_PN@XX
R4 res_US_PN@XX
R5 res_US_PN@XX
*CONNECTION*
*SIGNAL* $2N3052
R4.1 R5.2



*MISC*
RULES_SECTION MILS
{
DESIGN RULES
{
RULE_SET (1)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (2)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 2
VALID_VIA_TYPE *USE_CURRENT*
}
}
RULE_SET (3)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 6.000000
VIA_TO_TRACK 6.000000
VIA_TO_VIA 6.000000
PAD_TO_TRACK 6.000000
PAD_TO_VIA 6.000000
PAD_TO_PAD 6.000000
SMD_TO_TRACK 6.000000
SMD_TO_VIA 6.000000
SMD_TO_PAD 6.000000
SMD_TO_SMD 6.000000
COPPER_TO_TRACK 6.000000
COPPER_TO_VIA 6.000000
COPPER_TO_PAD 6.000000
COPPER_TO_SMD 6.000000
COPPER_TO_COPPER 6.000000
TEXT_TO_TRACK 6.000000
TEXT_TO_VIA 6.000000
TEXT_TO_PAD 6.000000
TEXT_TO_SMD 6.000000
OUTLINE_TO_TRACK 6.000000
OUTLINE_TO_VIA 6.000000
OUTLINE_TO_PAD 6.000000
OUTLINE_TO_SMD 6.000000
OUTLINE_TO_COPPER 6.000000
DRILL_TO_TRACK 6.000000
DRILL_TO_VIA 6.000000
DRILL_TO_PAD 6.000000
DRILL_TO_SMD 6.000000
DRILL_TO_COPPER 6.000000
SAME_NET_SMD_TO_VIA 6.000000
SAME_NET_SMD_TO_CRN 6.000000
SAME_NET_VIA_TO_VIA 6.000000
SAME_NET_PAD_TO_CRN 6.000000
SAME_NET_TRACK_TO_CRN 6.000000
MIN_TRACK_WIDTH 12.000000
REC_TRACK_WIDTH 12.000000
MAX_TRACK_WIDTH 12.000000
DRILL_TO_DRILL 6.000000
BODY_TO_BODY 6.000000
}
}
}
}
ATTRIBUTE VALUES
{
PART U14
{
PKG_TYPE XX
}
PART U13
{
Value VALUE
PKG_TYPE 16TSSOP
"Part Number" ADS7828E/2K5
Description IC ADC 12BIT 50KSPS 8CH 16-TSSOP
}
PART U12
{
Value VALUE
PKG_TYPE RGE24_2P7X2P7
"Part Number" DAC7678SRGET
Description IC DAC 12BIT I2C OCTAL 24VQFN
}
PART U11
{
Value VALUE
PKG_TYPE PW16
Description 12-BIT, OCTAL CHANNEL, ULTRA-LOW GLITCH, VOLTAGE OUTPUT, 2-WIRE INTERFACE DAC WITH 2.5V INTERNAL REF
}
PART U10
{
PKG_TYPE XX
}
PART U9
{
PKG_TYPE XX
}
PART U8
{
PKG_TYPE XX
}
PART U7
{
PKG_TYPE XX
}
PART U6
{
PKG_TYPE XX
}
PART U5
{
PKG_TYPE XX
}
PART U4
{
PKG_TYPE XX
}
PART REFDES2
{
PKG_TYPE XX
Value VALUE?
}
PART U3
{
PKG_TYPE XX
}
PART U1
{
PKG_TYPE XX
}
PART REFDES1
{
PKG_TYPE XX
Value VALUE?
}
PART U2
{
Value XX
Tolerance XX
PKG_TYPE XX
}
PART C2
{
Value XX
PKG_TYPE XX
}
PART DS2
{
Value VALUE
PKG_TYPE XX
}
PART R6
{
Value XX
Tolerance XX
PKG_TYPE XX
}
PART L1
{
Value XX
PKG_TYPE XX
}
PART DS1
{
Value VALUE
PKG_TYPE XX
}
PART C1
{
Value XX
PKG_TYPE XX
}
PART TP3
{
Value XX
PKG_TYPE TP_DIFF
}
PART TP2
{
PKG_TYPE TEST_POINT
}
PART D2
{
PKG_TYPE XX
}
PART R5
{
Value XX
Tolerance XX
PKG_TYPE XX
}
PART R4
{
Value XX
Tolerance XX
PKG_TYPE XX
}
PART D1
{
Value 
PKG_TYPE XX
}
PART R3
{
Value XX
Tolerance XX
PKG_TYPE XX
}
PART TP1
{
PKG_TYPE TP_THRU
}
}

*END*
