{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587450521999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587450522005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 02:28:41 2020 " "Processing started: Tue Apr 21 02:28:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587450522005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450522005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM_Nios_Test -c SDRAM_Nios_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_Nios_Test -c SDRAM_Nios_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450522005 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450524384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587450524469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587450524469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/de10_standard_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/de10_standard_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS " "Found entity 1: DE10_Standard_QSYS" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_irq_mapper " "Found entity 1: DE10_Standard_QSYS_irq_mapper" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_irq_mapper.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535203 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_rsp_mux" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_rsp_demux" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_003 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_003" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_cmd_mux" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_005 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_005" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_005.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_004 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_004" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_004.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_cmd_demux" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535288 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535288 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535288 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535288 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587450535296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587450535308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535338 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Standard_QSYS_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587450535348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Standard_QSYS_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587450535348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_router_009_default_decode " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_router_009_default_decode" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535352 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_mm_interconnect_0_router_009 " "Found entity 2: DE10_Standard_QSYS_mm_interconnect_0_router_009" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Standard_QSYS_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587450535355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Standard_QSYS_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587450535355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535359 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_mm_interconnect_0_router_007 " "Found entity 2: DE10_Standard_QSYS_mm_interconnect_0_router_007" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Standard_QSYS_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587450535362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Standard_QSYS_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587450535362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_router_006_default_decode " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_router_006_default_decode" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535367 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_mm_interconnect_0_router_006 " "Found entity 2: DE10_Standard_QSYS_mm_interconnect_0_router_006" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Standard_QSYS_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587450535371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Standard_QSYS_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587450535371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_router_005_default_decode " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_router_005_default_decode" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535374 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_mm_interconnect_0_router_005 " "Found entity 2: DE10_Standard_QSYS_mm_interconnect_0_router_005" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Standard_QSYS_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587450535378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Standard_QSYS_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587450535378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535382 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_mm_interconnect_0_router_004 " "Found entity 2: DE10_Standard_QSYS_mm_interconnect_0_router_004" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Standard_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587450535385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Standard_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587450535386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535390 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE10_Standard_QSYS_mm_interconnect_0_router_001" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Standard_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587450535393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Standard_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587450535394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_router_default_decode" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535397 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_mm_interconnect_0_router " "Found entity 2: DE10_Standard_QSYS_mm_interconnect_0_router" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_nios2_gen2_0_custom_instruction_master_comb_xconnect " "Found entity 1: DE10_Standard_QSYS_nios2_gen2_0_custom_instruction_master_comb_xconnect" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_timestamp_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_timestamp_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_timestamp_timer " "Found entity 1: DE10_Standard_QSYS_timestamp_timer" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timestamp_timer.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timestamp_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_timer " "Found entity 1: DE10_Standard_QSYS_timer" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timer.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_sysid_qsys " "Found entity 1: DE10_Standard_QSYS_sysid_qsys" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sysid_qsys.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_sdram_input_efifo_module " "Found entity 1: DE10_Standard_QSYS_sdram_input_efifo_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535474 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_sdram " "Found entity 2: DE10_Standard_QSYS_sdram" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535474 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE10_Standard_QSYS_sdram_test_component.v(236) " "Verilog HDL warning at DE10_Standard_QSYS_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram_test_component.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1587450535480 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE10_Standard_QSYS_sdram_test_component.v(237) " "Verilog HDL warning at DE10_Standard_QSYS_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram_test_component.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1587450535480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_sdram_test_component_ram_module " "Found entity 1: DE10_Standard_QSYS_sdram_test_component_ram_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram_test_component.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535484 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_sdram_test_component " "Found entity 2: DE10_Standard_QSYS_sdram_test_component" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram_test_component.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_pll_0 " "Found entity 1: DE10_Standard_QSYS_pll_0" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_pll " "Found entity 1: DE10_Standard_QSYS_pll" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_onchip_memory2 " "Found entity 1: DE10_Standard_QSYS_onchip_memory2" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_nios2_gen2_0 " "Found entity 1: DE10_Standard_QSYS_nios2_gen2_0" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450535513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450535513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module " "Found entity 3: DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE10_Standard_QSYS_nios2_gen2_0_cpu " "Found entity 27: DE10_Standard_QSYS_nios2_gen2_0_cpu" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450536365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450536374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450536383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450536391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell " "Found entity 1: DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450536398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench " "Found entity 1: DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450536408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/lutforward.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/lutforward.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lutForward-a_custominstruction " "Found design unit 1: lutForward-a_custominstruction" {  } { { "DE10_Standard_QSYS/synthesis/submodules/lutForward.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/lutForward.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536854 ""} { "Info" "ISGN_ENTITY_NAME" "1 lutForward " "Found entity 1: lutForward" {  } { { "DE10_Standard_QSYS/synthesis/submodules/lutForward.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/lutForward.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450536854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_key " "Found entity 1: DE10_Standard_QSYS_key" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_key.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450536862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE10_Standard_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536881 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE10_Standard_QSYS_jtag_uart_scfifo_w" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536881 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_Standard_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE10_Standard_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536881 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_Standard_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE10_Standard_QSYS_jtag_uart_scfifo_r" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536881 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10_Standard_QSYS_jtag_uart " "Found entity 5: DE10_Standard_QSYS_jtag_uart" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450536881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/copyblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/copyblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 copyBlock-a_custominstruction " "Found design unit 1: copyBlock-a_custominstruction" {  } { { "DE10_Standard_QSYS/synthesis/submodules/copyBlock.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/copyBlock.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536886 ""} { "Info" "ISGN_ENTITY_NAME" "1 copyBlock " "Found entity 1: copyBlock" {  } { { "DE10_Standard_QSYS/synthesis/submodules/copyBlock.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/copyBlock.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450536886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/buildaddress.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/buildaddress.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buildAddress-a_custominstruction " "Found design unit 1: buildAddress-a_custominstruction" {  } { { "DE10_Standard_QSYS/synthesis/submodules/buildAddress.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/buildAddress.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536891 ""} { "Info" "ISGN_ENTITY_NAME" "1 buildAddress " "Found entity 1: buildAddress" {  } { { "DE10_Standard_QSYS/synthesis/submodules/buildAddress.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/buildAddress.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450536891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-JPD " "Found design unit 1: vga-JPD" {  } { { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536897 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450536897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/lutforward_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/lutforward_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lutForward_tb-bench " "Found design unit 1: lutForward_tb-bench" {  } { { "hdl/lutForward_tb.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/lutForward_tb.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536901 ""} { "Info" "ISGN_ENTITY_NAME" "1 lutForward_tb " "Found entity 1: lutForward_tb" {  } { { "hdl/lutForward_tb.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/lutForward_tb.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450536901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/lutforward.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/lutforward.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lutForward-a_custominstruction " "Found design unit 1: lutForward-a_custominstruction" {  } { { "hdl/lutForward.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/lutForward.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536906 ""} { "Info" "ISGN_ENTITY_NAME" "1 lutForward " "Found entity 1: lutForward" {  } { { "hdl/lutForward.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/lutForward.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450536906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/copyblock_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/copyblock_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 copyBlock_tb-behavior " "Found design unit 1: copyBlock_tb-behavior" {  } { { "hdl/copyBlock_tb.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/copyBlock_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536910 ""} { "Info" "ISGN_ENTITY_NAME" "1 copyBlock_tb " "Found entity 1: copyBlock_tb" {  } { { "hdl/copyBlock_tb.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/copyBlock_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450536910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/copyblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/copyblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 copyBlock-a_custominstruction " "Found design unit 1: copyBlock-a_custominstruction" {  } { { "hdl/copyBlock.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/copyBlock.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536915 ""} { "Info" "ISGN_ENTITY_NAME" "1 copyBlock " "Found entity 1: copyBlock" {  } { { "hdl/copyBlock.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/copyBlock.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450536915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/buildaddress_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/buildaddress_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buildAddress_tb-tb " "Found design unit 1: buildAddress_tb-tb" {  } { { "hdl/buildAddress_tb.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/buildAddress_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536921 ""} { "Info" "ISGN_ENTITY_NAME" "1 buildAddress_tb " "Found entity 1: buildAddress_tb" {  } { { "hdl/buildAddress_tb.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/buildAddress_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450536921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/buildaddress.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/buildaddress.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buildAddress-a_custominstruction " "Found design unit 1: buildAddress-a_custominstruction" {  } { { "hdl/buildAddress.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/buildAddress.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536926 ""} { "Info" "ISGN_ENTITY_NAME" "1 buildAddress " "Found entity 1: buildAddress" {  } { { "hdl/buildAddress.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/buildAddress.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450536926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450536926 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_Standard_QSYS_sdram.v(318) " "Verilog HDL or VHDL warning at DE10_Standard_QSYS_sdram.v(318): conditional expression evaluates to a constant" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1587450536962 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_Standard_QSYS_sdram.v(328) " "Verilog HDL or VHDL warning at DE10_Standard_QSYS_sdram.v(328): conditional expression evaluates to a constant" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1587450536962 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_Standard_QSYS_sdram.v(338) " "Verilog HDL or VHDL warning at DE10_Standard_QSYS_sdram.v(338): conditional expression evaluates to a constant" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1587450536962 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_Standard_QSYS_sdram.v(682) " "Verilog HDL or VHDL warning at DE10_Standard_QSYS_sdram.v(682): conditional expression evaluates to a constant" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1587450536964 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sdram_nios_test.v 1 1 " "Using design file sdram_nios_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Nios_Test " "Found entity 1: SDRAM_Nios_Test" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450537177 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587450537177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRAM_Nios_Test " "Elaborating entity \"SDRAM_Nios_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587450537199 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR sdram_nios_test.v(21) " "Output port \"LEDR\" at sdram_nios_test.v(21) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587450537201 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 sdram_nios_test.v(24) " "Output port \"HEX0\" at sdram_nios_test.v(24) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587450537201 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 sdram_nios_test.v(25) " "Output port \"HEX1\" at sdram_nios_test.v(25) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587450537201 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 sdram_nios_test.v(26) " "Output port \"HEX2\" at sdram_nios_test.v(26) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587450537201 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 sdram_nios_test.v(27) " "Output port \"HEX3\" at sdram_nios_test.v(27) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587450537201 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 sdram_nios_test.v(28) " "Output port \"HEX4\" at sdram_nios_test.v(28) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587450537201 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 sdram_nios_test.v(29) " "Output port \"HEX5\" at sdram_nios_test.v(29) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587450537201 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N sdram_nios_test.v(48) " "Output port \"TD_RESET_N\" at sdram_nios_test.v(48) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587450537201 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT sdram_nios_test.v(65) " "Output port \"AUD_DACDAT\" at sdram_nios_test.v(65) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587450537201 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK sdram_nios_test.v(67) " "Output port \"AUD_XCK\" at sdram_nios_test.v(67) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587450537201 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST sdram_nios_test.v(76) " "Output port \"ADC_CONVST\" at sdram_nios_test.v(76) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587450537201 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN sdram_nios_test.v(77) " "Output port \"ADC_DIN\" at sdram_nios_test.v(77) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587450537201 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK sdram_nios_test.v(79) " "Output port \"ADC_SCLK\" at sdram_nios_test.v(79) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587450537201 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK sdram_nios_test.v(82) " "Output port \"FPGA_I2C_SCLK\" at sdram_nios_test.v(82) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587450537201 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD sdram_nios_test.v(88) " "Output port \"IRDA_TXD\" at sdram_nios_test.v(88) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587450537201 "|SDRAM_Nios_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS DE10_Standard_QSYS:u0 " "Elaborating entity \"DE10_Standard_QSYS\" for hierarchy \"DE10_Standard_QSYS:u0\"" {  } { { "sdram_nios_test.v" "u0" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450537227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga DE10_Standard_QSYS:u0\|vga:ele8307_vga_0 " "Elaborating entity \"vga\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "ele8307_vga_0" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450537313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FIFO_DC DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT " "Elaborating entity \"LPM_FIFO_DC\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "FIFO_OUT" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450537410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT " "Elaborated megafunction instantiation \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450537424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT " "Instantiated megafunction \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450537424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHU 8 " "Parameter \"LPM_WIDTHU\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450537424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450537424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHOWAHEAD OFF " "Parameter \"LPM_SHOWAHEAD\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450537424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FIFO_DC " "Parameter \"LPM_TYPE\" = \"LPM_FIFO_DC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450537424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "UNDERFLOW_CHECKING ON " "Parameter \"UNDERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450537424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OVERFLOW_CHECKING ON " "Parameter \"OVERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450537424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450537424 ""}  } { { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587450537424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO " "Elaborating entity \"dcfifo\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\"" {  } { { "lpm_fifo_dc.tdf" "myFIFO" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450537824 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT " "Elaborated megafunction instantiation \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\", which is child of megafunction instantiation \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\"" {  } { { "lpm_fifo_dc.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } } { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450537846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_h1r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_h1r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_h1r1 " "Found entity 1: dcfifo_h1r1" {  } { { "db/dcfifo_h1r1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450537931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450537931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_h1r1 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated " "Elaborating entity \"dcfifo_h1r1\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450537942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_g9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_g9b " "Found entity 1: a_gray2bin_g9b" {  } { { "db/a_gray2bin_g9b.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/a_gray2bin_g9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450537988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450537988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_g9b DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_g9b\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_h1r1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450537999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/a_graycounter_fu6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450538109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450538109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_h1r1.tdf" "rdptr_g1p" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450538120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/a_graycounter_bcc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450538194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450538194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_h1r1.tdf" "wrptr_g1p" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450538206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_26d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_26d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_26d1 " "Found entity 1: altsyncram_26d1" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450538287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450538287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_26d1 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram " "Elaborating entity \"altsyncram_26d1\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\"" {  } { { "db/dcfifo_h1r1.tdf" "fifo_ram" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450538299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450538351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450538351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_h1r1.tdf" "rs_brp" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450538362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mc8 " "Found entity 1: alt_synch_pipe_mc8" {  } { { "db/alt_synch_pipe_mc8.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/alt_synch_pipe_mc8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450538413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450538413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mc8 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_mc8\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\"" {  } { { "db/dcfifo_h1r1.tdf" "rs_dgwp" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450538425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450538465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450538465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_mc8.tdf" "dffpipe13" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/alt_synch_pipe_mc8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450538480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nc8 " "Found entity 1: alt_synch_pipe_nc8" {  } { { "db/alt_synch_pipe_nc8.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/alt_synch_pipe_nc8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450538545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450538545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nc8 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_nc8\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\"" {  } { { "db/dcfifo_h1r1.tdf" "ws_dgrp" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450538556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450538596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450538596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\|dffpipe_id9:dffpipe15 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\|dffpipe_id9:dffpipe15\"" {  } { { "db/alt_synch_pipe_nc8.tdf" "dffpipe15" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/alt_synch_pipe_nc8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450538610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/cmpr_tu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450538678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450538678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_h1r1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450538689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450538758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450538758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|cmpr_su5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_su5\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|cmpr_su5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_h1r1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450538770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/cmpr_1v5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450538873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450538873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|cmpr_1v5:rdfull_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|cmpr_1v5:rdfull_eq_comp\"" {  } { { "db/dcfifo_h1r1.tdf" "rdfull_eq_comp" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450538885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450539038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450539038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_h1r1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 108 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450539050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buildAddress DE10_Standard_QSYS:u0\|buildAddress:buildaddress_0 " "Elaborating entity \"buildAddress\" for hierarchy \"DE10_Standard_QSYS:u0\|buildAddress:buildaddress_0\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "buildaddress_0" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450539153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "copyBlock DE10_Standard_QSYS:u0\|copyBlock:copyblock_0 " "Elaborating entity \"copyBlock\" for hierarchy \"DE10_Standard_QSYS:u0\|copyBlock:copyblock_0\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "copyblock_0" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450539267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_jtag_uart DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE10_Standard_QSYS_jtag_uart\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "jtag_uart" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450539344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_jtag_uart_scfifo_w DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE10_Standard_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "the_DE10_Standard_QSYS_jtag_uart_scfifo_w" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450539371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "wfifo" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450539646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450539658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450539659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450539659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450539659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450539659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450539659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450539659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450539659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450539659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450539659 ""}  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587450539659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450539730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450539730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450539737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450539780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450539780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450539790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450539830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450539830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450539844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450539923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450539923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450539942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450540023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450540023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450540037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450540112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450540112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450540126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_jtag_uart_scfifo_r DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE10_Standard_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "the_DE10_Standard_QSYS_jtag_uart_scfifo_r" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450540193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450540666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450540704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450540704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450540704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450540704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450540704 ""}  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587450540704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450540849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450541019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_key DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_key:key " "Elaborating entity \"DE10_Standard_QSYS_key\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_key:key\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "key" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450541102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lutForward DE10_Standard_QSYS:u0\|lutForward:lutforward_0 " "Elaborating entity \"lutForward\" for hierarchy \"DE10_Standard_QSYS:u0\|lutForward:lutforward_0\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "lutforward_0" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450541131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "nios2_gen2_0" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450541194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0.v" "cpu" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450541251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 6047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450541720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 7067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450541783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450541946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450542058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450542058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450542065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 7133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450542157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450542189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgj1 " "Found entity 1: altsyncram_pgj1" {  } { { "db/altsyncram_pgj1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_pgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450542291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450542291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgj1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated " "Elaborating entity \"altsyncram_pgj1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450542298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_bht" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 7331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450542379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450542429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450542530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450542530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450542538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 8288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450542615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450542645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450542751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450542751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450542758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 8306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450542847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 8892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450542932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450542999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450543089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450543089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450543112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450543299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450543386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450543453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450543500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450543621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450543982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450544035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450544162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450544289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450544344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450544389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450544525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450545444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450545700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450545750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450545850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450545899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450546026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450546148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 9314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450551128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450551158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jpi1 " "Found entity 1: altsyncram_jpi1" {  } { { "db/altsyncram_jpi1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_jpi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450551263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450551263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jpi1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated " "Elaborating entity \"altsyncram_jpi1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450551273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 9380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450551353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450551388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450551495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450551495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450551503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 9492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450551593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450551626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450551733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450551733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450551741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 10334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450551824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450551896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450551980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450552043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450552131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450552185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450552236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450552289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode:DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode:DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450552388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450552443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450552518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450552558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450552607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450552655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450552703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450552753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450552804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450552883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450552912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450553038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450553038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450553046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450553104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450553134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450553226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450553362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450553392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450553433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450553469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_onchip_memory2 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE10_Standard_QSYS_onchip_memory2\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "onchip_memory2" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450553525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v" "the_altsyncram" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450553557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450553574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450553574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE10_Standard_QSYS_onchip_memory2.hex " "Parameter \"init_file\" = \"DE10_Standard_QSYS_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450553574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450553574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450553574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450553574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450553574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450553574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450553574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450553574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450553574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450553574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450553574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450553574 ""}  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587450553574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hao1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hao1 " "Found entity 1: altsyncram_hao1" {  } { { "db/altsyncram_hao1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_hao1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450553674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450553674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hao1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hao1:auto_generated " "Elaborating entity \"altsyncram_hao1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hao1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450553683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450554913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450554913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hao1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hao1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_hao1.tdf" "decode3" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_hao1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450554924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450554999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450554999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hao1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hao1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_hao1.tdf" "mux2" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_hao1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450555010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_pll DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll " "Elaborating entity \"DE10_Standard_QSYS_pll\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "pll" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450555847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v" "altera_pll_i" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450555974 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1587450555991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450556010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3750 ps " "Parameter \"phase_shift1\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556010 ""}  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587450556010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_pll_0 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0 " "Elaborating entity \"DE10_Standard_QSYS_pll_0\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "pll_0" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450556032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v" "altera_pll_i" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450556053 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1587450556066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450556084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.174825 MHz " "Parameter \"output_clock_frequency0\" = \"25.174825 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450556084 ""}  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587450556084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_sdram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_sdram:sdram " "Elaborating entity \"DE10_Standard_QSYS_sdram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_sdram:sdram\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "sdram" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450556105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_sdram_input_efifo_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_sdram:sdram\|DE10_Standard_QSYS_sdram_input_efifo_module:the_DE10_Standard_QSYS_sdram_input_efifo_module " "Elaborating entity \"DE10_Standard_QSYS_sdram_input_efifo_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_sdram:sdram\|DE10_Standard_QSYS_sdram_input_efifo_module:the_DE10_Standard_QSYS_sdram_input_efifo_module\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" "the_DE10_Standard_QSYS_sdram_input_efifo_module" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450556194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_sysid_qsys DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_sysid_qsys:sysid_qsys " "Elaborating entity \"DE10_Standard_QSYS_sysid_qsys\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_sysid_qsys:sysid_qsys\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "sysid_qsys" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450556227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_timer DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_timer:timer " "Elaborating entity \"DE10_Standard_QSYS_timer\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_timer:timer\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "timer" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450556250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_timestamp_timer DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_timestamp_timer:timestamp_timer " "Elaborating entity \"DE10_Standard_QSYS_timestamp_timer\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_timestamp_timer:timestamp_timer\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "timestamp_timer" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450556285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator DE10_Standard_QSYS:u0\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "nios2_gen2_0_custom_instruction_master_translator" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450556322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_custom_instruction_master_comb_xconnect DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0_custom_instruction_master_comb_xconnect:nios2_gen2_0_custom_instruction_master_comb_xconnect " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_custom_instruction_master_comb_xconnect\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0_custom_instruction_master_comb_xconnect:nios2_gen2_0_custom_instruction_master_comb_xconnect\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "nios2_gen2_0_custom_instruction_master_comb_xconnect" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450556351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator DE10_Standard_QSYS:u0\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "nios2_gen2_0_custom_instruction_master_comb_slave_translator0" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450556384 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587450556385 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587450556385 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587450556385 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator DE10_Standard_QSYS:u0\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator2 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator2\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "nios2_gen2_0_custom_instruction_master_comb_slave_translator2" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450556421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587450556422 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587450556422 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587450556422 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "mm_interconnect_0" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450556444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ele8307_vga_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ele8307_vga_0_avalon_master_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "ele8307_vga_0_avalon_master_translator" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450556972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:buildaddress_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:buildaddress_0_avalon_master_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "buildaddress_0_avalon_master_translator" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "ele8307_vga_0_avalon_slave_translator" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "key_s1_translator" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ele8307_vga_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ele8307_vga_0_avalon_master_agent\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "ele8307_vga_0_avalon_master_agent" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:buildaddress_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:buildaddress_0_avalon_master_agent\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "buildaddress_0_avalon_master_agent" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lutforward_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lutforward_0_avalon_master_agent\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "lutforward_0_avalon_master_agent" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:copyblock_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:copyblock_0_avalon_master_agent\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "copyblock_0_avalon_master_agent" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 2233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 2395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 2479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 2520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 2686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router:router\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "router" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450557996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_default_decode DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router:router\|DE10_Standard_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router:router\|DE10_Standard_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_001 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_001\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "router_001" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001\|DE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001\|DE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_004 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_004\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_004\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "router_004" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_004\|DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_004\|DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_005 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_005\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_005:router_005\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "router_005" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_005_default_decode DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_005:router_005\|DE10_Standard_QSYS_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_005_default_decode\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_005:router_005\|DE10_Standard_QSYS_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_005.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_006 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_006\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_006:router_006\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "router_006" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_006_default_decode DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_006:router_006\|DE10_Standard_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_006_default_decode\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_006:router_006\|DE10_Standard_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_007 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_007\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_007:router_007\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "router_007" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_007:router_007\|DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_007:router_007\|DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_009 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_009\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_009:router_009\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "router_009" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_009_default_decode DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_009:router_009\|DE10_Standard_QSYS_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_009_default_decode\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_009:router_009\|DE10_Standard_QSYS_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_cmd_demux DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_004 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_004\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_004:cmd_demux_004\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "cmd_demux_004" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 4084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_005 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_005:cmd_demux_005 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_005\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_005:cmd_demux_005\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "cmd_demux_005" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 4113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_cmd_mux DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 4160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 4183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_003 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_003\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_rsp_demux DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 4355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450558971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 4378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_rsp_mux DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 4520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 4537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004:rsp_mux_004 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004:rsp_mux_004\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "rsp_mux_004" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 4636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004.sv" "arb" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005:rsp_mux_005 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005:rsp_mux_005\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "rsp_mux_005" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 4665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005.sv" "arb" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 4731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:buildaddress_0_avalon_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:buildaddress_0_avalon_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "buildaddress_0_avalon_master_to_sdram_s1_cmd_width_adapter" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 4797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 5127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559467 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587450559478 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587450559480 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587450559480 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_buildaddress_0_avalon_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_buildaddress_0_avalon_master_rsp_width_adapter\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "sdram_s1_to_buildaddress_0_avalon_master_rsp_width_adapter" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 5193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559557 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587450559566 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_buildaddress_0_avalon_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587450559567 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_buildaddress_0_avalon_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587450559567 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_buildaddress_0_avalon_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 5486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 5515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_irq_mapper DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE10_Standard_QSYS_irq_mapper\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "irq_mapper" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10_Standard_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10_Standard_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "rst_controller" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10_Standard_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10_Standard_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10_Standard_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10_Standard_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10_Standard_QSYS:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10_Standard_QSYS:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "rst_controller_001" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450559909 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1587450561994 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1587450563105 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.04.21.02:29:27 Progress: Loading sld3853e859/alt_sld_fab_wrapper_hw.tcl " "2020.04.21.02:29:27 Progress: Loading sld3853e859/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450567235 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450570035 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450570190 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450573833 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450574009 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450574188 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450574383 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450574387 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450574388 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1587450575074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3853e859/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3853e859/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3853e859/alt_sld_fab.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/ip/sld3853e859/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450575367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450575367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450575494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450575494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450575531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450575531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450575619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450575619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450575728 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450575728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450575728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450575819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450575819 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf" 233 2 0 } } { "db/dcfifo_h1r1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 69 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "lpm_fifo_dc.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } } { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } } { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 228 0 0 } } { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450578141 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf" 265 2 0 } } { "db/dcfifo_h1r1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 69 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "lpm_fifo_dc.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } } { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } } { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 228 0 0 } } { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450578141 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[14\] " "Synthesized away node \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf" 489 2 0 } } { "db/dcfifo_h1r1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 69 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "lpm_fifo_dc.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } } { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } } { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 228 0 0 } } { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450578141 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[15\] " "Synthesized away node \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf" 521 2 0 } } { "db/dcfifo_h1r1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 69 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "lpm_fifo_dc.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } } { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } } { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 228 0 0 } } { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450578141 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[22\] " "Synthesized away node \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf" 745 2 0 } } { "db/dcfifo_h1r1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 69 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "lpm_fifo_dc.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } } { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } } { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 228 0 0 } } { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450578141 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[23\] " "Synthesized away node \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf" 777 2 0 } } { "db/dcfifo_h1r1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 69 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "lpm_fifo_dc.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } } { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } } { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 228 0 0 } } { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450578141 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[30\] " "Synthesized away node \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf" 1001 2 0 } } { "db/dcfifo_h1r1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 69 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "lpm_fifo_dc.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } } { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } } { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 228 0 0 } } { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450578141 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[31\] " "Synthesized away node \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf" 1033 2 0 } } { "db/dcfifo_h1r1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 69 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "lpm_fifo_dc.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } } { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } } { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 228 0 0 } } { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450578141 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1587450578141 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1587450578141 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587450583822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587450583822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587450583822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587450583822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587450583822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587450583822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587450583822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587450583822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587450583822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587450583822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587450583822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587450583822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587450583822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587450583822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587450583822 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1587450583822 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1587450583822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450583872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587450583872 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587450583872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587450583966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450583966 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1587450585109 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1587450585109 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1587450585174 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1587450585174 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1587450585174 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1587450585174 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1587450585174 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1587450585196 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587450585444 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587450585444 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587450585444 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587450585444 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587450585444 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587450585444 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587450585444 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587450585444 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1587450585444 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587450590220 "|SDRAM_Nios_Test|IRDA_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1587450590220 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450590660 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "883 " "883 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587450594948 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450595346 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/output_files/SDRAM_Nios_Test.map.smsg " "Generated suppressed messages file C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/output_files/SDRAM_Nios_Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450596694 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "18 0 3 0 0 " "Adding 18 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587450601941 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587450601941 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1587450602309 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1587450602309 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1587450602325 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1587450602325 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1587450602340 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1587450602340 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587450602821 "|SDRAM_Nios_Test|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1587450602821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6364 " "Implemented 6364 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587450602841 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587450602841 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1587450602841 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5766 " "Implemented 5766 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587450602841 ""} { "Info" "ICUT_CUT_TM_RAMS" "419 " "Implemented 419 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1587450602841 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1587450602841 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1587450602841 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587450602841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 160 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5135 " "Peak virtual memory: 5135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587450602985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 02:30:02 2020 " "Processing ended: Tue Apr 21 02:30:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587450602985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587450602985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587450602985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587450602985 ""}
