
AVRASM ver. 2.1.30  D:\gesha\OneDrive - UNIVERSITAS INDONESIA\Kuliah\Semester 5\Sistem Tertanam\03_CVAVR\ATM128_DAC0832\Debug\List\ATM128_DAC0832.asm Fri Nov 26 21:09:08 2021

D:\gesha\OneDrive - UNIVERSITAS INDONESIA\Kuliah\Semester 5\Sistem Tertanam\03_CVAVR\ATM128_DAC0832\Debug\List\ATM128_DAC0832.asm(1090): warning: Register r5 already defined by the .DEF directive
D:\gesha\OneDrive - UNIVERSITAS INDONESIA\Kuliah\Semester 5\Sistem Tertanam\03_CVAVR\ATM128_DAC0832\Debug\List\ATM128_DAC0832.asm(1091): warning: Register r4 already defined by the .DEF directive
D:\gesha\OneDrive - UNIVERSITAS INDONESIA\Kuliah\Semester 5\Sistem Tertanam\03_CVAVR\ATM128_DAC0832\Debug\List\ATM128_DAC0832.asm(1092): warning: Register r7 already defined by the .DEF directive
D:\gesha\OneDrive - UNIVERSITAS INDONESIA\Kuliah\Semester 5\Sistem Tertanam\03_CVAVR\ATM128_DAC0832\Debug\List\ATM128_DAC0832.asm(1093): warning: Register r6 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega128
                 ;Program type           : Application
                 ;Clock frequency        : 10.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 1024 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega128
                 	#pragma AVRPART MEMORY PROG_FLASH 131072
                 	#pragma AVRPART MEMORY EEPROM 4096
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 4096
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU RAMPZ=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x6D
                 	.EQU XMCRB=0x6C
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x10FF
                 	.EQU __DSTACK_SIZE=0x0400
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _data=R5
                 	.DEF __lcd_x=R4
                 	.DEF __lcd_y=R7
                 	.DEF __lcd_maxx=R6
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0060 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
000046 2710
000047 03e8
000048 0064
000049 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00004a 0001      	.DB  0x1,0x0
                 _tbl16_G100:
00004b 1000
00004c 0100
00004d 0010
00004e 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x0:
00004f 6544
000050 6f6d
000051 4420
000052 4341      	.DB  0x44,0x65,0x6D,0x6F,0x20,0x44,0x41,0x43
000053 3020
000054 3338
000055 0032
000056 6144      	.DB  0x20,0x30,0x38,0x33,0x32,0x0,0x44,0x61
000057 6174
000058 203d
000059 3325
00005a 0064      	.DB  0x74,0x61,0x3D,0x20,0x25,0x33,0x64,0x0
                 _0x2020003:
00005b c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
00005c 0002      	.DW  0x02
00005d 0510      	.DW  __base_y_G101
00005e 00b6      	.DW  _0x2020003*2
                 
                 _0xFFFFFFFF:
00005f 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000060 94f8      	CLI
000061 27ee      	CLR  R30
000062 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000063 e0f1      	LDI  R31,1
000064 bff5      	OUT  MCUCR,R31
000065 bfe5      	OUT  MCUCR,R30
000066 93e0 006c 	STS  XMCRB,R30
                 
                 ;CLEAR R2-R14
000068 e08d      	LDI  R24,(14-2)+1
000069 e0a2      	LDI  R26,2
00006a 27bb      	CLR  R27
                 __CLEAR_REG:
00006b 93ed      	ST   X+,R30
00006c 958a      	DEC  R24
00006d f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00006e e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00006f e190      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000070 e0a0      	LDI  R26,LOW(__SRAM_START)
000071 e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000072 93ed      	ST   X+,R30
000073 9701      	SBIW R24,1
000074 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000075 ebe8      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000076 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000077 9185      	LPM  R24,Z+
000078 9195      	LPM  R25,Z+
000079 9700      	SBIW R24,0
00007a f061      	BREQ __GLOBAL_INI_END
00007b 91a5      	LPM  R26,Z+
00007c 91b5      	LPM  R27,Z+
00007d 9005      	LPM  R0,Z+
00007e 9015      	LPM  R1,Z+
00007f 01bf      	MOVW R22,R30
000080 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000081 9005      	LPM  R0,Z+
000082 920d      	ST   X+,R0
000083 9701      	SBIW R24,1
000084 f7e1      	BRNE __GLOBAL_INI_LOOP
000085 01fb      	MOVW R30,R22
000086 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
000087 bf8b      	OUT  RAMPZ,R24
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000088 efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000089 bfed      	OUT  SPL,R30
00008a e1e0      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00008b bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00008c e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00008d e0d5      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00008e 940c 009b 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x500
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 11/26/2021
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega128
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 10.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 1024
                 ;*******************************************************/
                 ;
                 ;#include <mega128.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x1C
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_powersave=0x18
                 	.EQU __sm_standby=0x14
                 	.EQU __sm_ext_standby=0x1C
                 	.EQU __sm_adc_noise_red=0x08
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;#include <stdio.h>
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;
                 ;#define CS_bar PORTD.4
                 ;#define WR_bar PORTD.5
                 ;// Declare your global variables here
                 ;unsigned char data;
                 ;char text[16];
                 ;
                 ;void send2dac(unsigned char x)
                 ; 0000 0025 {
                 
                 	.CSEG
                 _send2dac:
                 ; .FSTART _send2dac
                 ; 0000 0026  CS_bar= 1;
000090 93aa      	ST   -Y,R26
                 ;	x -> Y+0
000091 9a94      	SBI  0x12,4
                 ; 0000 0027  CS_bar= 0;            //timing diagram memerlukan CS-bar 1 ke 0
000092 9894      	CBI  0x12,4
                 ; 0000 0028  PORTE= x;
000093 81e8      	LD   R30,Y
000094 b9e3      	OUT  0x3,R30
                 ; 0000 0029  WR_bar= 1;
000095 9a95      	SBI  0x12,5
                 ; 0000 002A  WR_bar= 0;
000096 9895      	CBI  0x12,5
                 ; 0000 002B  //delay_us(10);         tidak perlu menyisipkan delay jika sudah cukup
                 ; 0000 002C  WR_bar= 1;            //timing diagram memerlukan WR-bar 1 ke 0 ke 1
000097 9a95      	SBI  0x12,5
                 ; 0000 002D  CS_bar= 1;
000098 9a94      	SBI  0x12,4
                 ; 0000 002E }
000099 940c 0366 	JMP  _0x2080001
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0031 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0032 // Declare your local variables here
                 ; 0000 0033 
                 ; 0000 0034 // Input/Output Ports initialization
                 ; 0000 0035 // Port A initialization
                 ; 0000 0036 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0037 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
00009b e0e0      	LDI  R30,LOW(0)
00009c bbea      	OUT  0x1A,R30
                 ; 0000 0038 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0039 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
00009d bbeb      	OUT  0x1B,R30
                 ; 0000 003A 
                 ; 0000 003B // Port B initialization
                 ; 0000 003C // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 003D DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
00009e bbe7      	OUT  0x17,R30
                 ; 0000 003E // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 003F PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00009f bbe8      	OUT  0x18,R30
                 ; 0000 0040 
                 ; 0000 0041 // Port C initialization
                 ; 0000 0042 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0043 DDRC=(1<<DDC7) | (1<<DDC6) | (1<<DDC5) | (1<<DDC4) | (1<<DDC3) | (1<<DDC2) | (1<<DDC1) | (1<<DDC0);
0000a0 efef      	LDI  R30,LOW(255)
0000a1 bbe4      	OUT  0x14,R30
                 ; 0000 0044 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0045 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000a2 e0e0      	LDI  R30,LOW(0)
0000a3 bbe5      	OUT  0x15,R30
                 ; 0000 0046 
                 ; 0000 0047 // Port D initialization
                 ; 0000 0048 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0049 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000a4 bbe1      	OUT  0x11,R30
                 ; 0000 004A // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 004B PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000a5 bbe2      	OUT  0x12,R30
                 ; 0000 004C 
                 ; 0000 004D // Port E initialization
                 ; 0000 004E // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 004F DDRE=(1<<DDE7) | (1<<DDE6) | (1<<DDE5) | (1<<DDE4) | (1<<DDE3) | (1<<DDE2) | (1<<DDE1) | (1<<DDE0);
0000a6 efef      	LDI  R30,LOW(255)
0000a7 b9e2      	OUT  0x2,R30
                 ; 0000 0050 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0051 PORTE=(0<<PORTE7) | (0<<PORTE6) | (0<<PORTE5) | (0<<PORTE4) | (0<<PORTE3) | (0<<PORTE2) | (0<<PORTE1) | (0<<PORTE0);
0000a8 e0e0      	LDI  R30,LOW(0)
0000a9 b9e3      	OUT  0x3,R30
                 ; 0000 0052 
                 ; 0000 0053 // Port F initialization
                 ; 0000 0054 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0055 DDRF=(0<<DDF7) | (0<<DDF6) | (0<<DDF5) | (0<<DDF4) | (0<<DDF3) | (0<<DDF2) | (0<<DDF1) | (0<<DDF0);
0000aa 93e0 0061 	STS  97,R30
                 ; 0000 0056 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0057 PORTF=(0<<PORTF7) | (0<<PORTF6) | (0<<PORTF5) | (0<<PORTF4) | (0<<PORTF3) | (0<<PORTF2) | (0<<PORTF1) | (0<<PORTF0);
0000ac 93e0 0062 	STS  98,R30
                 ; 0000 0058 
                 ; 0000 0059 // Port G initialization
                 ; 0000 005A // Function: Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 005B DDRG=(0<<DDG4) | (0<<DDG3) | (0<<DDG2) | (0<<DDG1) | (0<<DDG0);
0000ae 93e0 0064 	STS  100,R30
                 ; 0000 005C // State: Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 005D PORTG=(0<<PORTG4) | (0<<PORTG3) | (0<<PORTG2) | (0<<PORTG1) | (0<<PORTG0);
0000b0 93e0 0065 	STS  101,R30
                 ; 0000 005E 
                 ; 0000 005F // Timer/Counter 0 initialization
                 ; 0000 0060 // Clock source: System Clock
                 ; 0000 0061 // Clock value: Timer 0 Stopped
                 ; 0000 0062 // Mode: Normal top=0xFF
                 ; 0000 0063 // OC0 output: Disconnected
                 ; 0000 0064 ASSR=0<<AS0;
0000b2 bfe0      	OUT  0x30,R30
                 ; 0000 0065 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000b3 bfe3      	OUT  0x33,R30
                 ; 0000 0066 TCNT0=0x00;
0000b4 bfe2      	OUT  0x32,R30
                 ; 0000 0067 OCR0=0x00;
0000b5 bfe1      	OUT  0x31,R30
                 ; 0000 0068 
                 ; 0000 0069 // Timer/Counter 1 initialization
                 ; 0000 006A // Clock source: System Clock
                 ; 0000 006B // Clock value: Timer1 Stopped
                 ; 0000 006C // Mode: Normal top=0xFFFF
                 ; 0000 006D // OC1A output: Disconnected
                 ; 0000 006E // OC1B output: Disconnected
                 ; 0000 006F // OC1C output: Disconnected
                 ; 0000 0070 // Noise Canceler: Off
                 ; 0000 0071 // Input Capture on Falling Edge
                 ; 0000 0072 // Timer1 Overflow Interrupt: Off
                 ; 0000 0073 // Input Capture Interrupt: Off
                 ; 0000 0074 // Compare A Match Interrupt: Off
                 ; 0000 0075 // Compare B Match Interrupt: Off
                 ; 0000 0076 // Compare C Match Interrupt: Off
                 ; 0000 0077 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<COM1C1) | (0<<COM1C0) | (0<<WGM11) | (0<<WGM10);
0000b6 bdef      	OUT  0x2F,R30
                 ; 0000 0078 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000b7 bdee      	OUT  0x2E,R30
                 ; 0000 0079 TCNT1H=0x00;
0000b8 bded      	OUT  0x2D,R30
                 ; 0000 007A TCNT1L=0x00;
0000b9 bdec      	OUT  0x2C,R30
                 ; 0000 007B ICR1H=0x00;
0000ba bde7      	OUT  0x27,R30
                 ; 0000 007C ICR1L=0x00;
0000bb bde6      	OUT  0x26,R30
                 ; 0000 007D OCR1AH=0x00;
0000bc bdeb      	OUT  0x2B,R30
                 ; 0000 007E OCR1AL=0x00;
0000bd bdea      	OUT  0x2A,R30
                 ; 0000 007F OCR1BH=0x00;
0000be bde9      	OUT  0x29,R30
                 ; 0000 0080 OCR1BL=0x00;
0000bf bde8      	OUT  0x28,R30
                 ; 0000 0081 OCR1CH=0x00;
0000c0 93e0 0079 	STS  121,R30
                 ; 0000 0082 OCR1CL=0x00;
0000c2 93e0 0078 	STS  120,R30
                 ; 0000 0083 
                 ; 0000 0084 // Timer/Counter 2 initialization
                 ; 0000 0085 // Clock source: System Clock
                 ; 0000 0086 // Clock value: Timer2 Stopped
                 ; 0000 0087 // Mode: Normal top=0xFF
                 ; 0000 0088 // OC2 output: Disconnected
                 ; 0000 0089 TCCR2=(0<<WGM20) | (0<<COM21) | (0<<COM20) | (0<<WGM21) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000c4 bde5      	OUT  0x25,R30
                 ; 0000 008A TCNT2=0x00;
0000c5 bde4      	OUT  0x24,R30
                 ; 0000 008B OCR2=0x00;
0000c6 bde3      	OUT  0x23,R30
                 ; 0000 008C 
                 ; 0000 008D // Timer/Counter 3 initialization
                 ; 0000 008E // Clock source: System Clock
                 ; 0000 008F // Clock value: Timer3 Stopped
                 ; 0000 0090 // Mode: Normal top=0xFFFF
                 ; 0000 0091 // OC3A output: Disconnected
                 ; 0000 0092 // OC3B output: Disconnected
                 ; 0000 0093 // OC3C output: Disconnected
                 ; 0000 0094 // Noise Canceler: Off
                 ; 0000 0095 // Input Capture on Falling Edge
                 ; 0000 0096 // Timer3 Overflow Interrupt: Off
                 ; 0000 0097 // Input Capture Interrupt: Off
                 ; 0000 0098 // Compare A Match Interrupt: Off
                 ; 0000 0099 // Compare B Match Interrupt: Off
                 ; 0000 009A // Compare C Match Interrupt: Off
                 ; 0000 009B TCCR3A=(0<<COM3A1) | (0<<COM3A0) | (0<<COM3B1) | (0<<COM3B0) | (0<<COM3C1) | (0<<COM3C0) | (0<<WGM31) | (0<<WGM30);
0000c7 93e0 008b 	STS  139,R30
                 ; 0000 009C TCCR3B=(0<<ICNC3) | (0<<ICES3) | (0<<WGM33) | (0<<WGM32) | (0<<CS32) | (0<<CS31) | (0<<CS30);
0000c9 93e0 008a 	STS  138,R30
                 ; 0000 009D TCNT3H=0x00;
0000cb 93e0 0089 	STS  137,R30
                 ; 0000 009E TCNT3L=0x00;
0000cd 93e0 0088 	STS  136,R30
                 ; 0000 009F ICR3H=0x00;
0000cf 93e0 0081 	STS  129,R30
                 ; 0000 00A0 ICR3L=0x00;
0000d1 93e0 0080 	STS  128,R30
                 ; 0000 00A1 OCR3AH=0x00;
0000d3 93e0 0087 	STS  135,R30
                 ; 0000 00A2 OCR3AL=0x00;
0000d5 93e0 0086 	STS  134,R30
                 ; 0000 00A3 OCR3BH=0x00;
0000d7 93e0 0085 	STS  133,R30
                 ; 0000 00A4 OCR3BL=0x00;
0000d9 93e0 0084 	STS  132,R30
                 ; 0000 00A5 OCR3CH=0x00;
0000db 93e0 0083 	STS  131,R30
                 ; 0000 00A6 OCR3CL=0x00;
0000dd 93e0 0082 	STS  130,R30
                 ; 0000 00A7 
                 ; 0000 00A8 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00A9 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
0000df bfe7      	OUT  0x37,R30
                 ; 0000 00AA ETIMSK=(0<<TICIE3) | (0<<OCIE3A) | (0<<OCIE3B) | (0<<TOIE3) | (0<<OCIE3C) | (0<<OCIE1C);
0000e0 93e0 007d 	STS  125,R30
                 ; 0000 00AB 
                 ; 0000 00AC // External Interrupt(s) initialization
                 ; 0000 00AD // INT0: Off
                 ; 0000 00AE // INT1: Off
                 ; 0000 00AF // INT2: Off
                 ; 0000 00B0 // INT3: Off
                 ; 0000 00B1 // INT4: Off
                 ; 0000 00B2 // INT5: Off
                 ; 0000 00B3 // INT6: Off
                 ; 0000 00B4 // INT7: Off
                 ; 0000 00B5 EICRA=(0<<ISC31) | (0<<ISC30) | (0<<ISC21) | (0<<ISC20) | (0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000e2 93e0 006a 	STS  106,R30
                 ; 0000 00B6 EICRB=(0<<ISC71) | (0<<ISC70) | (0<<ISC61) | (0<<ISC60) | (0<<ISC51) | (0<<ISC50) | (0<<ISC41) | (0<<ISC40);
0000e4 bfea      	OUT  0x3A,R30
                 ; 0000 00B7 EIMSK=(0<<INT7) | (0<<INT6) | (0<<INT5) | (0<<INT4) | (0<<INT3) | (0<<INT2) | (0<<INT1) | (0<<INT0);
0000e5 bfe9      	OUT  0x39,R30
                 ; 0000 00B8 
                 ; 0000 00B9 // USART0 initialization
                 ; 0000 00BA // USART0 disabled
                 ; 0000 00BB UCSR0B=(0<<RXCIE0) | (0<<TXCIE0) | (0<<UDRIE0) | (0<<RXEN0) | (0<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
0000e6 b9ea      	OUT  0xA,R30
                 ; 0000 00BC 
                 ; 0000 00BD // USART1 initialization
                 ; 0000 00BE // USART1 disabled
                 ; 0000 00BF UCSR1B=(0<<RXCIE1) | (0<<TXCIE1) | (0<<UDRIE1) | (0<<RXEN1) | (0<<TXEN1) | (0<<UCSZ12) | (0<<RXB81) | (0<<TXB81);
0000e7 93e0 009a 	STS  154,R30
                 ; 0000 00C0 
                 ; 0000 00C1 // Analog Comparator initialization
                 ; 0000 00C2 // Analog Comparator: Off
                 ; 0000 00C3 // The Analog Comparator's positive input is
                 ; 0000 00C4 // connected to the AIN0 pin
                 ; 0000 00C5 // The Analog Comparator's negative input is
                 ; 0000 00C6 // connected to the AIN1 pin
                 ; 0000 00C7 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000e9 e8e0      	LDI  R30,LOW(128)
0000ea b9e8      	OUT  0x8,R30
                 ; 0000 00C8 SFIOR=(0<<ACME);
0000eb e0e0      	LDI  R30,LOW(0)
0000ec bde0      	OUT  0x20,R30
                 ; 0000 00C9 
                 ; 0000 00CA // ADC initialization
                 ; 0000 00CB // ADC disabled
                 ; 0000 00CC ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000ed b9e6      	OUT  0x6,R30
                 ; 0000 00CD 
                 ; 0000 00CE // SPI initialization
                 ; 0000 00CF // SPI disabled
                 ; 0000 00D0 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000ee b9ed      	OUT  0xD,R30
                 ; 0000 00D1 
                 ; 0000 00D2 // TWI initialization
                 ; 0000 00D3 // TWI disabled
                 ; 0000 00D4 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000ef 93e0 0074 	STS  116,R30
                 ; 0000 00D5 
                 ; 0000 00D6 // Alphanumeric LCD initialization
                 ; 0000 00D7 // Connections are specified in the
                 ; 0000 00D8 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00D9 // RS - PORTC Bit 0
                 ; 0000 00DA // RD - PORTC Bit 2
                 ; 0000 00DB // EN - PORTC Bit 1
                 ; 0000 00DC // D4 - PORTC Bit 4
                 ; 0000 00DD // D5 - PORTC Bit 5
                 ; 0000 00DE // D6 - PORTC Bit 6
                 ; 0000 00DF // D7 - PORTC Bit 7
                 ; 0000 00E0 // Characters/line: 16
                 ; 0000 00E1 lcd_init(16);
0000f1 e1a0      	LDI  R26,LOW(16)
0000f2 940e 033a 	CALL _lcd_init
                 ; 0000 00E2 lcd_putsf("Demo DAC 0832");
                +
0000f4 e9ae     +LDI R26 , LOW ( 2 * _0x0 + ( 0 ) )
0000f5 e0b0     +LDI R27 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW2FN _0x0,0
0000f6 940e 0327 	CALL _lcd_putsf
                 ; 0000 00E3 while (1)
                 _0xF:
                 ; 0000 00E4       {
                 ; 0000 00E5       // Place your code here
                 ; 0000 00E6       for (data=0; data<=255; data=data+5)
0000f8 2455      	CLR  R5
                 _0x13:
0000f9 efef      	LDI  R30,LOW(255)
0000fa 15e5      	CP   R30,R5
0000fb f120      	BRLO _0x14
                 ; 0000 00E7           {
                 ; 0000 00E8            send2dac(data);
0000fc 2da5      	MOV  R26,R5
0000fd df92      	RCALL _send2dac
                 ; 0000 00E9            sprintf(text, "Data= %3d", data);
0000fe e0e0      	LDI  R30,LOW(_text)
0000ff e0f5      	LDI  R31,HIGH(_text)
000100 93fa      	ST   -Y,R31
000101 93ea      	ST   -Y,R30
                +
000102 eaec     +LDI R30 , LOW ( 2 * _0x0 + ( 14 ) )
000103 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 14 ) )
                 	__POINTW1FN _0x0,14
000104 93fa      	ST   -Y,R31
000105 93ea      	ST   -Y,R30
000106 2de5      	MOV  R30,R5
000107 27ff      	CLR  R31
000108 2766      	CLR  R22
000109 2777      	CLR  R23
00010a 940e 03d5 	CALL __PUTPARD1
00010c e084      	LDI  R24,4
00010d 940e 0296 	CALL _sprintf
00010f 9628      	ADIW R28,8
                 ; 0000 00EA            lcd_gotoxy(0,1);
000110 e0e0      	LDI  R30,LOW(0)
000111 93ea      	ST   -Y,R30
000112 e0a1      	LDI  R26,LOW(1)
000113 940e 02ea 	CALL _lcd_gotoxy
                 ; 0000 00EB            lcd_puts(text);
000115 e0a0      	LDI  R26,LOW(_text)
000116 e0b5      	LDI  R27,HIGH(_text)
000117 940e 0318 	CALL _lcd_puts
                 ; 0000 00EC            delay_ms(100);
000119 e6a4      	LDI  R26,LOW(100)
00011a e0b0      	LDI  R27,0
00011b 940e 03bb 	CALL _delay_ms
                 ; 0000 00ED           };
00011d e0e5      	LDI  R30,LOW(5)
00011e 0e5e      	ADD  R5,R30
00011f cfd9      	RJMP _0x13
                 _0x14:
                 ; 0000 00EE       }
000120 cfd7      	RJMP _0xF
                 ; 0000 00EF }
                 _0x15:
000121 cfff      	RJMP _0x15
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_buff_G100:
                 ; .FSTART _put_buff_G100
000122 93ba      	ST   -Y,R27
000123 93aa      	ST   -Y,R26
000124 931a      	ST   -Y,R17
000125 930a      	ST   -Y,R16
000126 81aa      	LDD  R26,Y+2
000127 81bb      	LDD  R27,Y+2+1
000128 9612      	ADIW R26,2
000129 940e 03cd 	CALL __GETW1P
00012b 9730      	SBIW R30,0
00012c f159      	BREQ _0x2000010
00012d 81aa      	LDD  R26,Y+2
00012e 81bb      	LDD  R27,Y+2+1
00012f 9614      	ADIW R26,4
000130 940e 03cd 	CALL __GETW1P
000132 018f      	MOVW R16,R30
000133 9730      	SBIW R30,0
000134 f061      	BREQ _0x2000012
                +
000135 3002     +CPI R16 , LOW ( 2 )
000136 e0e0     +LDI R30 , HIGH ( 2 )
000137 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
000138 f098      	BRLO _0x2000013
000139 01f8      	MOVW R30,R16
00013a 9731      	SBIW R30,1
00013b 018f      	MOVW R16,R30
                +
00013c 81aa     +LDD R26 , Y + 2
00013d 81bb     +LDD R27 , Y + 2 + 1
00013e 9614     +ADIW R26 , 4
00013f 93ed     +ST X + , R30
000140 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2000012:
000141 81aa      	LDD  R26,Y+2
000142 81bb      	LDD  R27,Y+2+1
000143 9612      	ADIW R26,2
000144 91ed      	LD   R30,X+
000145 91fd      	LD   R31,X+
000146 9631      	ADIW R30,1
000147 93fe      	ST   -X,R31
000148 93ee      	ST   -X,R30
000149 9731      	SBIW R30,1
00014a 81ac      	LDD  R26,Y+4
00014b 83a0      	STD  Z+0,R26
                 _0x2000013:
00014c 81aa      	LDD  R26,Y+2
00014d 81bb      	LDD  R27,Y+2+1
00014e 940e 03cd 	CALL __GETW1P
000150 23ff      	TST  R31
000151 f02a      	BRMI _0x2000014
000152 91ed      	LD   R30,X+
000153 91fd      	LD   R31,X+
000154 9631      	ADIW R30,1
000155 93fe      	ST   -X,R31
000156 93ee      	ST   -X,R30
                 _0x2000014:
000157 c006      	RJMP _0x2000015
                 _0x2000010:
000158 81aa      	LDD  R26,Y+2
000159 81bb      	LDD  R27,Y+2+1
00015a efef      	LDI  R30,LOW(65535)
00015b efff      	LDI  R31,HIGH(65535)
00015c 93ed      	ST   X+,R30
00015d 93fc      	ST   X,R31
                 _0x2000015:
00015e 8119      	LDD  R17,Y+1
00015f 8108      	LDD  R16,Y+0
000160 9625      	ADIW R28,5
000161 9508      	RET
                 ; .FEND
                 __print_G100:
                 ; .FSTART __print_G100
000162 93ba      	ST   -Y,R27
000163 93aa      	ST   -Y,R26
000164 9726      	SBIW R28,6
000165 940e 03da 	CALL __SAVELOCR6
000167 e010      	LDI  R17,0
000168 85ac      	LDD  R26,Y+12
000169 85bd      	LDD  R27,Y+12+1
00016a e0e0      	LDI  R30,LOW(0)
00016b e0f0      	LDI  R31,HIGH(0)
00016c 93ed      	ST   X+,R30
00016d 93fc      	ST   X,R31
                 _0x2000016:
00016e 89ea      	LDD  R30,Y+18
00016f 89fb      	LDD  R31,Y+18+1
000170 9631      	ADIW R30,1
000171 8bea      	STD  Y+18,R30
000172 8bfb      	STD  Y+18+1,R31
000173 9731      	SBIW R30,1
000174 91e4      	LPM  R30,Z
000175 2f2e      	MOV  R18,R30
000176 30e0      	CPI  R30,0
000177 f409      	BRNE PC+2
000178 c115      	RJMP _0x2000018
000179 2fe1      	MOV  R30,R17
00017a 30e0      	CPI  R30,0
00017b f439      	BRNE _0x200001C
00017c 3225      	CPI  R18,37
00017d f411      	BRNE _0x200001D
00017e e011      	LDI  R17,LOW(1)
00017f c002      	RJMP _0x200001E
                 _0x200001D:
000180 940e 0381 	CALL SUBOPT_0x0
                 _0x200001E:
000182 c10a      	RJMP _0x200001B
                 _0x200001C:
000183 30e1      	CPI  R30,LOW(0x1)
000184 f4a9      	BRNE _0x200001F
000185 3225      	CPI  R18,37
000186 f419      	BRNE _0x2000020
000187 940e 0381 	CALL SUBOPT_0x0
000189 c102      	RJMP _0x20000CC
                 _0x2000020:
00018a e012      	LDI  R17,LOW(2)
00018b e040      	LDI  R20,LOW(0)
00018c e000      	LDI  R16,LOW(0)
00018d 322d      	CPI  R18,45
00018e f411      	BRNE _0x2000021
00018f e001      	LDI  R16,LOW(1)
000190 c0fc      	RJMP _0x200001B
                 _0x2000021:
000191 322b      	CPI  R18,43
000192 f411      	BRNE _0x2000022
000193 e24b      	LDI  R20,LOW(43)
000194 c0f8      	RJMP _0x200001B
                 _0x2000022:
000195 3220      	CPI  R18,32
000196 f411      	BRNE _0x2000023
000197 e240      	LDI  R20,LOW(32)
000198 c0f4      	RJMP _0x200001B
                 _0x2000023:
000199 c002      	RJMP _0x2000024
                 _0x200001F:
00019a 30e2      	CPI  R30,LOW(0x2)
00019b f439      	BRNE _0x2000025
                 _0x2000024:
00019c e050      	LDI  R21,LOW(0)
00019d e013      	LDI  R17,LOW(3)
00019e 3320      	CPI  R18,48
00019f f411      	BRNE _0x2000026
0001a0 6800      	ORI  R16,LOW(128)
0001a1 c0eb      	RJMP _0x200001B
                 _0x2000026:
0001a2 c003      	RJMP _0x2000027
                 _0x2000025:
0001a3 30e3      	CPI  R30,LOW(0x3)
0001a4 f009      	BREQ PC+2
0001a5 c0e7      	RJMP _0x200001B
                 _0x2000027:
0001a6 3320      	CPI  R18,48
0001a7 f010      	BRLO _0x200002A
0001a8 332a      	CPI  R18,58
0001a9 f008      	BRLO _0x200002B
                 _0x200002A:
0001aa c007      	RJMP _0x2000029
                 _0x200002B:
0001ab e0aa      	LDI  R26,LOW(10)
0001ac 9f5a      	MUL  R21,R26
0001ad 2d50      	MOV  R21,R0
0001ae 2fe2      	MOV  R30,R18
0001af 53e0      	SUBI R30,LOW(48)
0001b0 0f5e      	ADD  R21,R30
0001b1 c0db      	RJMP _0x200001B
                 _0x2000029:
0001b2 2fe2      	MOV  R30,R18
0001b3 36e3      	CPI  R30,LOW(0x63)
0001b4 f449      	BRNE _0x200002F
0001b5 940e 0388 	CALL SUBOPT_0x1
0001b7 89e8      	LDD  R30,Y+16
0001b8 89f9      	LDD  R31,Y+16+1
0001b9 81a4      	LDD  R26,Z+4
0001ba 93aa      	ST   -Y,R26
0001bb 940e 038e 	CALL SUBOPT_0x2
0001bd c0ce      	RJMP _0x2000030
                 _0x200002F:
0001be 37e3      	CPI  R30,LOW(0x73)
0001bf f441      	BRNE _0x2000032
0001c0 940e 0388 	CALL SUBOPT_0x1
0001c2 940e 0394 	CALL SUBOPT_0x3
0001c4 940e 0368 	CALL _strlen
0001c6 2f1e      	MOV  R17,R30
0001c7 c00a      	RJMP _0x2000033
                 _0x2000032:
0001c8 37e0      	CPI  R30,LOW(0x70)
0001c9 f461      	BRNE _0x2000035
0001ca 940e 0388 	CALL SUBOPT_0x1
0001cc 940e 0394 	CALL SUBOPT_0x3
0001ce 940e 0374 	CALL _strlenf
0001d0 2f1e      	MOV  R17,R30
0001d1 6008      	ORI  R16,LOW(8)
                 _0x2000033:
0001d2 6002      	ORI  R16,LOW(2)
0001d3 770f      	ANDI R16,LOW(127)
0001d4 e030      	LDI  R19,LOW(0)
0001d5 c034      	RJMP _0x2000036
                 _0x2000035:
0001d6 36e4      	CPI  R30,LOW(0x64)
0001d7 f011      	BREQ _0x2000039
0001d8 36e9      	CPI  R30,LOW(0x69)
0001d9 f411      	BRNE _0x200003A
                 _0x2000039:
0001da 6004      	ORI  R16,LOW(4)
0001db c002      	RJMP _0x200003B
                 _0x200003A:
0001dc 37e5      	CPI  R30,LOW(0x75)
0001dd f431      	BRNE _0x200003C
                 _0x200003B:
0001de e8ec      	LDI  R30,LOW(_tbl10_G100*2)
0001df e0f0      	LDI  R31,HIGH(_tbl10_G100*2)
0001e0 83ee      	STD  Y+6,R30
0001e1 83ff      	STD  Y+6+1,R31
0001e2 e015      	LDI  R17,LOW(5)
0001e3 c00c      	RJMP _0x200003D
                 _0x200003C:
0001e4 35e8      	CPI  R30,LOW(0x58)
0001e5 f411      	BRNE _0x200003F
0001e6 6008      	ORI  R16,LOW(8)
0001e7 c003      	RJMP _0x2000040
                 _0x200003F:
0001e8 37e8      	CPI  R30,LOW(0x78)
0001e9 f009      	BREQ PC+2
0001ea c0a1      	RJMP _0x2000071
                 _0x2000040:
0001eb e9e6      	LDI  R30,LOW(_tbl16_G100*2)
0001ec e0f0      	LDI  R31,HIGH(_tbl16_G100*2)
0001ed 83ee      	STD  Y+6,R30
0001ee 83ff      	STD  Y+6+1,R31
0001ef e014      	LDI  R17,LOW(4)
                 _0x200003D:
0001f0 ff02      	SBRS R16,2
0001f1 c014      	RJMP _0x2000042
0001f2 940e 0388 	CALL SUBOPT_0x1
0001f4 940e 039e 	CALL SUBOPT_0x4
0001f6 85ab      	LDD  R26,Y+11
0001f7 23aa      	TST  R26
0001f8 f43a      	BRPL _0x2000043
0001f9 85ea      	LDD  R30,Y+10
0001fa 85fb      	LDD  R31,Y+10+1
0001fb 940e 03c9 	CALL __ANEGW1
0001fd 87ea      	STD  Y+10,R30
0001fe 87fb      	STD  Y+10+1,R31
0001ff e24d      	LDI  R20,LOW(45)
                 _0x2000043:
000200 3040      	CPI  R20,0
000201 f011      	BREQ _0x2000044
000202 5f1f      	SUBI R17,-LOW(1)
000203 c001      	RJMP _0x2000045
                 _0x2000044:
000204 7f0b      	ANDI R16,LOW(251)
                 _0x2000045:
000205 c004      	RJMP _0x2000046
                 _0x2000042:
000206 940e 0388 	CALL SUBOPT_0x1
000208 940e 039e 	CALL SUBOPT_0x4
                 _0x2000046:
                 _0x2000036:
00020a fd00      	SBRC R16,0
00020b c011      	RJMP _0x2000047
                 _0x2000048:
00020c 1715      	CP   R17,R21
00020d f478      	BRSH _0x200004A
00020e ff07      	SBRS R16,7
00020f c008      	RJMP _0x200004B
000210 ff02      	SBRS R16,2
000211 c004      	RJMP _0x200004C
000212 7f0b      	ANDI R16,LOW(251)
000213 2f24      	MOV  R18,R20
000214 5011      	SUBI R17,LOW(1)
000215 c001      	RJMP _0x200004D
                 _0x200004C:
000216 e320      	LDI  R18,LOW(48)
                 _0x200004D:
000217 c001      	RJMP _0x200004E
                 _0x200004B:
000218 e220      	LDI  R18,LOW(32)
                 _0x200004E:
000219 940e 0381 	CALL SUBOPT_0x0
00021b 5051      	SUBI R21,LOW(1)
00021c cfef      	RJMP _0x2000048
                 _0x200004A:
                 _0x2000047:
00021d 2f31      	MOV  R19,R17
00021e ff01      	SBRS R16,1
00021f c017      	RJMP _0x200004F
                 _0x2000050:
000220 3030      	CPI  R19,0
000221 f0a1      	BREQ _0x2000052
000222 ff03      	SBRS R16,3
000223 c006      	RJMP _0x2000053
000224 81ee      	LDD  R30,Y+6
000225 81ff      	LDD  R31,Y+6+1
000226 9125      	LPM  R18,Z+
000227 83ee      	STD  Y+6,R30
000228 83ff      	STD  Y+6+1,R31
000229 c005      	RJMP _0x2000054
                 _0x2000053:
00022a 81ae      	LDD  R26,Y+6
00022b 81bf      	LDD  R27,Y+6+1
00022c 912d      	LD   R18,X+
00022d 83ae      	STD  Y+6,R26
00022e 83bf      	STD  Y+6+1,R27
                 _0x2000054:
00022f 940e 0381 	CALL SUBOPT_0x0
000231 3050      	CPI  R21,0
000232 f009      	BREQ _0x2000055
000233 5051      	SUBI R21,LOW(1)
                 _0x2000055:
000234 5031      	SUBI R19,LOW(1)
000235 cfea      	RJMP _0x2000050
                 _0x2000052:
000236 c04b      	RJMP _0x2000056
                 _0x200004F:
                 _0x2000058:
000237 e320      	LDI  R18,LOW(48)
000238 81ee      	LDD  R30,Y+6
000239 81ff      	LDD  R31,Y+6+1
00023a 940e 03d1 	CALL __GETW1PF
00023c 87e8      	STD  Y+8,R30
00023d 87f9      	STD  Y+8+1,R31
00023e 81ee      	LDD  R30,Y+6
00023f 81ff      	LDD  R31,Y+6+1
000240 9632      	ADIW R30,2
000241 83ee      	STD  Y+6,R30
000242 83ff      	STD  Y+6+1,R31
                 _0x200005A:
000243 85e8      	LDD  R30,Y+8
000244 85f9      	LDD  R31,Y+8+1
000245 85aa      	LDD  R26,Y+10
000246 85bb      	LDD  R27,Y+10+1
000247 17ae      	CP   R26,R30
000248 07bf      	CPC  R27,R31
000249 f050      	BRLO _0x200005C
00024a 5f2f      	SUBI R18,-LOW(1)
00024b 85a8      	LDD  R26,Y+8
00024c 85b9      	LDD  R27,Y+8+1
00024d 85ea      	LDD  R30,Y+10
00024e 85fb      	LDD  R31,Y+10+1
00024f 1bea      	SUB  R30,R26
000250 0bfb      	SBC  R31,R27
000251 87ea      	STD  Y+10,R30
000252 87fb      	STD  Y+10+1,R31
000253 cfef      	RJMP _0x200005A
                 _0x200005C:
000254 332a      	CPI  R18,58
000255 f028      	BRLO _0x200005D
000256 ff03      	SBRS R16,3
000257 c002      	RJMP _0x200005E
000258 5f29      	SUBI R18,-LOW(7)
000259 c001      	RJMP _0x200005F
                 _0x200005E:
00025a 5d29      	SUBI R18,-LOW(39)
                 _0x200005F:
                 _0x200005D:
00025b fd04      	SBRC R16,4
00025c c01a      	RJMP _0x2000061
00025d 3321      	CPI  R18,49
00025e f420      	BRSH _0x2000063
00025f 85a8      	LDD  R26,Y+8
000260 85b9      	LDD  R27,Y+8+1
000261 9711      	SBIW R26,1
000262 f409      	BRNE _0x2000062
                 _0x2000063:
000263 c009      	RJMP _0x20000CD
                 _0x2000062:
000264 1753      	CP   R21,R19
000265 f010      	BRLO _0x2000067
000266 ff00      	SBRS R16,0
000267 c001      	RJMP _0x2000068
                 _0x2000067:
000268 c013      	RJMP _0x2000066
                 _0x2000068:
000269 e220      	LDI  R18,LOW(32)
00026a ff07      	SBRS R16,7
00026b c00b      	RJMP _0x2000069
00026c e320      	LDI  R18,LOW(48)
                 _0x20000CD:
00026d 6100      	ORI  R16,LOW(16)
00026e ff02      	SBRS R16,2
00026f c007      	RJMP _0x200006A
000270 7f0b      	ANDI R16,LOW(251)
000271 934a      	ST   -Y,R20
000272 940e 038e 	CALL SUBOPT_0x2
000274 3050      	CPI  R21,0
000275 f009      	BREQ _0x200006B
000276 5051      	SUBI R21,LOW(1)
                 _0x200006B:
                 _0x200006A:
                 _0x2000069:
                 _0x2000061:
000277 940e 0381 	CALL SUBOPT_0x0
000279 3050      	CPI  R21,0
00027a f009      	BREQ _0x200006C
00027b 5051      	SUBI R21,LOW(1)
                 _0x200006C:
                 _0x2000066:
00027c 5031      	SUBI R19,LOW(1)
00027d 85a8      	LDD  R26,Y+8
00027e 85b9      	LDD  R27,Y+8+1
00027f 9712      	SBIW R26,2
000280 f008      	BRLO _0x2000059
000281 cfb5      	RJMP _0x2000058
                 _0x2000059:
                 _0x2000056:
000282 ff00      	SBRS R16,0
000283 c008      	RJMP _0x200006D
                 _0x200006E:
000284 3050      	CPI  R21,0
000285 f031      	BREQ _0x2000070
000286 5051      	SUBI R21,LOW(1)
000287 e2e0      	LDI  R30,LOW(32)
000288 93ea      	ST   -Y,R30
000289 940e 038e 	CALL SUBOPT_0x2
00028b cff8      	RJMP _0x200006E
                 _0x2000070:
                 _0x200006D:
                 _0x2000071:
                 _0x2000030:
                 _0x20000CC:
00028c e010      	LDI  R17,LOW(0)
                 _0x200001B:
00028d cee0      	RJMP _0x2000016
                 _0x2000018:
00028e 85ac      	LDD  R26,Y+12
00028f 85bd      	LDD  R27,Y+12+1
000290 940e 03cd 	CALL __GETW1P
000292 940e 03e1 	CALL __LOADLOCR6
000294 9664      	ADIW R28,20
000295 9508      	RET
                 ; .FEND
                 _sprintf:
                 ; .FSTART _sprintf
000296 92ff      	PUSH R15
000297 2ef8      	MOV  R15,R24
000298 9726      	SBIW R28,6
000299 940e 03dc 	CALL __SAVELOCR4
00029b 940e 03a6 	CALL SUBOPT_0x5
00029d 9730      	SBIW R30,0
00029e f419      	BRNE _0x2000072
00029f efef      	LDI  R30,LOW(65535)
0002a0 efff      	LDI  R31,HIGH(65535)
0002a1 c023      	RJMP _0x2080003
                 _0x2000072:
0002a2 01de      	MOVW R26,R28
0002a3 9616      	ADIW R26,6
0002a4 940e 03c5 	CALL __ADDW2R15
0002a6 018d      	MOVW R16,R26
0002a7 940e 03a6 	CALL SUBOPT_0x5
0002a9 83ee      	STD  Y+6,R30
0002aa 83ff      	STD  Y+6+1,R31
0002ab e0e0      	LDI  R30,LOW(0)
0002ac 87e8      	STD  Y+8,R30
0002ad 87e9      	STD  Y+8+1,R30
0002ae 01de      	MOVW R26,R28
0002af 961a      	ADIW R26,10
0002b0 940e 03c5 	CALL __ADDW2R15
0002b2 940e 03cd 	CALL __GETW1P
0002b4 93fa      	ST   -Y,R31
0002b5 93ea      	ST   -Y,R30
0002b6 931a      	ST   -Y,R17
0002b7 930a      	ST   -Y,R16
0002b8 e2e2      	LDI  R30,LOW(_put_buff_G100)
0002b9 e0f1      	LDI  R31,HIGH(_put_buff_G100)
0002ba 93fa      	ST   -Y,R31
0002bb 93ea      	ST   -Y,R30
0002bc 01de      	MOVW R26,R28
0002bd 961a      	ADIW R26,10
0002be dea3      	RCALL __print_G100
0002bf 019f      	MOVW R18,R30
0002c0 81ae      	LDD  R26,Y+6
0002c1 81bf      	LDD  R27,Y+6+1
0002c2 e0e0      	LDI  R30,LOW(0)
0002c3 93ec      	ST   X,R30
0002c4 01f9      	MOVW R30,R18
                 _0x2080003:
0002c5 940e 03e3 	CALL __LOADLOCR4
0002c7 962a      	ADIW R28,10
0002c8 90ff      	POP  R15
0002c9 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G101:
                 ; .FSTART __lcd_write_nibble_G101
0002ca 93aa      	ST   -Y,R26
0002cb b3e5      	IN   R30,0x15
0002cc 70ef      	ANDI R30,LOW(0xF)
0002cd 2fae      	MOV  R26,R30
0002ce 81e8      	LD   R30,Y
0002cf 7fe0      	ANDI R30,LOW(0xF0)
0002d0 2bea      	OR   R30,R26
0002d1 bbe5      	OUT  0x15,R30
                +
0002d2 e181     +LDI R24 , LOW ( 17 )
                +__DELAY_USB_LOOP :
0002d3 958a     +DEC R24
0002d4 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 17
0002d5 9aa9      	SBI  0x15,1
                +
0002d6 e181     +LDI R24 , LOW ( 17 )
                +__DELAY_USB_LOOP :
0002d7 958a     +DEC R24
0002d8 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 17
0002d9 98a9      	CBI  0x15,1
                +
0002da e181     +LDI R24 , LOW ( 17 )
                +__DELAY_USB_LOOP :
0002db 958a     +DEC R24
0002dc f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 17
0002dd c088      	RJMP _0x2080001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
0002de 93aa      	ST   -Y,R26
0002df 81a8      	LD   R26,Y
0002e0 dfe9      	RCALL __lcd_write_nibble_G101
0002e1 81e8          ld    r30,y
0002e2 95e2          swap  r30
0002e3 83e8          st    y,r30
0002e4 81a8      	LD   R26,Y
0002e5 dfe4      	RCALL __lcd_write_nibble_G101
                +
0002e6 ea87     +LDI R24 , LOW ( 167 )
                +__DELAY_USB_LOOP :
0002e7 958a     +DEC R24
0002e8 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 167
0002e9 c07c      	RJMP _0x2080001
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
0002ea 93aa      	ST   -Y,R26
0002eb 81e8      	LD   R30,Y
0002ec e0f0      	LDI  R31,0
0002ed 5fe0      	SUBI R30,LOW(-__base_y_G101)
0002ee 4ffa      	SBCI R31,HIGH(-__base_y_G101)
0002ef 81e0      	LD   R30,Z
0002f0 81a9      	LDD  R26,Y+1
0002f1 0fae      	ADD  R26,R30
0002f2 dfeb      	RCALL __lcd_write_data
0002f3 8049      	LDD  R4,Y+1
0002f4 8078      	LDD  R7,Y+0
0002f5 9622      	ADIW R28,2
0002f6 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
0002f7 e0a2      	LDI  R26,LOW(2)
0002f8 940e 03ad 	CALL SUBOPT_0x6
0002fa e0ac      	LDI  R26,LOW(12)
0002fb dfe2      	RCALL __lcd_write_data
0002fc e0a1      	LDI  R26,LOW(1)
0002fd 940e 03ad 	CALL SUBOPT_0x6
0002ff e0e0      	LDI  R30,LOW(0)
000300 2e7e      	MOV  R7,R30
000301 2e4e      	MOV  R4,R30
000302 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
000303 93aa      	ST   -Y,R26
000304 81a8      	LD   R26,Y
000305 30aa      	CPI  R26,LOW(0xA)
000306 f011      	BREQ _0x2020005
000307 1446      	CP   R4,R6
000308 f048      	BRLO _0x2020004
                 _0x2020005:
000309 e0e0      	LDI  R30,LOW(0)
00030a 93ea      	ST   -Y,R30
00030b 9473      	INC  R7
00030c 2da7      	MOV  R26,R7
00030d dfdc      	RCALL _lcd_gotoxy
00030e 81a8      	LD   R26,Y
00030f 30aa      	CPI  R26,LOW(0xA)
000310 f409      	BRNE _0x2020007
000311 c054      	RJMP _0x2080001
                 _0x2020007:
                 _0x2020004:
000312 9443      	INC  R4
000313 9aa8      	SBI  0x15,0
000314 81a8      	LD   R26,Y
000315 dfc8      	RCALL __lcd_write_data
000316 98a8      	CBI  0x15,0
000317 c04e      	RJMP _0x2080001
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
000318 93ba      	ST   -Y,R27
000319 93aa      	ST   -Y,R26
00031a 931a      	ST   -Y,R17
                 _0x2020008:
00031b 81a9      	LDD  R26,Y+1
00031c 81ba      	LDD  R27,Y+1+1
00031d 91ed      	LD   R30,X+
00031e 83a9      	STD  Y+1,R26
00031f 83ba      	STD  Y+1+1,R27
000320 2f1e      	MOV  R17,R30
000321 30e0      	CPI  R30,0
000322 f019      	BREQ _0x202000A
000323 2fa1      	MOV  R26,R17
000324 dfde      	RCALL _lcd_putchar
000325 cff5      	RJMP _0x2020008
                 _0x202000A:
000326 c010      	RJMP _0x2080002
                 ; .FEND
                 _lcd_putsf:
                 ; .FSTART _lcd_putsf
000327 93ba      	ST   -Y,R27
000328 93aa      	ST   -Y,R26
000329 931a      	ST   -Y,R17
                 _0x202000B:
00032a 81e9      	LDD  R30,Y+1
00032b 81fa      	LDD  R31,Y+1+1
00032c 9631      	ADIW R30,1
00032d 83e9      	STD  Y+1,R30
00032e 83fa      	STD  Y+1+1,R31
00032f 9731      	SBIW R30,1
000330 91e4      	LPM  R30,Z
000331 2f1e      	MOV  R17,R30
000332 30e0      	CPI  R30,0
000333 f019      	BREQ _0x202000D
000334 2fa1      	MOV  R26,R17
000335 dfcd      	RCALL _lcd_putchar
000336 cff3      	RJMP _0x202000B
                 _0x202000D:
                 _0x2080002:
000337 8118      	LDD  R17,Y+0
000338 9623      	ADIW R28,3
000339 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
00033a 93aa      	ST   -Y,R26
00033b b3e4      	IN   R30,0x14
00033c 6fe0      	ORI  R30,LOW(0xF0)
00033d bbe4      	OUT  0x14,R30
00033e 9aa1      	SBI  0x14,1
00033f 9aa0      	SBI  0x14,0
000340 9aa2      	SBI  0x14,2
000341 98a9      	CBI  0x15,1
000342 98a8      	CBI  0x15,0
000343 98aa      	CBI  0x15,2
000344 8068      	LDD  R6,Y+0
000345 81e8      	LD   R30,Y
000346 58e0      	SUBI R30,-LOW(128)
                +
000347 93e0 0512+STS __base_y_G101 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G101,2
000349 81e8      	LD   R30,Y
00034a 54e0      	SUBI R30,-LOW(192)
                +
00034b 93e0 0513+STS __base_y_G101 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G101,3
00034d e1a4      	LDI  R26,LOW(20)
00034e e0b0      	LDI  R27,0
00034f 940e 03bb 	CALL _delay_ms
000351 940e 03b3 	CALL SUBOPT_0x7
000353 940e 03b3 	CALL SUBOPT_0x7
000355 940e 03b3 	CALL SUBOPT_0x7
000357 e2a0      	LDI  R26,LOW(32)
000358 df71      	RCALL __lcd_write_nibble_G101
                +
000359 ef8a     +LDI R24 , LOW ( 250 )
00035a e090     +LDI R25 , HIGH ( 250 )
                +__DELAY_USW_LOOP :
00035b 9701     +SBIW R24 , 1
00035c f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 250
00035d e2a8      	LDI  R26,LOW(40)
00035e df7f      	RCALL __lcd_write_data
00035f e0a4      	LDI  R26,LOW(4)
000360 df7d      	RCALL __lcd_write_data
000361 e8a5      	LDI  R26,LOW(133)
000362 df7b      	RCALL __lcd_write_data
000363 e0a6      	LDI  R26,LOW(6)
000364 df79      	RCALL __lcd_write_data
000365 df91      	RCALL _lcd_clear
                 _0x2080001:
000366 9621      	ADIW R28,1
000367 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
000368 93ba      	ST   -Y,R27
000369 93aa      	ST   -Y,R26
00036a 91a9          ld   r26,y+
00036b 91b9          ld   r27,y+
00036c 27ee          clr  r30
00036d 27ff          clr  r31
                 strlen0:
00036e 916d          ld   r22,x+
00036f 2366          tst  r22
000370 f011          breq strlen1
000371 9631          adiw r30,1
000372 cffb          rjmp strlen0
                 strlen1:
000373 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
000374 93ba      	ST   -Y,R27
000375 93aa      	ST   -Y,R26
000376 27aa          clr  r26
000377 27bb          clr  r27
000378 91e9          ld   r30,y+
000379 91f9          ld   r31,y+
                 strlenf0:
00037a 9005      	lpm  r0,z+
00037b 2000          tst  r0
00037c f011          breq strlenf1
00037d 9611          adiw r26,1
00037e cffb          rjmp strlenf0
                 strlenf1:
00037f 01fd          movw r30,r26
000380 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 _text:
000500           	.BYTE 0x10
                 __base_y_G101:
000510           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x0:
000381 932a      	ST   -Y,R18
000382 85ad      	LDD  R26,Y+13
000383 85be      	LDD  R27,Y+13+1
000384 85ef      	LDD  R30,Y+15
000385 89f8      	LDD  R31,Y+15+1
000386 9509      	ICALL
000387 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x1:
000388 89e8      	LDD  R30,Y+16
000389 89f9      	LDD  R31,Y+16+1
00038a 9734      	SBIW R30,4
00038b 8be8      	STD  Y+16,R30
00038c 8bf9      	STD  Y+16+1,R31
00038d 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x2:
00038e 85ad      	LDD  R26,Y+13
00038f 85be      	LDD  R27,Y+13+1
000390 85ef      	LDD  R30,Y+15
000391 89f8      	LDD  R31,Y+15+1
000392 9509      	ICALL
000393 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x3:
000394 89a8      	LDD  R26,Y+16
000395 89b9      	LDD  R27,Y+16+1
000396 9614      	ADIW R26,4
000397 940e 03cd 	CALL __GETW1P
000399 83ee      	STD  Y+6,R30
00039a 83ff      	STD  Y+6+1,R31
00039b 81ae      	LDD  R26,Y+6
00039c 81bf      	LDD  R27,Y+6+1
00039d 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x4:
00039e 89a8      	LDD  R26,Y+16
00039f 89b9      	LDD  R27,Y+16+1
0003a0 9614      	ADIW R26,4
0003a1 940e 03cd 	CALL __GETW1P
0003a3 87ea      	STD  Y+10,R30
0003a4 87fb      	STD  Y+10+1,R31
0003a5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x5:
0003a6 01de      	MOVW R26,R28
0003a7 961c      	ADIW R26,12
0003a8 940e 03c5 	CALL __ADDW2R15
0003aa 940e 03cd 	CALL __GETW1P
0003ac 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x6:
0003ad 940e 02de 	CALL __lcd_write_data
0003af e0a3      	LDI  R26,LOW(3)
0003b0 e0b0      	LDI  R27,0
0003b1 940c 03bb 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x7:
0003b3 e3a0      	LDI  R26,LOW(48)
0003b4 940e 02ca 	CALL __lcd_write_nibble_G101
                +
0003b6 ef8a     +LDI R24 , LOW ( 250 )
0003b7 e090     +LDI R25 , HIGH ( 250 )
                +__DELAY_USW_LOOP :
0003b8 9701     +SBIW R24 , 1
0003b9 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 250
0003ba 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
0003bb 9610      	adiw r26,0
0003bc f039      	breq __delay_ms1
                 __delay_ms0:
                +
0003bd ec84     +LDI R24 , LOW ( 0x9C4 )
0003be e099     +LDI R25 , HIGH ( 0x9C4 )
                +__DELAY_USW_LOOP :
0003bf 9701     +SBIW R24 , 1
0003c0 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x9C4
0003c1 95a8      	wdr
0003c2 9711      	sbiw r26,1
0003c3 f7c9      	brne __delay_ms0
                 __delay_ms1:
0003c4 9508      	ret
                 
                 __ADDW2R15:
0003c5 2400      	CLR  R0
0003c6 0daf      	ADD  R26,R15
0003c7 1db0      	ADC  R27,R0
0003c8 9508      	RET
                 
                 __ANEGW1:
0003c9 95f1      	NEG  R31
0003ca 95e1      	NEG  R30
0003cb 40f0      	SBCI R31,0
0003cc 9508      	RET
                 
                 __GETW1P:
0003cd 91ed      	LD   R30,X+
0003ce 91fc      	LD   R31,X
0003cf 9711      	SBIW R26,1
0003d0 9508      	RET
                 
                 __GETW1PF:
0003d1 9005      	LPM  R0,Z+
0003d2 91f4      	LPM  R31,Z
0003d3 2de0      	MOV  R30,R0
0003d4 9508      	RET
                 
                 __PUTPARD1:
0003d5 937a      	ST   -Y,R23
0003d6 936a      	ST   -Y,R22
0003d7 93fa      	ST   -Y,R31
0003d8 93ea      	ST   -Y,R30
0003d9 9508      	RET
                 
                 __SAVELOCR6:
0003da 935a      	ST   -Y,R21
                 __SAVELOCR5:
0003db 934a      	ST   -Y,R20
                 __SAVELOCR4:
0003dc 933a      	ST   -Y,R19
                 __SAVELOCR3:
0003dd 932a      	ST   -Y,R18
                 __SAVELOCR2:
0003de 931a      	ST   -Y,R17
0003df 930a      	ST   -Y,R16
0003e0 9508      	RET
                 
                 __LOADLOCR6:
0003e1 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
0003e2 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
0003e3 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
0003e4 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
0003e5 8119      	LDD  R17,Y+1
0003e6 8108      	LD   R16,Y
0003e7 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega128 register use summary:
r0 :  11 r1 :   1 r2 :   0 r3 :   0 r4 :   4 r5 :   5 r6 :   2 r7 :   4 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   4 
r16:  34 r17:  27 r18:  29 r19:   8 r20:   9 r21:  17 r22:   6 r23:   2 
r24:  24 r25:   5 r26: 103 r27:  41 r28:  14 r29:   1 r30: 224 r31:  60 
x  :  23 y  : 175 z  :  16 
Registers used: 26 out of 35 (74.3%)

ATmega128 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   4 
adiw  :  25 and   :   0 andi  :   6 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :  18 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   9 
brlt  :   0 brmi  :   1 brne  :  30 brpl  :   1 brsh  :   2 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  53 
cbi   :   7 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  11 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   5 cpc   :   2 cpi   :  34 cpse  :   0 dec   :   5 des   :   0 
elpm  :   0 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 
ijmp  :   0 in    :   2 inc   :   2 jmp   :  38 ld    :  26 ldd   :  79 
ldi   :  99 lds   :   0 lpm   :  16 lsl   :   0 lsr   :   0 mov   :  21 
movw  :  14 mul   :   1 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 
or    :   1 ori   :   7 out   :  44 pop   :   1 push  :   1 rcall :  16 
ret   :  24 reti  :   0 rjmp  :  62 rol   :   0 ror   :   0 sbc   :   1 
sbci  :   2 sbi   :   9 sbic  :   0 sbis  :   0 sbiw  :  20 sbr   :   0 
sbrc  :   2 sbrs  :  10 sec   :   0 seh   :   0 sei   :   0 sen   :   0 
ser   :   0 ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :  63 std   :  33 sts   :  25 sub   :   1 subi  :  16 
swap  :   1 tst   :   4 wdr   :   1 
Instructions used: 52 out of 117 (44.4%)

ATmega128 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0007d0   1948     52   2000  131072   1.5%
[.dseg] 0x000100 0x000514      0     20     20    4096   0.5%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 4 warnings
