Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Fri Apr 29 12:39:16 2016
| Host         : XHDVENKATE30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing -file ./report/fir_timing_synth.rpt
| Design       : fir
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.789ns  (required time - arrival time)
  Source:                 tmp_5_fu_171_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_pn_reg_122_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 3.001ns (98.361%)  route 0.050ns (1.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 11.149 - 10.000 ) 
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.279     1.279    ap_clk
                         DSP48E1                                      r  tmp_5_fu_171_p2/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      3.001     4.280 r  tmp_5_fu_171_p2/PCOUT[0]
                         net (fo=1, unplaced)         0.050     4.330    tmp_5_fu_171_p2_n_155
                         DSP48E1                                      r  p_pn_reg_122_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.149    11.149    ap_clk
                         DSP48E1                                      r  p_pn_reg_122_reg__0/CLK
                         clock pessimism              0.000    11.149    
                         clock uncertainty           -0.035    11.113    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995    10.118    p_pn_reg_122_reg__0
  -------------------------------------------------------------------
                         required time                         10.118    
                         arrival time                          -4.330    
  -------------------------------------------------------------------
                         slack                                  5.789    




