{"vcs1":{"timestamp_begin":1729330979.858099657, "rt":1.61, "ut":0.59, "st":0.32}}
{"vcselab":{"timestamp_begin":1729330981.552765135, "rt":0.98, "ut":0.31, "st":0.18}}
{"link":{"timestamp_begin":1729330982.612811003, "rt":0.40, "ut":0.14, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729330979.228910122}
{"VCS_COMP_START_TIME": 1729330979.228910122}
{"VCS_COMP_END_TIME": 1729330988.095459666}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331488}}
{"stitch_vcselab": {"peak_mem": 215224}}
