Timing Analyzer report for mcu_top
Sat Jan 20 19:06:42 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 100C Model Setup Summary
  9. Slow 1200mV 100C Model Hold Summary
 10. Slow 1200mV 100C Model Recovery Summary
 11. Slow 1200mV 100C Model Removal Summary
 12. Slow 1200mV 100C Model Minimum Pulse Width Summary
 13. Slow 1200mV 100C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 100C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 100C Model Setup: 'hse'
 16. Slow 1200mV 100C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 100C Model Setup: 'jtag_tck'
 18. Slow 1200mV 100C Model Hold: 'jtag_tck'
 19. Slow 1200mV 100C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 100C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 100C Model Hold: 'hse'
 22. Slow 1200mV 100C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 100C Model Recovery: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 100C Model Recovery: 'jtag_tck'
 25. Slow 1200mV 100C Model Recovery: 'altera_reserved_tck'
 26. Slow 1200mV 100C Model Removal: 'altera_reserved_tck'
 27. Slow 1200mV 100C Model Removal: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 100C Model Removal: 'jtag_tck'
 29. Slow 1200mV 100C Model Metastability Summary
 30. Slow 1200mV -40C Model Fmax Summary
 31. Slow 1200mV -40C Model Setup Summary
 32. Slow 1200mV -40C Model Hold Summary
 33. Slow 1200mV -40C Model Recovery Summary
 34. Slow 1200mV -40C Model Removal Summary
 35. Slow 1200mV -40C Model Minimum Pulse Width Summary
 36. Slow 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'
 38. Slow 1200mV -40C Model Setup: 'hse'
 39. Slow 1200mV -40C Model Setup: 'altera_reserved_tck'
 40. Slow 1200mV -40C Model Setup: 'jtag_tck'
 41. Slow 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV -40C Model Hold: 'jtag_tck'
 43. Slow 1200mV -40C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'
 45. Slow 1200mV -40C Model Hold: 'hse'
 46. Slow 1200mV -40C Model Recovery: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV -40C Model Recovery: 'jtag_tck'
 48. Slow 1200mV -40C Model Recovery: 'altera_reserved_tck'
 49. Slow 1200mV -40C Model Removal: 'altera_reserved_tck'
 50. Slow 1200mV -40C Model Removal: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV -40C Model Removal: 'jtag_tck'
 52. Slow 1200mV -40C Model Metastability Summary
 53. Fast 1200mV -40C Model Setup Summary
 54. Fast 1200mV -40C Model Hold Summary
 55. Fast 1200mV -40C Model Recovery Summary
 56. Fast 1200mV -40C Model Removal Summary
 57. Fast 1200mV -40C Model Minimum Pulse Width Summary
 58. Fast 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'
 59. Fast 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV -40C Model Setup: 'hse'
 61. Fast 1200mV -40C Model Setup: 'altera_reserved_tck'
 62. Fast 1200mV -40C Model Setup: 'jtag_tck'
 63. Fast 1200mV -40C Model Hold: 'jtag_tck'
 64. Fast 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV -40C Model Hold: 'altera_reserved_tck'
 66. Fast 1200mV -40C Model Hold: 'hse'
 67. Fast 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'
 68. Fast 1200mV -40C Model Recovery: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV -40C Model Recovery: 'altera_reserved_tck'
 70. Fast 1200mV -40C Model Recovery: 'jtag_tck'
 71. Fast 1200mV -40C Model Removal: 'altera_reserved_tck'
 72. Fast 1200mV -40C Model Removal: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV -40C Model Removal: 'jtag_tck'
 74. Fast 1200mV -40C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv n40c Model)
 79. Signal Integrity Metrics (Slow 1200mv 100c Model)
 80. Signal Integrity Metrics (Fast 1200mv n40c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Unconstrained Input Ports
 90. Unconstrained Output Ports
 91. Unconstrained Input Ports
 92. Unconstrained Output Ports
 93. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; mcu_top                                                 ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE55F23I7                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 2.12        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  26.2%      ;
;     Processor 3            ;  24.1%      ;
;     Processor 4            ;  21.9%      ;
;     Processors 5-8         ;  10.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------+
; SDC File List                                                              ;
+----------------------------------------+--------+--------------------------+
; SDC File Path                          ; Status ; Read at                  ;
+----------------------------------------+--------+--------------------------+
; fpga_ep4_mcu_full_timing_constrain.sdc ; OK     ; Sat Jan 20 19:06:35 2024 ;
+----------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------------+------------------------------------------------------------------------+
; Clock Name                                                         ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                               ; Targets                                                                ;
+--------------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------------+------------------------------------------------------------------------+
; altera_reserved_tck                                                ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                      ; { altera_reserved_tck }                                                ;
; hse                                                                ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                      ; { CLK }                                                                ;
; jtag_tck                                                           ; Base      ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                      ; { TCK }                                                                ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000  ; 40.0 MHz  ; 0.000 ; 12.500  ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; hse    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|inclk[0] ; { u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 12.500  ; 80.0 MHz  ; 0.000 ; 6.250   ; 50.00      ; 5         ; 8           ;       ;        ;           ;            ; false    ; hse    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|inclk[0] ; { u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                                                                               ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                         ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
; 42.5 MHz   ; 42.5 MHz        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 100.93 MHz ; 100.93 MHz      ; altera_reserved_tck                                                ;                                                               ;
; 104.93 MHz ; 104.93 MHz      ; jtag_tck                                                           ;                                                               ;
; 540.54 MHz ; 250.0 MHz       ; hse                                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 622.28 MHz ; 437.64 MHz      ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                                        ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.473  ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 10.893 ; 0.000         ;
; hse                                                                ; 18.150 ; 0.000         ;
; altera_reserved_tck                                                ; 45.046 ; 0.000         ;
; jtag_tck                                                           ; 96.279 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                                        ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; jtag_tck                                                           ; 0.375 ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.392 ; 0.000         ;
; altera_reserved_tck                                                ; 0.412 ; 0.000         ;
; hse                                                                ; 0.412 ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.412 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery Summary                                                     ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 16.909 ; 0.000         ;
; jtag_tck                                                           ; 96.548 ; 0.000         ;
; altera_reserved_tck                                                ; 97.161 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal Summary                                                     ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                ; 1.034 ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 2.418 ; 0.000         ;
; jtag_tck                                                           ; 2.814 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 5.963  ; 0.000         ;
; hse                                                                ; 9.680  ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 12.201 ; 0.000         ;
; altera_reserved_tck                                                ; 49.504 ; 0.000         ;
; jtag_tck                                                           ; 99.648 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.473 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.317      ; 23.862     ;
; 1.473 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.317      ; 23.862     ;
; 1.473 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.317      ; 23.862     ;
; 1.537 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbmnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 23.392     ;
; 1.543 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 23.385     ;
; 1.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 23.341     ;
; 1.589 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 23.361     ;
; 1.609 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pv2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.327      ; 23.736     ;
; 1.633 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 23.317     ;
; 1.649 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sx5u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.322      ; 23.691     ;
; 1.690 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ii5u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.264      ; 23.592     ;
; 1.697 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 23.275     ;
; 1.724 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5inz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.335      ; 23.629     ;
; 1.728 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzhnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.335      ; 23.625     ;
; 1.741 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 23.231     ;
; 1.743 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.330      ; 23.605     ;
; 1.744 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U08oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.339      ; 23.613     ;
; 1.746 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N33nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.315      ; 23.587     ;
; 1.751 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6wzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.330      ; 23.597     ;
; 1.756 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yujoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.264      ; 23.526     ;
; 1.770 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5inz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.357      ; 23.605     ;
; 1.771 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M6tm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.303      ; 23.550     ;
; 1.774 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzhnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.357      ; 23.601     ;
; 1.778 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B4moz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.333      ; 23.573     ;
; 1.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.352      ; 23.581     ;
; 1.793 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aw2nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.315      ; 23.540     ;
; 1.793 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxloz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.333      ; 23.558     ;
; 1.797 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6wzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.352      ; 23.573     ;
; 1.799 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.341      ; 23.560     ;
; 1.803 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U08oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.361      ; 23.576     ;
; 1.811 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.315      ; 23.522     ;
; 1.811 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.315      ; 23.522     ;
; 1.811 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.315      ; 23.522     ;
; 1.824 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B4moz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.355      ; 23.549     ;
; 1.841 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8lnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.060     ; 23.117     ;
; 1.842 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yronz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.341      ; 23.517     ;
; 1.845 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.363      ; 23.536     ;
; 1.852 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxloz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.355      ; 23.521     ;
; 1.854 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tu7oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.339      ; 23.503     ;
; 1.863 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|My4nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.338      ; 23.493     ;
; 1.865 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S89oz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R45nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 23.063     ;
; 1.865 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S89oz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zxhnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 23.063     ;
; 1.865 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S89oz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wvvm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 23.063     ;
; 1.865 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S89oz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pxvm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 23.063     ;
; 1.865 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S89oz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Duvm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 23.063     ;
; 1.867 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ny2nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.305      ; 23.456     ;
; 1.877 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rdlnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.338      ; 23.479     ;
; 1.878 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdloz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.264      ; 23.404     ;
; 1.878 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5inz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.379      ; 23.519     ;
; 1.881 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N6gu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 23.078     ;
; 1.881 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cdhnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 23.078     ;
; 1.882 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzhnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.379      ; 23.515     ;
; 1.885 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8lnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.060     ; 23.073     ;
; 1.886 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.321      ; 23.453     ;
; 1.886 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.321      ; 23.453     ;
; 1.886 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.321      ; 23.453     ;
; 1.888 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yronz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.363      ; 23.493     ;
; 1.895 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbmnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 23.052     ;
; 1.897 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.374      ; 23.495     ;
; 1.900 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tu7oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.361      ; 23.479     ;
; 1.901 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 23.045     ;
; 1.905 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6wzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.374      ; 23.487     ;
; 1.909 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H2tnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.361      ; 23.470     ;
; 1.911 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U08oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.383      ; 23.490     ;
; 1.914 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S89oz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z97nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 23.035     ;
; 1.916 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxpm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.319      ; 23.421     ;
; 1.916 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxpm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.319      ; 23.421     ;
; 1.916 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxpm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.319      ; 23.421     ;
; 1.919 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bt5u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.264      ; 23.363     ;
; 1.922 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|My4nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.360      ; 23.456     ;
; 1.923 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rdlnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.360      ; 23.455     ;
; 1.930 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ho5nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 23.033     ;
; 1.932 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B4moz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.377      ; 23.463     ;
; 1.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S89oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.322      ; 23.407     ;
; 1.936 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ssnoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.327      ; 23.409     ;
; 1.938 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sd0007 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.333      ; 23.413     ;
; 1.945 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 23.001     ;
; 1.945 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hvzs07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.495     ; 22.578     ;
; 1.946 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.321      ; 23.393     ;
; 1.946 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.321      ; 23.393     ;
; 1.946 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.321      ; 23.393     ;
; 1.947 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pv2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.325      ; 23.396     ;
; 1.950 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oasm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.096     ; 22.972     ;
; 1.950 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4a917 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.321      ; 23.389     ;
; 1.950 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4a917 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.321      ; 23.389     ;
; 1.950 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4a917 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.321      ; 23.389     ;
; 1.952 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tynoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.327      ; 23.393     ;
; 1.953 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.385      ; 23.450     ;
; 1.954 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Phloz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.264      ; 23.328     ;
; 1.955 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H2tnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.383      ; 23.446     ;
; 1.956 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P29oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.322      ; 23.384     ;
; 1.957 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Loxzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R45nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.125     ; 22.936     ;
; 1.957 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Loxzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zxhnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.125     ; 22.936     ;
; 1.957 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Loxzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wvvm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.125     ; 22.936     ;
; 1.957 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Loxzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pxvm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.125     ; 22.936     ;
; 1.957 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Loxzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Duvm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.125     ; 22.936     ;
; 1.960 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxloz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.377      ; 23.435     ;
; 1.969 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xomm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.112     ; 22.937     ;
; 1.969 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xomm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.112     ; 22.937     ;
; 1.969 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xomm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.112     ; 22.937     ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 10.893 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 1.549      ;
; 10.913 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 1.529      ;
; 11.145 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 1.297      ;
; 11.264 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 1.178      ;
; 11.284 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 1.158      ;
; 11.294 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 1.148      ;
; 11.318 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 1.124      ;
; 11.344 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 1.098      ;
; 11.597 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 0.845      ;
; 11.613 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 0.829      ;
; 11.635 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 0.807      ;
; 11.670 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 0.772      ;
; 11.670 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 0.772      ;
; 11.670 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 0.772      ;
; 11.670 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 0.772      ;
; 11.670 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 0.772      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'hse'                                                                                                                                              ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.150 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.792      ;
; 18.179 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.763      ;
; 18.184 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.758      ;
; 18.187 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.755      ;
; 18.305 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.637      ;
; 18.334 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.608      ;
; 18.411 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.531      ;
; 18.457 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.076     ; 1.485      ;
; 18.458 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.484      ;
; 18.459 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.483      ;
; 18.461 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.481      ;
; 18.476 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.076     ; 1.466      ;
; 18.478 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.464      ;
; 18.612 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.076     ; 1.330      ;
; 18.614 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.328      ;
; 18.625 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.317      ;
; 18.750 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.076     ; 1.192      ;
; 18.752 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.190      ;
; 18.879 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.063      ;
; 18.942 ; fpga_platform:u_fpga_platform|pll_locked        ; fpga_platform:u_fpga_platform|pll_locked_d      ; hse          ; hse         ; 20.000       ; -0.076     ; 1.000      ;
; 19.202 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.076     ; 0.740      ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.046 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 5.116      ;
; 45.809 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 4.358      ;
; 45.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 4.224      ;
; 45.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 4.222      ;
; 46.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 4.168      ;
; 46.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 4.001      ;
; 46.174 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 3.993      ;
; 46.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 3.900      ;
; 46.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 3.599      ;
; 46.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.499      ;
; 46.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 3.494      ;
; 46.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 3.448      ;
; 46.836 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.341      ;
; 46.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.325      ;
; 46.999 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 3.167      ;
; 47.105 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.072      ;
; 47.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.050      ;
; 47.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.009      ;
; 47.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.903      ;
; 47.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.890      ;
; 47.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.857      ;
; 47.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 2.855      ;
; 47.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.617      ;
; 47.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.509      ;
; 47.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.385      ;
; 48.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 2.158      ;
; 48.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 1.992      ;
; 48.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 1.917      ;
; 48.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 1.840      ;
; 93.572 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a4~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.360     ; 6.086      ;
; 93.658 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 5.990      ;
; 93.787 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.373     ; 5.858      ;
; 93.829 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a23~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.376     ; 5.813      ;
; 93.840 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.358     ; 5.820      ;
; 93.864 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a17~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.381     ; 5.773      ;
; 93.933 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a25~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.379     ; 5.706      ;
; 93.982 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a24~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.367     ; 5.669      ;
; 94.148 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a29~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.384     ; 5.486      ;
; 94.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a28~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.400     ; 5.442      ;
; 94.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a21~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.205      ; 6.068      ;
; 94.214 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.690      ;
; 94.225 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.679      ;
; 94.229 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a20~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.385     ; 5.404      ;
; 94.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a21~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.203      ; 6.017      ;
; 94.300 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.604      ;
; 94.301 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.603      ;
; 94.332 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.572      ;
; 94.348 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.556      ;
; 94.359 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.545      ;
; 94.375 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.363     ; 5.280      ;
; 94.392 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.512      ;
; 94.395 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a3~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.359     ; 5.264      ;
; 94.397 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a16~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.352     ; 5.269      ;
; 94.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.487      ;
; 94.434 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.470      ;
; 94.435 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.469      ;
; 94.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.471      ;
; 94.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.440      ;
; 94.466 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.438      ;
; 94.482 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.422      ;
; 94.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.415      ;
; 94.493 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.411      ;
; 94.494 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.410      ;
; 94.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a21~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.204      ; 5.744      ;
; 94.521 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.383      ;
; 94.526 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.378      ;
; 94.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.353      ;
; 94.568 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.336      ;
; 94.569 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.335      ;
; 94.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.337      ;
; 94.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.306      ;
; 94.600 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.304      ;
; 94.616 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.288      ;
; 94.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.281      ;
; 94.627 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.371     ; 5.020      ;
; 94.627 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.277      ;
; 94.628 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.276      ;
; 94.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 5.604      ;
; 94.655 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.249      ;
; 94.660 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.244      ;
; 94.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.245      ;
; 94.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a3~portb_we_reg                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.180      ; 5.569      ;
; 94.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.235      ; 5.612      ;
; 94.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 5.553      ;
; 94.685 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a28~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.400     ; 4.933      ;
; 94.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a20~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.235      ; 5.608      ;
; 94.693 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a11~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 4.955      ;
; 94.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.219      ;
; 94.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a28~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 5.546      ;
; 94.701 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a16~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 4.951      ;
; 94.702 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.202      ;
; 94.703 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.201      ;
; 94.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.203      ;
; 94.710 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a2~portb_we_reg                                                                                                                                                                        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.360     ; 4.948      ;
; 94.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a22~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.211      ; 5.556      ;
; 94.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.209      ; 5.552      ;
; 94.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a3~portb_we_reg                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 5.518      ;
; 94.723 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a12~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.363     ; 4.932      ;
; 94.726 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a27~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.371     ; 4.921      ;
; 94.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.172      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'jtag_tck'                                                                                                                                                                                                                                                                    ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.279  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rvhoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.071     ; 3.668      ;
; 96.451  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.192      ; 3.759      ;
; 96.464  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H3eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.113      ; 3.667      ;
; 96.472  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P6eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.113      ; 3.659      ;
; 96.952  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O5kzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.160      ; 3.226      ;
; 97.037  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G8eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.113      ; 3.094      ;
; 97.044  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y4eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.113      ; 3.087      ;
; 97.570  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.116      ; 2.564      ;
; 97.875  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.116      ; 2.259      ;
; 97.946  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.116      ; 2.188      ;
; 98.079  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gtdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.116      ; 2.055      ;
; 98.147  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.031     ; 1.840      ;
; 98.168  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.116      ; 1.966      ;
; 98.347  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gtdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.116      ; 1.787      ;
; 98.891  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.116      ; 1.243      ;
; 190.470 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.333     ; 9.215      ;
; 190.554 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.333     ; 9.131      ;
; 190.735 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.241     ; 9.042      ;
; 190.744 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.333     ; 8.941      ;
; 190.750 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.333     ; 8.935      ;
; 190.767 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.145     ; 9.106      ;
; 190.769 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Foqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.329     ; 8.920      ;
; 190.834 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.333     ; 8.851      ;
; 190.887 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.109     ; 9.022      ;
; 190.959 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kxpzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.483     ; 8.576      ;
; 190.960 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ivsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.483     ; 8.575      ;
; 190.977 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D8czz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.322     ; 8.719      ;
; 191.004 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kfbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.322     ; 8.692      ;
; 191.007 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.241     ; 8.770      ;
; 191.024 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.333     ; 8.661      ;
; 191.041 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Foqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.329     ; 8.648      ;
; 191.045 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.053     ; 8.920      ;
; 191.077 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.109     ; 8.832      ;
; 191.079 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Foqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.141     ; 8.798      ;
; 191.144 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.322     ; 8.552      ;
; 191.171 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N8noz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.483     ; 8.364      ;
; 191.204 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fetoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.322     ; 8.492      ;
; 191.231 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kxpzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.483     ; 8.304      ;
; 191.232 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ivsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.483     ; 8.303      ;
; 191.257 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D8czz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.322     ; 8.439      ;
; 191.258 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kxpzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.295     ; 8.465      ;
; 191.258 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ivsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.295     ; 8.465      ;
; 191.264 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.286     ; 8.468      ;
; 191.265 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.038      ; 8.791      ;
; 191.265 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.038      ; 8.791      ;
; 191.265 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.038      ; 8.791      ;
; 191.265 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.038      ; 8.791      ;
; 191.272 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dqooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.012      ; 8.758      ;
; 191.272 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Imhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.012      ; 8.758      ;
; 191.272 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.012      ; 8.758      ;
; 191.274 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D8czz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.134     ; 8.610      ;
; 191.284 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kfbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.322     ; 8.412      ;
; 191.288 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.228      ; 8.958      ;
; 191.288 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.228      ; 8.958      ;
; 191.288 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.228      ; 8.958      ;
; 191.288 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.228      ; 8.958      ;
; 191.295 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dqooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.202      ; 8.925      ;
; 191.295 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Imhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.202      ; 8.925      ;
; 191.295 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.202      ; 8.925      ;
; 191.301 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kfbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.134     ; 8.583      ;
; 191.320 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.140     ; 8.558      ;
; 191.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H6bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.322     ; 8.372      ;
; 191.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z9dzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.322     ; 8.371      ;
; 191.326 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ghczz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.322     ; 8.370      ;
; 191.353 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjdzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.322     ; 8.343      ;
; 191.399 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.048     ; 8.571      ;
; 191.399 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.048     ; 8.571      ;
; 191.399 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.048     ; 8.571      ;
; 191.399 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.048     ; 8.571      ;
; 191.399 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.048     ; 8.571      ;
; 191.399 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.048     ; 8.571      ;
; 191.399 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.048     ; 8.571      ;
; 191.399 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.048     ; 8.571      ;
; 191.404 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.230     ; 8.384      ;
; 191.404 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.140     ; 8.474      ;
; 191.407 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Efpoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.190      ; 8.801      ;
; 191.407 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eanoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.190      ; 8.801      ;
; 191.407 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqszz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.190      ; 8.801      ;
; 191.407 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Veeoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.190      ; 8.801      ;
; 191.434 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Efpoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.380      ; 8.964      ;
; 191.434 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eanoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.380      ; 8.964      ;
; 191.434 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqszz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.380      ; 8.964      ;
; 191.434 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Veeoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.380      ; 8.964      ;
; 191.438 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Foqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.318     ; 8.262      ;
; 191.440 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.038      ; 8.616      ;
; 191.440 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.038      ; 8.616      ;
; 191.440 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.038      ; 8.616      ;
; 191.440 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.038      ; 8.616      ;
; 191.441 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.270      ; 8.847      ;
; 191.447 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dqooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.012      ; 8.583      ;
; 191.447 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Imhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.012      ; 8.583      ;
; 191.447 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.012      ; 8.583      ;
; 191.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.142      ; 8.710      ;
; 191.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.142      ; 8.710      ;
; 191.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.142      ; 8.710      ;
; 191.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.142      ; 8.710      ;
; 191.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.142      ; 8.710      ;
; 191.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.142      ; 8.710      ;
; 191.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.142      ; 8.710      ;
; 191.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.142      ; 8.710      ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'jtag_tck'                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.375 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F5vzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vicoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.137      ; 0.698      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G71g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G71g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Od1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Od1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zb1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zb1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pdroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pdroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fxcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fxcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nwdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nwdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fydoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fydoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sggoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sggoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uw1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uw1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ryeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ryeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4bzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4bzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2toz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2toz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6czz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6czz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Blczz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Blczz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7dzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7dzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xmdzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xmdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T9ezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T9ezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fjbzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fjbzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ctgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ctgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhazz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uchoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uchoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zskzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zskzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ligoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ligoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J1goz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J1goz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ttsoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ttsoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Df1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Df1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6noz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6noz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aucoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aucoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nidoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nidoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vycoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vycoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vedoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vedoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zcdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zcdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hhizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G7kzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.277      ; 0.908      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tqdzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Usdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.089      ; 0.720      ;
; 0.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.678      ;
; 0.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.678      ;
; 0.459 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I9kzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.092      ; 0.737      ;
; 0.464 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Im2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.048      ; 0.698      ;
; 0.467 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Urhoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sthoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.046      ; 0.699      ;
; 0.469 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 0.705      ;
; 0.470 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dlizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.048      ; 0.704      ;
; 0.471 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wreoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L3vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.092      ; 0.749      ;
; 0.488 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iy1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh3nz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.046      ; 0.720      ;
; 0.489 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.046      ; 0.721      ;
; 0.491 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dohoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Urhoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.046      ; 0.723      ;
; 0.498 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.049      ; 0.733      ;
; 0.498 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yrooz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.047      ; 0.731      ;
; 0.502 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q4foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.382      ; 1.070      ;
; 0.507 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wwgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Furoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.034      ; 0.727      ;
; 0.521 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R1vzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.017      ; 0.724      ;
; 0.535 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V2goz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.046      ; 0.767      ;
; 0.566 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y4eoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.052     ; 0.700      ;
; 0.566 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qukzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.138      ; 0.890      ;
; 0.582 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.138      ; 0.906      ;
; 0.589 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H3eoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.052     ; 0.723      ;
; 0.589 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C4dzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E0dzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.379      ; 1.154      ;
; 0.607 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R1vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.092      ; 0.885      ;
; 0.609 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wwgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.103      ; 0.898      ;
; 0.612 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dfizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.103      ; 0.901      ;
; 0.616 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kqfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.103      ; 0.905      ;
; 0.621 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hveoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S7lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.092      ; 0.899      ;
; 0.622 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dqeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kbkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.093      ; 0.901      ;
; 0.623 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zdozz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.093      ; 0.902      ;
; 0.634 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Koeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.093      ; 0.913      ;
; 0.638 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxqoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.103      ; 0.927      ;
; 0.639 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh3nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vj3nz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.046      ; 0.871      ;
; 0.640 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wreoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.382      ; 1.208      ;
; 0.647 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wjkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.092      ; 0.925      ;
; 0.662 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O5kzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.343      ; 1.191      ;
; 0.667 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odazz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.047      ; 0.900      ;
; 0.668 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ctgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.047      ; 0.901      ;
; 0.670 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hhizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ziizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.380      ; 1.236      ;
; 0.671 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.900      ;
; 0.672 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uyizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iavzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.016      ; 0.874      ;
; 0.675 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iouzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aquzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.034      ; 0.895      ;
; 0.677 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fofoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.369      ; 1.232      ;
; 0.679 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.049      ; 0.914      ;
; 0.682 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iouzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.014      ; 0.882      ;
; 0.683 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pmlzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.014      ; 0.883      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.392 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave|i_hresp[0] ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave|i_hresp[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak7g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak7g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh7g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh7g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dm7g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dm7g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go7g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go7g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vz7g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vz7g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N9nnz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N9nnz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wixf07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wixf07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vayzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vayzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ngxf07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ngxf07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lu7107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lu7107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Otwzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Otwzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Twxf07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Twxf07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eq7107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eq7107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N54107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N54107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tdpa17                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tdpa17                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fvjzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fvjzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oc7nz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oc7nz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gylzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gylzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wdmzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wdmzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Akgu07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Akgu07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D7hzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D7hzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wa1107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wa1107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qq5oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qq5oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ae1107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ae1107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gahzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gahzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R45oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R45oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|reg_early_incr_count[0]                    ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|reg_early_incr_count[0]                    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|i_addr_in_port[0]                          ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|i_addr_in_port[0]                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm|buf_pend                                                                                               ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm|buf_pend                                                                                               ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|pend_tran_reg                                                                        ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|pend_tran_reg                                                                        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|i_no_port                                  ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|i_no_port                                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|data_out_port[3]                                                       ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|data_out_port[3]                                                       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dkfm17                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dkfm17                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B64nz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B64nz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zqboz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zqboz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U3oh07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U3oh07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zpfu07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zpfu07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|buf_pend                                                                                               ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|buf_pend                                                                                               ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h                                                              ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h                                                              ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state.fsm_idle                                                      ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state.fsm_idle                                                      ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cwnzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cwnzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wvea17                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wvea17                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pmzzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pmzzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vt8oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vt8oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ec0oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ec0oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yh4oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yh4oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5jnz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5jnz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Af4g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Af4g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vn4g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vn4g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z76g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z76g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O4yzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O4yzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U25107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U25107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M7zs07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M7zs07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uc5u07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uc5u07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zz9917                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zz9917                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ee9917                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ee9917                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xi4107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xi4107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jn4107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jn4107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vr4107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vr4107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wy3107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wy3107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sh3107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sh3107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O9gu07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O9gu07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dninz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dninz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqknz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqknz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ccvnz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ccvnz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tevnz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tevnz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hphnz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hphnz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T6ph07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T6ph07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R4ph07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R4ph07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eh2oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eh2oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nsszz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nsszz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bpvzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bpvzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Skwf07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Skwf07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bnozz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bnozz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Izvf07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Izvf07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Igmzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Igmzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K70007                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K70007                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Srloz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Srloz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yp1107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yp1107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q56b17                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q56b17                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ut5oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ut5oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gkvf07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gkvf07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odvzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odvzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ct1107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ct1107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oa0007                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oa0007                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mjmzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mjmzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohwf07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohwf07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ds1g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ds1g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fsvzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fsvzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fqozz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fqozz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2wf07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2wf07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vuloz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vuloz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qvszz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qvszz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T86b17                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T86b17                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Knvf07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Knvf07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgvzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgvzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V75oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V75oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fgja17                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fgja17                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.395 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A63nz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A63nz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                          ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                         ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                          ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                           ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.416 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.678      ;
; 0.416 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.678      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.678      ;
; 0.417 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.678      ;
; 0.417 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.678      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.678      ;
; 0.426 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a6~portb_datain_reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.020      ;
; 0.427 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.375      ; 1.025      ;
; 0.428 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.375      ; 1.026      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.698      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.699      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.698      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.700      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.699      ;
; 0.439 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.375      ; 1.037      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.700      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.703      ;
; 0.443 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                          ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.704      ;
; 0.443 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                         ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.705      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.705      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'hse'                                                                                                                                              ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.412 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.076      ; 0.674      ;
; 0.416 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.076      ; 0.678      ;
; 0.623 ; fpga_platform:u_fpga_platform|pll_locked        ; fpga_platform:u_fpga_platform|pll_locked_d      ; hse          ; hse         ; 0.000        ; 0.076      ; 0.885      ;
; 0.684 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.076      ; 0.946      ;
; 0.723 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.076      ; 0.985      ;
; 0.802 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.064      ;
; 0.804 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.076      ; 1.066      ;
; 0.922 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.184      ;
; 0.922 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.184      ;
; 0.950 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.076      ; 1.212      ;
; 1.000 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.262      ;
; 1.007 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.269      ;
; 1.040 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.076      ; 1.302      ;
; 1.045 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.307      ;
; 1.060 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.322      ;
; 1.075 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.337      ;
; 1.077 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.076      ; 1.339      ;
; 1.296 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.558      ;
; 1.365 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.627      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.412 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.674      ;
; 0.416 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.678      ;
; 0.441 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.703      ;
; 0.443 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.705      ;
; 0.453 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.715      ;
; 0.656 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.918      ;
; 0.663 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.925      ;
; 0.670 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.932      ;
; 0.671 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.933      ;
; 0.777 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.039      ;
; 0.899 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.161      ;
; 1.060 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.322      ;
; 1.065 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.327      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                                       ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 16.909 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yymnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 8.036      ;
; 16.909 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xvmnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 8.036      ;
; 16.909 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wsmnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 8.036      ;
; 16.917 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tpinz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 8.024      ;
; 16.931 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ui9g07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.102     ; 7.985      ;
; 16.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A89g07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 7.978      ;
; 16.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pcim17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.114     ; 7.970      ;
; 16.940 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mta917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 7.998      ;
; 16.940 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ubqg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 7.998      ;
; 16.940 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oegg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 7.998      ;
; 16.941 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N6gu07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 7.998      ;
; 16.941 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cdhnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 7.998      ;
; 16.941 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dghnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 7.998      ;
; 16.941 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lty917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 7.998      ;
; 16.941 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Azlnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 7.998      ;
; 16.941 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y1coz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 7.998      ;
; 16.941 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bijnz6_OTERM267         ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 7.998      ;
; 16.941 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM51          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 7.998      ;
; 16.941 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM55          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 7.998      ;
; 16.941 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM57_OTERM295 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 7.998      ;
; 16.941 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bijnz6_OTERM265         ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 7.998      ;
; 16.941 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM57_OTERM297 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 7.998      ;
; 16.941 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM53          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 7.998      ;
; 16.956 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I66u07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 7.989      ;
; 16.956 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Arlnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 7.989      ;
; 16.958 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwknz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.099     ; 7.961      ;
; 16.958 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P27u07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.099     ; 7.961      ;
; 16.959 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zqzf07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 7.992      ;
; 17.288 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cnmnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.306      ; 8.036      ;
; 17.288 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zpmnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.306      ; 8.036      ;
; 17.315 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hom917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.097     ; 7.606      ;
; 17.315 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ymcg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.097     ; 7.606      ;
; 17.315 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Grcg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.097     ; 7.606      ;
; 17.315 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cpcg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.097     ; 7.606      ;
; 17.315 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukcg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.097     ; 7.606      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C0f917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 7.595      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xdoiw6~0_OTERM25        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 7.595      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xeaoz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 7.595      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jte917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 7.595      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gv6a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.099     ; 7.603      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pa6a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.099     ; 7.603      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y2y7x6_OTERM49          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.102     ; 7.600      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F2j917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.118     ; 7.584      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H2f917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.118     ; 7.584      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D3h917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.118     ; 7.584      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ty5a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.099     ; 7.603      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ip6a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.099     ; 7.603      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cqug07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.115     ; 7.587      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F8tg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 7.597      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ktcg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.102     ; 7.600      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bzm917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 7.597      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Subg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.110     ; 7.592      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N7yg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 7.604      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B3vg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.104     ; 7.598      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zdyg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 7.604      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T1tg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.102     ; 7.600      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F3yg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.100     ; 7.602      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dgyg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.103     ; 7.599      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J0lg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.103     ; 7.599      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rbvg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.104     ; 7.598      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nsbg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.110     ; 7.592      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bhag07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.110     ; 7.592      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R9yg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.103     ; 7.599      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6lg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.103     ; 7.599      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F5vg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.104     ; 7.598      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xnug07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.115     ; 7.587      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xyxg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.100     ; 7.602      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Slug07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.115     ; 7.587      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B1yg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.100     ; 7.602      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tjbg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.110     ; 7.592      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiyg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.103     ; 7.599      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vdvg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.104     ; 7.598      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iqbg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.110     ; 7.592      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xeag07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.110     ; 7.592      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vbyg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.100     ; 7.602      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J7vg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.104     ; 7.598      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ihug07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.115     ; 7.587      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J5yg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.100     ; 7.602      ;
; 17.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzsg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.102     ; 7.600      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q0fjy6_OTERM63          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.110     ; 7.591      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ikgjy6~0_OTERM277       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.110     ; 7.591      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S7gjy6~0_OTERM65        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.110     ; 7.591      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6fjy6~0_OTERM275       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.112     ; 7.589      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6i7x6_OTERM37          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 7.594      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I2oiw6~0_OTERM31        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 7.594      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zumiw6~0_OTERM29        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 7.594      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Daoiw6~0_OTERM21        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 7.594      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uy2jy6~0_OTERM45        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 7.594      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U7k7x6~0_OTERM47        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 7.594      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P3i7x6_OTERM33          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 7.594      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qpl7x6~0_OTERM41        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 7.594      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rphov6~0_OTERM19        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 7.594      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q54a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 7.593      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sz3a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.111     ; 7.590      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q6g917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.111     ; 7.590      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q5i917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.116     ; 7.585      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R24a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.116     ; 7.585      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uae917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.110     ; 7.591      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Twh917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.110     ; 7.591      ;
; 17.317 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yj5a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.102     ; 7.599      ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'jtag_tck'                                                                                                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.548  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.107     ; 3.363      ;
; 96.548  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.107     ; 3.363      ;
; 196.022 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.635     ; 3.361      ;
; 196.022 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.635     ; 3.361      ;
; 196.054 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rk1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.603     ; 3.361      ;
; 196.054 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Quqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.603     ; 3.361      ;
; 196.054 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uchoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.606     ; 3.358      ;
; 196.054 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6noz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.606     ; 3.358      ;
; 196.054 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ubroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.603     ; 3.361      ;
; 196.054 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U0roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.603     ; 3.361      ;
; 196.079 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G71g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.578     ; 3.361      ;
; 196.079 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.578     ; 3.361      ;
; 196.079 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.578     ; 3.361      ;
; 196.079 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zb1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.578     ; 3.361      ;
; 196.206 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.453     ; 3.359      ;
; 196.206 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.453     ; 3.359      ;
; 196.206 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y3roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.453     ; 3.359      ;
; 196.213 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iwroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.455     ; 3.350      ;
; 196.213 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6toz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.455     ; 3.350      ;
; 196.222 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldizz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.434     ; 3.362      ;
; 196.222 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.434     ; 3.362      ;
; 196.222 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.434     ; 3.362      ;
; 196.222 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.434     ; 3.362      ;
; 196.222 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zskzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.434     ; 3.362      ;
; 196.222 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zweoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.434     ; 3.362      ;
; 196.223 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Df1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.437     ; 3.358      ;
; 196.238 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gnazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.423     ; 3.357      ;
; 196.238 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wreoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.423     ; 3.357      ;
; 196.238 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.423     ; 3.357      ;
; 196.238 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hveoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.423     ; 3.357      ;
; 196.245 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.413     ; 3.360      ;
; 196.245 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.413     ; 3.360      ;
; 196.245 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z7bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.413     ; 3.360      ;
; 196.245 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rbdzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.413     ; 3.360      ;
; 196.245 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V9czz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.413     ; 3.360      ;
; 196.245 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yiczz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.413     ; 3.360      ;
; 196.245 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukdzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.413     ; 3.360      ;
; 196.245 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.413     ; 3.360      ;
; 196.245 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L4izz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.413     ; 3.360      ;
; 196.252 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cbfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.414     ; 3.352      ;
; 196.252 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gdfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.414     ; 3.352      ;
; 196.252 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lffoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.414     ; 3.352      ;
; 196.252 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y8foz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.414     ; 3.352      ;
; 196.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hssoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.408     ; 3.356      ;
; 196.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bzpzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.413     ; 3.351      ;
; 196.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pqsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.408     ; 3.356      ;
; 196.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ujroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.413     ; 3.351      ;
; 196.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Psezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.403     ; 3.361      ;
; 196.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K0bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.403     ; 3.361      ;
; 196.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aocoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.403     ; 3.361      ;
; 196.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xqkzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.403     ; 3.361      ;
; 196.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.403     ; 3.361      ;
; 196.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C4dzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.403     ; 3.361      ;
; 196.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xoczz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.403     ; 3.361      ;
; 196.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y5ezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.403     ; 3.361      ;
; 196.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bnbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.403     ; 3.361      ;
; 196.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G2czz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.403     ; 3.361      ;
; 196.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F51g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.403     ; 3.361      ;
; 196.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xosoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.408     ; 3.356      ;
; 196.256 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I9kzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.400     ; 3.362      ;
; 196.256 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wjkzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.400     ; 3.362      ;
; 196.257 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rqizz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.399     ; 3.362      ;
; 196.257 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I0foz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.399     ; 3.362      ;
; 196.257 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Psfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.399     ; 3.362      ;
; 196.257 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kqfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.399     ; 3.362      ;
; 196.257 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dfizz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.399     ; 3.362      ;
; 196.264 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iavzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.391     ; 3.363      ;
; 196.264 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S8vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.391     ; 3.363      ;
; 196.266 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dhqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.403     ; 3.349      ;
; 196.268 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.391     ; 3.359      ;
; 196.268 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.391     ; 3.359      ;
; 196.268 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2toz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.391     ; 3.359      ;
; 196.268 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.391     ; 3.359      ;
; 196.268 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ctgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.391     ; 3.359      ;
; 196.268 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fjbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.391     ; 3.359      ;
; 196.270 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Urhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.391     ; 3.357      ;
; 196.270 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sthoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.391     ; 3.357      ;
; 196.270 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dohoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.391     ; 3.357      ;
; 196.275 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R1vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.386     ; 3.357      ;
; 196.275 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L3vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.386     ; 3.357      ;
; 196.275 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S7lzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.386     ; 3.357      ;
; 196.278 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.385     ; 3.355      ;
; 196.278 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.385     ; 3.355      ;
; 196.278 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.385     ; 3.355      ;
; 196.278 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.385     ; 3.355      ;
; 196.278 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.385     ; 3.355      ;
; 196.278 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.385     ; 3.355      ;
; 196.278 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.385     ; 3.355      ;
; 196.278 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.385     ; 3.355      ;
; 196.282 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.375     ; 3.361      ;
; 196.282 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P5doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.375     ; 3.361      ;
; 196.282 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.375     ; 3.361      ;
; 196.282 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.375     ; 3.361      ;
; 196.282 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.375     ; 3.361      ;
; 196.282 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.375     ; 3.361      ;
; 196.284 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P5fzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.373     ; 3.361      ;
; 196.284 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.373     ; 3.361      ;
; 196.284 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rsczz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.373     ; 3.361      ;
; 196.284 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3ezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.373     ; 3.361      ;
; 196.284 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vjfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.373     ; 3.361      ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.775      ;
; 97.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.775      ;
; 97.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.775      ;
; 97.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.775      ;
; 97.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.775      ;
; 97.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.775      ;
; 97.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.775      ;
; 97.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.660      ;
; 97.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.660      ;
; 97.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.660      ;
; 97.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.527      ;
; 97.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.527      ;
; 97.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.527      ;
; 97.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.527      ;
; 97.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.527      ;
; 97.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.527      ;
; 97.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.527      ;
; 97.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.491      ;
; 97.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.491      ;
; 97.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.491      ;
; 97.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.491      ;
; 97.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.378      ;
; 97.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.378      ;
; 97.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.378      ;
; 97.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.255      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.209      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.209      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.209      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.209      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.155      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.155      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.155      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.155      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.155      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.155      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.155      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.155      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.155      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.155      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.155      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.155      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.155      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.126      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.126      ;
; 97.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.961      ;
; 97.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.961      ;
; 97.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.961      ;
; 97.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.961      ;
; 97.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.961      ;
; 97.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.961      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.953      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.953      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.953      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.953      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.953      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.953      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.953      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.953      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.953      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.953      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.953      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.953      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.914      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.914      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.914      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.914      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.914      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.914      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.914      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.914      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.914      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.914      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.914      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.914      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.914      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.914      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.914      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.914      ;
; 98.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.868      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.844      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.844      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.844      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.844      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.844      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.844      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.844      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.844      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.844      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.844      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.844      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.844      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.844      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.844      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.844      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.844      ;
; 98.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.818      ;
; 98.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.818      ;
; 98.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.818      ;
; 98.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.818      ;
; 98.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.818      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.296      ;
; 1.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.296      ;
; 1.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.445      ;
; 1.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.445      ;
; 1.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.445      ;
; 1.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.445      ;
; 1.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.445      ;
; 1.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.445      ;
; 1.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.462      ;
; 1.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.462      ;
; 1.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.462      ;
; 1.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.473      ;
; 1.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.473      ;
; 1.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.473      ;
; 1.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.473      ;
; 1.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.473      ;
; 1.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.473      ;
; 1.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.473      ;
; 1.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.473      ;
; 1.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.473      ;
; 1.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.517      ;
; 1.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.663      ;
; 1.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.663      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.705      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.705      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.705      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.705      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.705      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.705      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.705      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.705      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.705      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.705      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.705      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.725      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.725      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.725      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.725      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.725      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.725      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.725      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.725      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.725      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.725      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.725      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.725      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.725      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.725      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.725      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.725      ;
; 1.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.740      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.776      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.776      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.776      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.776      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.776      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.776      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.776      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.776      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.776      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.776      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.776      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.776      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.776      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.776      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.776      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.776      ;
; 1.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.798      ;
; 1.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.798      ;
; 1.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.798      ;
; 1.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.798      ;
; 1.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.798      ;
; 1.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.798      ;
; 1.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.798      ;
; 1.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.798      ;
; 1.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.798      ;
; 1.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.798      ;
; 1.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.798      ;
; 1.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.798      ;
; 1.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.003      ;
; 1.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.003      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.016      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.016      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.016      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.016      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.016      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.016      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.016      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.016      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.016      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.016      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.016      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.016      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.016      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.418 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ksmzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 3.185      ;
; 2.421 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 3.184      ;
; 2.421 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 3.184      ;
; 2.421 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dm7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 3.184      ;
; 2.421 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 3.184      ;
; 2.421 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vz7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 3.184      ;
; 2.421 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oq5107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 3.184      ;
; 2.421 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kl5107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 3.184      ;
; 2.421 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T7nnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 3.184      ;
; 2.421 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N9nnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 3.184      ;
; 2.433 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ufmoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 3.163      ;
; 2.433 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hn9g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 3.163      ;
; 2.439 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Diqzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.561      ; 3.186      ;
; 2.439 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Giezz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.561      ; 3.186      ;
; 2.439 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qktoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.561      ; 3.186      ;
; 2.442 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3gh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 3.181      ;
; 2.442 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T5gh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 3.181      ;
; 2.442 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H1gh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 3.181      ;
; 2.442 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jt1t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 3.181      ;
; 2.442 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Czfh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 3.181      ;
; 2.447 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ovy917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.547      ; 3.180      ;
; 2.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R45nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.554      ; 3.189      ;
; 2.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zxhnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.554      ; 3.189      ;
; 2.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X4nnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.561      ; 3.196      ;
; 2.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bnjzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.561      ; 3.196      ;
; 2.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A4qoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.561      ; 3.196      ;
; 2.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C6rzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.561      ; 3.196      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lj6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.554      ; 3.190      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kafzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.558      ; 3.194      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogrzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.560      ; 3.196      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qvbzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.560      ; 3.196      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W0rzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.558      ; 3.194      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M9qzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.560      ; 3.196      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U3oh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.554      ; 3.190      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zpfu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.554      ; 3.190      ;
; 2.451 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V66107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.183      ;
; 2.451 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ry5107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.183      ;
; 2.451 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z16107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.183      ;
; 2.451 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I06107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.183      ;
; 2.451 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L86107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.183      ;
; 2.451 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Is5107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.183      ;
; 2.451 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lous07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.183      ;
; 2.451 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jkah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 3.178      ;
; 2.451 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bgah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 3.178      ;
; 2.451 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lmah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 3.178      ;
; 2.451 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 3.178      ;
; 2.451 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P32t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 3.178      ;
; 2.451 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Noah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 3.178      ;
; 2.452 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yslg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 3.180      ;
; 2.452 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I1mg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 3.180      ;
; 2.453 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C4snz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 3.177      ;
; 2.453 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tpba17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.548      ; 3.187      ;
; 2.453 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B37m17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.548      ; 3.187      ;
; 2.453 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vpya17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.548      ; 3.187      ;
; 2.456 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ba6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 3.184      ;
; 2.456 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bx5107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 3.184      ;
; 2.460 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yk9g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.520      ; 3.166      ;
; 2.460 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jq7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.520      ; 3.166      ;
; 2.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W7ioz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 3.162      ;
; 2.467 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V18g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 3.189      ;
; 2.476 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qifh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 3.181      ;
; 2.476 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wkfh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 3.181      ;
; 2.476 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kgfh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 3.181      ;
; 2.476 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wo1t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 3.181      ;
; 2.476 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fefh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 3.181      ;
; 2.484 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckkh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.517      ; 3.187      ;
; 2.486 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ljfu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 3.179      ;
; 2.486 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wyjh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 3.175      ;
; 2.486 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Adkh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 3.175      ;
; 2.486 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oakh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 3.175      ;
; 2.486 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qwjh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 3.175      ;
; 2.486 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q5kh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 3.175      ;
; 2.486 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uhkh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 3.175      ;
; 2.486 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lujh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 3.175      ;
; 2.486 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C8kh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 3.175      ;
; 2.488 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pneh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 3.171      ;
; 2.488 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R6fh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 3.171      ;
; 2.488 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Trya17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 3.187      ;
; 2.488 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z47m17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 3.187      ;
; 2.488 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rrba17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 3.187      ;
; 2.844 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Naj917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.518      ; 3.548      ;
; 2.844 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nid917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.518      ; 3.548      ;
; 2.844 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hqph07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.518      ; 3.548      ;
; 2.844 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qb7a17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.518      ; 3.548      ;
; 2.878 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uxy917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 3.185      ;
; 2.878 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eyfu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 3.185      ;
; 2.878 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gaog07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 3.185      ;
; 2.878 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M34h07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 3.186      ;
; 2.878 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gw4h07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 3.186      ;
; 2.878 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vo4b17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 3.188      ;
; 2.878 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zg0g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 3.187      ;
; 2.878 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tf0g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 3.187      ;
; 2.878 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mw3nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 3.187      ;
; 2.878 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fi0g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 3.187      ;
; 2.878 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fnus07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 3.187      ;
; 2.878 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lj0g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 3.187      ;
; 2.879 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sbuzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 3.192      ;
; 2.879 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kntzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 3.196      ;
; 2.879 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V9uzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 3.192      ;
; 2.879 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pduzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 3.192      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'jtag_tck'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.814 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eapoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.172      ; 3.172      ;
; 2.814 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hqy917 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.172      ; 3.172      ;
; 2.814 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Khlzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.172      ; 3.172      ;
; 2.814 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6poz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.172      ; 3.172      ;
; 2.866 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.122      ; 3.174      ;
; 2.874 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nidoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.117      ; 3.177      ;
; 2.874 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.117      ; 3.177      ;
; 2.874 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vedoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.117      ; 3.177      ;
; 2.874 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zcdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.117      ; 3.177      ;
; 2.874 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jkdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.117      ; 3.177      ;
; 2.874 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fmdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.117      ; 3.177      ;
; 2.883 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Quezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.105      ; 3.174      ;
; 2.883 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hmcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.105      ; 3.174      ;
; 2.883 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A2ezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.105      ; 3.174      ;
; 2.883 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W3fzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.105      ; 3.174      ;
; 2.891 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ziizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.092      ; 3.169      ;
; 2.899 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.086      ; 3.171      ;
; 2.899 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.086      ; 3.171      ;
; 2.899 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nuizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.086      ; 3.171      ;
; 2.899 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kxhoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.086      ; 3.171      ;
; 2.899 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uufoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.086      ; 3.171      ;
; 2.899 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M0jzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.086      ; 3.171      ;
; 2.910 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cu0107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.078      ; 3.174      ;
; 2.910 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tvpzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.078      ; 3.174      ;
; 2.910 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H7szz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.078      ; 3.174      ;
; 2.910 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D1izz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.078      ; 3.174      ;
; 2.910 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bwrzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.078      ; 3.174      ;
; 2.911 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vmizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.077      ; 3.174      ;
; 2.911 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ezfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.077      ; 3.174      ;
; 2.911 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zwfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.077      ; 3.174      ;
; 2.913 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E0dzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.075      ; 3.174      ;
; 2.913 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yqczz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.075      ; 3.174      ;
; 2.913 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Usdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.075      ; 3.174      ;
; 2.913 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cpbzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.075      ; 3.174      ;
; 2.913 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iybzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.075      ; 3.174      ;
; 2.922 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ynroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.061      ; 3.169      ;
; 2.922 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wlroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.061      ; 3.169      ;
; 2.922 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qmezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.061      ; 3.169      ;
; 2.922 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xftoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.061      ; 3.169      ;
; 2.926 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M0pzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.062      ; 3.174      ;
; 2.926 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xkzzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.062      ; 3.174      ;
; 2.926 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zzzzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.062      ; 3.174      ;
; 2.930 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqbzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.053      ; 3.169      ;
; 2.930 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.053      ; 3.169      ;
; 2.930 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q4foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.053      ; 3.169      ;
; 2.930 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.053      ; 3.169      ;
; 2.930 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qhfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.053      ; 3.169      ;
; 2.930 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eacoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.058      ; 3.174      ;
; 2.930 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fyazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.053      ; 3.169      ;
; 2.930 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8coz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.058      ; 3.174      ;
; 2.930 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1dzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.053      ; 3.169      ;
; 2.930 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B0czz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.053      ; 3.169      ;
; 2.930 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nudzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.053      ; 3.169      ;
; 2.930 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vicoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.058      ; 3.174      ;
; 2.930 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Okcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.058      ; 3.174      ;
; 2.930 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rvhoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.058      ; 3.174      ;
; 2.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yuooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.052      ; 3.171      ;
; 2.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q8izz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.052      ; 3.171      ;
; 2.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Haizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.052      ; 3.171      ;
; 2.944 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.048      ; 3.178      ;
; 2.946 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eanoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 3.171      ;
; 2.946 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Plkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.042      ; 3.174      ;
; 2.946 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Veeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 3.171      ;
; 2.946 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqszz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 3.171      ;
; 2.946 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Efpoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 3.171      ;
; 2.947 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tqdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 3.174      ;
; 2.948 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M8poz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.035      ; 3.169      ;
; 2.948 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tvqoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.035      ; 3.169      ;
; 2.954 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Amfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.029      ; 3.169      ;
; 2.954 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fofoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.029      ; 3.169      ;
; 2.955 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.036      ; 3.177      ;
; 2.955 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.036      ; 3.177      ;
; 2.961 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pdroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.025      ; 3.172      ;
; 2.961 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.025      ; 3.172      ;
; 2.961 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.025      ; 3.172      ;
; 2.961 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.025      ; 3.172      ;
; 2.961 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aucoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.025      ; 3.172      ;
; 2.973 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E3ozz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.012      ; 3.171      ;
; 2.973 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xklzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.012      ; 3.171      ;
; 2.973 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qmuzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.012      ; 3.171      ;
; 2.973 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tctzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.012      ; 3.171      ;
; 2.973 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wbpoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.012      ; 3.171      ;
; 2.975 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go1107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.015      ; 3.176      ;
; 2.975 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak2107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.015      ; 3.176      ;
; 2.975 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E91107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.015      ; 3.176      ;
; 2.975 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qxvf07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.015      ; 3.176      ;
; 2.975 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Scwf07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.015      ; 3.176      ;
; 2.975 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xdlzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.015      ; 3.176      ;
; 2.975 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lc0107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.015      ; 3.176      ;
; 2.975 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N31g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.015      ; 3.176      ;
; 2.975 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oivf07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.015      ; 3.176      ;
; 2.975 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Knkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.017      ; 3.178      ;
; 3.003 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fpkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.011     ; 3.178      ;
; 3.003 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F5vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.015     ; 3.174      ;
; 3.003 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C1lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.015     ; 3.174      ;
; 3.003 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S2lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.015     ; 3.174      ;
; 3.003 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I4lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.015     ; 3.174      ;
; 3.003 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G7kzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.011     ; 3.178      ;
; 3.015 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vdqoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.026     ; 3.175      ;
; 3.015 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xdqzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.026     ; 3.175      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 23.969 ns




+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                                               ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                         ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
; 48.05 MHz  ; 48.05 MHz       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 116.52 MHz ; 116.52 MHz      ; altera_reserved_tck                                                ;                                                               ;
; 119.45 MHz ; 119.45 MHz      ; jtag_tck                                                           ;                                                               ;
; 624.22 MHz ; 250.0 MHz       ; hse                                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 723.07 MHz ; 437.64 MHz      ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                                        ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 4.188  ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 11.117 ; 0.000         ;
; hse                                                                ; 18.398 ; 0.000         ;
; altera_reserved_tck                                                ; 45.709 ; 0.000         ;
; jtag_tck                                                           ; 96.519 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                                        ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.323 ; 0.000         ;
; jtag_tck                                                           ; 0.336 ; 0.000         ;
; altera_reserved_tck                                                ; 0.340 ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.340 ; 0.000         ;
; hse                                                                ; 0.341 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery Summary                                                     ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 17.984 ; 0.000         ;
; jtag_tck                                                           ; 96.927 ; 0.000         ;
; altera_reserved_tck                                                ; 97.522 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal Summary                                                     ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                ; 0.902 ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 2.038 ; 0.000         ;
; jtag_tck                                                           ; 2.398 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 5.965  ; 0.000         ;
; hse                                                                ; 9.691  ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 12.177 ; 0.000         ;
; altera_reserved_tck                                                ; 49.359 ; 0.000         ;
; jtag_tck                                                           ; 99.741 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 4.188 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.288      ; 21.120     ;
; 4.188 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.288      ; 21.120     ;
; 4.188 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.288      ; 21.120     ;
; 4.190 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 20.774     ;
; 4.192 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 20.772     ;
; 4.210 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7aoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wtnu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 20.740     ;
; 4.218 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cgjoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wtnu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 20.732     ;
; 4.266 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 20.679     ;
; 4.268 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 20.677     ;
; 4.273 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbmnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 20.666     ;
; 4.286 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 20.698     ;
; 4.288 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 20.696     ;
; 4.312 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.293      ; 21.001     ;
; 4.312 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.293      ; 21.001     ;
; 4.312 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.293      ; 21.001     ;
; 4.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5inz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.327      ; 21.022     ;
; 4.326 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pv2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.299      ; 20.993     ;
; 4.327 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzhnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.327      ; 21.020     ;
; 4.329 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U08oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.324      ; 21.015     ;
; 4.339 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.317      ; 20.998     ;
; 4.351 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6wzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.317      ; 20.986     ;
; 4.365 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4a917 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.294      ; 20.949     ;
; 4.365 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4a917 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.294      ; 20.949     ;
; 4.365 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4a917 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.294      ; 20.949     ;
; 4.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.292      ; 20.944     ;
; 4.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.292      ; 20.944     ;
; 4.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.292      ; 20.944     ;
; 4.377 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B4moz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.326      ; 20.969     ;
; 4.380 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sx5u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.286      ; 20.926     ;
; 4.384 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.292      ; 20.928     ;
; 4.384 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.292      ; 20.928     ;
; 4.384 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.292      ; 20.928     ;
; 4.385 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T38oz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wtnu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 20.565     ;
; 4.389 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxloz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.326      ; 20.957     ;
; 4.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.330      ; 20.957     ;
; 4.401 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5inz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.308      ; 20.927     ;
; 4.403 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzhnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.308      ; 20.925     ;
; 4.405 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U08oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.305      ; 20.920     ;
; 4.406 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.054     ; 20.560     ;
; 4.408 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N6gu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.049     ; 20.563     ;
; 4.408 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cdhnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.049     ; 20.563     ;
; 4.408 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.054     ; 20.558     ;
; 4.413 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbmnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.060     ; 20.547     ;
; 4.415 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.298      ; 20.903     ;
; 4.415 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxpm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.291      ; 20.896     ;
; 4.415 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxpm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.291      ; 20.896     ;
; 4.415 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxpm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.291      ; 20.896     ;
; 4.417 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N33nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.286      ; 20.889     ;
; 4.417 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8lnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 20.559     ;
; 4.419 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8lnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 20.557     ;
; 4.421 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5inz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.347      ; 20.946     ;
; 4.423 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzhnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.347      ; 20.944     ;
; 4.425 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U08oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.344      ; 20.939     ;
; 4.427 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6wzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.298      ; 20.891     ;
; 4.429 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yronz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.330      ; 20.921     ;
; 4.430 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V58oz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wtnu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 20.511     ;
; 4.435 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|My4nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.321      ; 20.906     ;
; 4.435 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.337      ; 20.922     ;
; 4.437 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tu7oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.324      ; 20.907     ;
; 4.447 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6wzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.337      ; 20.910     ;
; 4.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pv2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.304      ; 20.874     ;
; 4.452 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rdlnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.321      ; 20.889     ;
; 4.453 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B4moz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.307      ; 20.874     ;
; 4.455 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7aoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 20.493     ;
; 4.459 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4a917 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.053     ; 20.508     ;
; 4.461 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4a917 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.053     ; 20.506     ;
; 4.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 20.503     ;
; 4.463 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pp6oz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wtnu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 20.487     ;
; 4.463 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cgjoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 20.485     ;
; 4.464 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 20.501     ;
; 4.465 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxloz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.307      ; 20.862     ;
; 4.466 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4a917 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbmnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 20.495     ;
; 4.468 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xomm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.096     ; 20.456     ;
; 4.468 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xomm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.096     ; 20.456     ;
; 4.468 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xomm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.096     ; 20.456     ;
; 4.469 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.311      ; 20.862     ;
; 4.469 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbmnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 20.490     ;
; 4.473 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B4moz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.346      ; 20.893     ;
; 4.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aw2nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.286      ; 20.831     ;
; 4.478 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 20.487     ;
; 4.479 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X6mnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 20.495     ;
; 4.480 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 20.485     ;
; 4.481 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X6mnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 20.493     ;
; 4.485 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S89oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.310      ; 20.845     ;
; 4.485 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxloz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.346      ; 20.881     ;
; 4.485 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbmnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 20.474     ;
; 4.489 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrjnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.350      ; 20.881     ;
; 4.490 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ho5nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 20.485     ;
; 4.491 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ii5u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.239      ; 20.768     ;
; 4.492 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ho5nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 20.483     ;
; 4.493 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M6tm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.272      ; 20.799     ;
; 4.493 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H2tnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.345      ; 20.872     ;
; 4.500 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7aoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W2onz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 20.438     ;
; 4.503 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4a917 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pv2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.305      ; 20.822     ;
; 4.505 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yronz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.311      ; 20.826     ;
; 4.506 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pv2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.303      ; 20.817     ;
; 4.508 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cgjoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W2onz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 20.430     ;
; 4.509 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxpm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 20.455     ;
; 4.511 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|My4nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.302      ; 20.811     ;
; 4.511 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxpm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 20.453     ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 11.117 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 1.337      ;
; 11.137 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 1.317      ;
; 11.307 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 1.147      ;
; 11.414 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 1.040      ;
; 11.457 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.997      ;
; 11.466 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.988      ;
; 11.489 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.965      ;
; 11.507 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.947      ;
; 11.717 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.737      ;
; 11.732 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.722      ;
; 11.759 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.695      ;
; 11.792 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.662      ;
; 11.792 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.662      ;
; 11.792 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.662      ;
; 11.792 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.662      ;
; 11.792 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.662      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'hse'                                                                                                                                              ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.398 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.557      ;
; 18.432 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.523      ;
; 18.457 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.498      ;
; 18.460 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.495      ;
; 18.513 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.442      ;
; 18.547 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.408      ;
; 18.644 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.311      ;
; 18.658 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.065     ; 1.297      ;
; 18.661 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.294      ;
; 18.683 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.272      ;
; 18.686 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.269      ;
; 18.707 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.065     ; 1.248      ;
; 18.710 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.245      ;
; 18.773 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.065     ; 1.182      ;
; 18.776 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.179      ;
; 18.788 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.167      ;
; 18.933 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.065     ; 1.022      ;
; 18.936 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.019      ;
; 19.043 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.065     ; 0.912      ;
; 19.074 ; fpga_platform:u_fpga_platform|pll_locked        ; fpga_platform:u_fpga_platform|pll_locked_d      ; hse          ; hse         ; 20.000       ; -0.065     ; 0.881      ;
; 19.317 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.065     ; 0.638      ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.709 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 4.575      ;
; 46.343 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.942      ;
; 46.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.793      ;
; 46.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.773      ;
; 46.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.748      ;
; 46.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.594      ;
; 46.736 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 3.548      ;
; 46.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.504      ;
; 47.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.209      ;
; 47.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.121      ;
; 47.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.070      ;
; 47.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 3.007      ;
; 47.321 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 2.973      ;
; 47.394 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.890      ;
; 47.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.837      ;
; 47.567 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.726      ;
; 47.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 2.686      ;
; 47.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 2.669      ;
; 47.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 2.550      ;
; 47.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 2.521      ;
; 47.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.494      ;
; 47.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.469      ;
; 47.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 2.298      ;
; 48.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 2.188      ;
; 48.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.102      ;
; 48.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.909      ;
; 48.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.712      ;
; 48.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.687      ;
; 48.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.625      ;
; 94.278 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a4~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.303     ; 5.439      ;
; 94.344 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.312     ; 5.364      ;
; 94.474 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 5.231      ;
; 94.520 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a23~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.317     ; 5.183      ;
; 94.555 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a17~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.322     ; 5.143      ;
; 94.580 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.297     ; 5.143      ;
; 94.610 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a25~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.319     ; 5.091      ;
; 94.664 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a24~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.309     ; 5.047      ;
; 94.814 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a29~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.324     ; 4.882      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a21~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 5.399      ;
; 94.826 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a28~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.337     ; 4.857      ;
; 94.880 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a20~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.325     ; 4.815      ;
; 94.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a21~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 5.286      ;
; 94.960 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.963      ;
; 94.963 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.960      ;
; 94.993 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.930      ;
; 94.996 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.927      ;
; 95.038 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.885      ;
; 95.048 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.306     ; 4.666      ;
; 95.050 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a3~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.298     ; 4.672      ;
; 95.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.878      ;
; 95.055 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a16~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.294     ; 4.671      ;
; 95.068 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.855      ;
; 95.071 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.852      ;
; 95.071 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.852      ;
; 95.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.845      ;
; 95.101 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.822      ;
; 95.104 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.819      ;
; 95.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.814      ;
; 95.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a21~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 5.098      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.781      ;
; 95.146 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.777      ;
; 95.150 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.773      ;
; 95.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.770      ;
; 95.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.747      ;
; 95.179 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.744      ;
; 95.179 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.744      ;
; 95.183 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.740      ;
; 95.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 5.050      ;
; 95.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.737      ;
; 95.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a20~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 5.046      ;
; 95.209 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.714      ;
; 95.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 4.982      ;
; 95.212 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.711      ;
; 95.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.706      ;
; 95.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a3~portb_we_reg                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 4.959      ;
; 95.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.673      ;
; 95.254 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.310     ; 4.456      ;
; 95.254 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.669      ;
; 95.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a28~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 4.936      ;
; 95.258 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.665      ;
; 95.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 4.954      ;
; 95.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.662      ;
; 95.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a22~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 4.942      ;
; 95.284 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.639      ;
; 95.287 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.636      ;
; 95.287 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.636      ;
; 95.291 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.632      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a24~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 4.926      ;
; 95.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a19~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 4.923      ;
; 95.298 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a28~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.337     ; 4.385      ;
; 95.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 4.937      ;
; 95.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.629      ;
; 95.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a20~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 4.933      ;
; 95.313 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a11~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.309     ; 4.398      ;
; 95.317 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.606      ;
; 95.320 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.603      ;
; 95.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 4.869      ;
; 95.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.598      ;
; 95.325 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a16~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.308     ; 4.387      ;
; 95.330 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a2~portb_we_reg                                                                                                                                                                        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.300     ; 4.390      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'jtag_tck'                                                                                                                                                                                                                                                                    ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.519  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rvhoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.166     ; 3.335      ;
; 96.731  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.081      ; 3.370      ;
; 96.751  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P6eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.014      ; 3.283      ;
; 96.757  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H3eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.014      ; 3.277      ;
; 97.206  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O5kzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.052      ; 2.866      ;
; 97.252  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G8eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.014      ; 2.782      ;
; 97.262  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y4eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.014      ; 2.772      ;
; 97.758  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.002     ; 2.260      ;
; 97.937  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.002     ; 2.081      ;
; 98.136  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.002     ; 1.882      ;
; 98.185  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gtdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.002     ; 1.833      ;
; 98.310  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.131     ; 1.579      ;
; 98.323  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.002     ; 1.695      ;
; 98.465  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gtdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.002     ; 1.553      ;
; 98.951  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.002     ; 1.067      ;
; 191.628 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.310     ; 8.082      ;
; 191.628 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.315     ; 8.077      ;
; 191.808 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.230     ; 7.982      ;
; 191.848 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.315     ; 7.857      ;
; 191.850 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Foqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.306     ; 7.864      ;
; 191.857 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.114     ; 8.049      ;
; 191.864 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.315     ; 7.841      ;
; 191.883 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.133     ; 8.004      ;
; 191.903 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.310     ; 7.807      ;
; 192.013 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.053     ; 7.954      ;
; 192.027 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kxpzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.453     ; 7.540      ;
; 192.027 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ivsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.453     ; 7.540      ;
; 192.044 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.230     ; 7.746      ;
; 192.055 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Foqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.129     ; 7.836      ;
; 192.071 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D8czz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.300     ; 7.649      ;
; 192.072 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kfbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.300     ; 7.648      ;
; 192.086 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Foqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.306     ; 7.628      ;
; 192.103 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.114     ; 7.803      ;
; 192.110 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.315     ; 7.595      ;
; 192.203 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N8noz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.453     ; 7.364      ;
; 192.221 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.285     ; 7.514      ;
; 192.232 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fetoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.300     ; 7.488      ;
; 192.232 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kxpzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.276     ; 7.512      ;
; 192.232 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ivsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.276     ; 7.512      ;
; 192.247 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.304     ; 7.469      ;
; 192.263 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kxpzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.453     ; 7.304      ;
; 192.263 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ivsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.453     ; 7.304      ;
; 192.276 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D8czz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.123     ; 7.621      ;
; 192.277 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kfbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.123     ; 7.620      ;
; 192.278 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.029      ; 7.771      ;
; 192.278 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.029      ; 7.771      ;
; 192.278 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.029      ; 7.771      ;
; 192.278 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.029      ; 7.771      ;
; 192.297 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dqooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.013      ; 7.736      ;
; 192.297 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Imhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.013      ; 7.736      ;
; 192.297 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.013      ; 7.736      ;
; 192.307 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D8czz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.300     ; 7.413      ;
; 192.308 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kfbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.300     ; 7.412      ;
; 192.309 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.208      ; 7.919      ;
; 192.309 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.208      ; 7.919      ;
; 192.309 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.208      ; 7.919      ;
; 192.309 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.208      ; 7.919      ;
; 192.314 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.132     ; 7.574      ;
; 192.328 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dqooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.192      ; 7.884      ;
; 192.328 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Imhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.192      ; 7.884      ;
; 192.328 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.192      ; 7.884      ;
; 192.329 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H6bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.300     ; 7.391      ;
; 192.329 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z9dzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.300     ; 7.391      ;
; 192.329 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ghczz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.300     ; 7.391      ;
; 192.330 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjdzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.300     ; 7.390      ;
; 192.364 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.127     ; 7.529      ;
; 192.377 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.224     ; 7.419      ;
; 192.408 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N8noz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.276     ; 7.336      ;
; 192.416 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Efpoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.172      ; 7.776      ;
; 192.416 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eanoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.172      ; 7.776      ;
; 192.416 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqszz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.172      ; 7.776      ;
; 192.416 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Veeoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.172      ; 7.776      ;
; 192.419 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Foqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.300     ; 7.301      ;
; 192.431 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.047     ; 7.542      ;
; 192.431 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.047     ; 7.542      ;
; 192.431 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.047     ; 7.542      ;
; 192.431 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.047     ; 7.542      ;
; 192.431 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.047     ; 7.542      ;
; 192.431 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.047     ; 7.542      ;
; 192.431 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.047     ; 7.542      ;
; 192.431 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.047     ; 7.542      ;
; 192.439 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N8noz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.453     ; 7.128      ;
; 192.441 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.029      ; 7.608      ;
; 192.441 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.029      ; 7.608      ;
; 192.441 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.029      ; 7.608      ;
; 192.441 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.029      ; 7.608      ;
; 192.447 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Efpoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.351      ; 7.924      ;
; 192.447 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eanoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.351      ; 7.924      ;
; 192.447 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqszz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.351      ; 7.924      ;
; 192.447 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Veeoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.351      ; 7.924      ;
; 192.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.244      ; 7.814      ;
; 192.460 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dqooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.013      ; 7.573      ;
; 192.460 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Imhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.013      ; 7.573      ;
; 192.460 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.013      ; 7.573      ;
; 192.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.132      ; 7.690      ;
; 192.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.132      ; 7.690      ;
; 192.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.132      ; 7.690      ;
; 192.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.132      ; 7.690      ;
; 192.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.132      ; 7.690      ;
; 192.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.132      ; 7.690      ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak7g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak7g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh7g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh7g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dm7g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dm7g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go7g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go7g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vz7g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vz7g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N9nnz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N9nnz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wixf07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wixf07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vayzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vayzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ngxf07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ngxf07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lu7107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lu7107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Otwzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Otwzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eq7107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eq7107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tdpa17                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tdpa17                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fvjzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fvjzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oc7nz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oc7nz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gylzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gylzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wdmzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wdmzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Akgu07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Akgu07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nsszz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nsszz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qq5oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qq5oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yp1107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yp1107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ct1107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ct1107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R45oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R45oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qvszz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qvszz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|reg_early_incr_count[0]                    ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|reg_early_incr_count[0]                    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|i_addr_in_port[0]                          ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|i_addr_in_port[0]                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm|buf_pend                                                                                               ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm|buf_pend                                                                                               ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|pend_tran_reg                                                                        ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|pend_tran_reg                                                                        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|i_no_port                                  ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|i_no_port                                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|data_out_port[3]                                                       ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|data_out_port[3]                                                       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zqboz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zqboz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|buf_pend                                                                                               ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|buf_pend                                                                                               ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h                                                              ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h                                                              ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state.fsm_idle                                                      ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state.fsm_idle                                                      ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pmzzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pmzzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ec0oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ec0oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yh4oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yh4oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Af4g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Af4g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z76g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z76g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O4yzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O4yzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ikwzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ikwzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ig6oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ig6oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hd6oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hd6oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U25107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U25107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uc5u07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uc5u07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ee9917                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ee9917                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Twxf07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Twxf07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xi4107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xi4107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jn4107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jn4107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vr4107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vr4107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave|i_hresp[0] ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave|i_hresp[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqknz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqknz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ccvnz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ccvnz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tevnz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tevnz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hphnz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hphnz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bpvzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bpvzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D7hzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D7hzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wa1107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wa1107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bnozz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bnozz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yw5oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yw5oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uv0107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uv0107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Izvf07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Izvf07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Srloz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Srloz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gkvf07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gkvf07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odvzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odvzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yy0107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yy0107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ae1107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ae1107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gahzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gahzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fsvzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fsvzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fqozz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fqozz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Za5oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Za5oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2wf07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2wf07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vuloz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vuloz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Knvf07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Knvf07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgvzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgvzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fgja17                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fgja17                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dkfm17                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dkfm17                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B64nz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B64nz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U3oh07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U3oh07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zpfu07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zpfu07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jq0007                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jq0007                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dh7107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dh7107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zs6g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zs6g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kj7107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kj7107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|We7107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|We7107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L12107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L12107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yl3107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yl3107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S1ooz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S1ooz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pv2t07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pv2t07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cwnzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cwnzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wvea17                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wvea17                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vt8oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vt8oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F8joz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F8joz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5jnz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5jnz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vn4g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vn4g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fo3107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fo3107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M7zs07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M7zs07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zz9917                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zz9917                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N54107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N54107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wy3107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wy3107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'jtag_tck'                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.336 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F5vzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vicoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.124      ; 0.628      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G71g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G71g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Od1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Od1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zb1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zb1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fxcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fxcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pdroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pdroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nwdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nwdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fydoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fydoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uw1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uw1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ligoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ligoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sggoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sggoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2toz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2toz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhazz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ryeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ryeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4bzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4bzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7dzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7dzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xmdzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xmdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Blczz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Blczz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T9ezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T9ezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fjbzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fjbzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6czz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6czz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ctgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ctgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zskzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zskzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J1goz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J1goz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uchoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uchoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ttsoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ttsoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aucoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aucoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6noz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6noz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Df1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Df1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vycoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vycoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nidoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nidoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vedoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vedoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zcdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zcdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.382 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.588      ;
; 0.382 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.588      ;
; 0.385 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hhizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G7kzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.254      ; 0.807      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tqdzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Usdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.084      ; 0.645      ;
; 0.407 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I9kzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.085      ; 0.660      ;
; 0.412 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.623      ;
; 0.414 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Im2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.045      ; 0.627      ;
; 0.416 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Urhoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sthoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.044      ; 0.628      ;
; 0.417 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wreoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L3vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.086      ; 0.671      ;
; 0.423 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dlizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.042      ; 0.633      ;
; 0.433 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.045      ; 0.646      ;
; 0.434 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.645      ;
; 0.435 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iy1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh3nz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.042      ; 0.645      ;
; 0.436 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dohoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Urhoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.044      ; 0.648      ;
; 0.444 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yrooz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.655      ;
; 0.444 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q4foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.355      ; 0.967      ;
; 0.451 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wwgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Furoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.032      ; 0.651      ;
; 0.468 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R1vzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.013      ; 0.649      ;
; 0.474 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V2goz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.042      ; 0.684      ;
; 0.491 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C4dzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E0dzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.350      ; 1.009      ;
; 0.492 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qukzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.131      ; 0.791      ;
; 0.495 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.131      ; 0.794      ;
; 0.514 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y4eoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.063     ; 0.619      ;
; 0.527 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dfizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.096      ; 0.791      ;
; 0.530 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kqfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.096      ; 0.794      ;
; 0.530 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wreoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.355      ; 1.053      ;
; 0.542 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H3eoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.063     ; 0.647      ;
; 0.542 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R1vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.086      ; 0.796      ;
; 0.545 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hveoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S7lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.086      ; 0.799      ;
; 0.545 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wwgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.086      ; 0.799      ;
; 0.546 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zdozz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.087      ; 0.801      ;
; 0.547 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dqeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kbkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.086      ; 0.801      ;
; 0.557 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Koeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.086      ; 0.811      ;
; 0.562 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hhizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ziizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.346      ; 1.076      ;
; 0.566 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh3nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vj3nz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.042      ; 0.776      ;
; 0.568 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wjkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.085      ; 0.821      ;
; 0.574 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxqoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.086      ; 0.828      ;
; 0.581 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nuizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.315      ; 1.064      ;
; 0.581 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fofoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.332      ; 1.081      ;
; 0.585 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O5kzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.315      ; 1.068      ;
; 0.585 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dlizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vmizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.328      ; 1.081      ;
; 0.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xbcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uufoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.342      ; 1.097      ;
; 0.590 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uyizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iavzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.012      ; 0.770      ;
; 0.590 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odazz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 0.799      ;
; 0.592 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ctgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 0.801      ;
; 0.594 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.800      ;
; 0.595 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iouzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aquzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.032      ; 0.795      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                          ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                          ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                         ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                           ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.588      ;
; 0.354 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.588      ;
; 0.354 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.588      ;
; 0.354 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.588      ;
; 0.354 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.588      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.588      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.617      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.619      ;
; 0.389 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                          ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.623      ;
; 0.389 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                         ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.623      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.627      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.628      ;
; 0.394 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.628      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.629      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.629      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.632      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.633      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.634      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.634      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.640      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.340 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.574      ;
; 0.354 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.588      ;
; 0.389 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.623      ;
; 0.398 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.632      ;
; 0.400 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.634      ;
; 0.584 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.818      ;
; 0.590 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.824      ;
; 0.593 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.827      ;
; 0.594 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.828      ;
; 0.674 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.908      ;
; 0.783 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.017      ;
; 0.936 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.170      ;
; 0.941 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.175      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'hse'                                                                                                                                              ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.065      ; 0.574      ;
; 0.355 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.065      ; 0.588      ;
; 0.558 ; fpga_platform:u_fpga_platform|pll_locked        ; fpga_platform:u_fpga_platform|pll_locked_d      ; hse          ; hse         ; 0.000        ; 0.065      ; 0.791      ;
; 0.604 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.065      ; 0.837      ;
; 0.646 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.065      ; 0.879      ;
; 0.730 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.065      ; 0.963      ;
; 0.732 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.065      ; 0.965      ;
; 0.803 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.065      ; 1.036      ;
; 0.803 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.065      ; 1.036      ;
; 0.825 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.065      ; 1.058      ;
; 0.885 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.065      ; 1.118      ;
; 0.903 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.065      ; 1.136      ;
; 0.932 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.065      ; 1.165      ;
; 0.934 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.065      ; 1.167      ;
; 0.934 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.065      ; 1.167      ;
; 0.941 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.065      ; 1.174      ;
; 0.944 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.065      ; 1.177      ;
; 1.152 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.065      ; 1.385      ;
; 1.180 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.065      ; 1.413      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                                       ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 17.984 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yymnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.060     ; 6.976      ;
; 17.984 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xvmnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.060     ; 6.976      ;
; 17.984 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wsmnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.060     ; 6.976      ;
; 17.992 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tpinz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 6.965      ;
; 18.007 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ui9g07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.925      ;
; 18.009 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pcim17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.102     ; 6.909      ;
; 18.014 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A89g07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 6.913      ;
; 18.018 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N6gu07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 6.935      ;
; 18.018 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cdhnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 6.935      ;
; 18.018 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dghnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 6.935      ;
; 18.018 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lty917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 6.935      ;
; 18.018 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Azlnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 6.935      ;
; 18.018 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y1coz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 6.935      ;
; 18.018 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bijnz6_OTERM267         ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 6.935      ;
; 18.018 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM51          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 6.935      ;
; 18.018 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM55          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 6.935      ;
; 18.018 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mta917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 6.934      ;
; 18.018 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ubqg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 6.934      ;
; 18.018 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM57_OTERM295 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 6.935      ;
; 18.018 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bijnz6_OTERM265         ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 6.935      ;
; 18.018 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oegg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 6.934      ;
; 18.018 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM57_OTERM297 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 6.935      ;
; 18.018 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM53          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 6.935      ;
; 18.033 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I66u07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.060     ; 6.927      ;
; 18.033 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Arlnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.060     ; 6.927      ;
; 18.035 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zqzf07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 6.930      ;
; 18.040 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwknz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.086     ; 6.894      ;
; 18.040 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P27u07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.086     ; 6.894      ;
; 18.321 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cnmnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.277      ; 6.976      ;
; 18.321 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zpmnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.277      ; 6.976      ;
; 18.349 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zkqnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.581      ;
; 18.349 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ktcg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.581      ;
; 18.349 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qicg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.581      ;
; 18.349 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aacg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.581      ;
; 18.349 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mgcg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.581      ;
; 18.349 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W7cg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.581      ;
; 18.349 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tsyg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.581      ;
; 18.349 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iecg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.581      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqh917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.101     ; 6.569      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gv6a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 6.585      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pa6a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 6.585      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q54a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 6.576      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gu2a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.101     ; 6.569      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P8i917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.101     ; 6.569      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y2y7x6_OTERM49          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.582      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ty5a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 6.585      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ip6a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 6.585      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yj5a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.580      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gz4a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.580      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I37a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.580      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jqi917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.100     ; 6.570      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Def917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.100     ; 6.570      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ob4a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 6.576      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mig917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 6.576      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fuag07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.102     ; 6.568      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y5kg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 6.575      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J3n917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.102     ; 6.568      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F1n917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 6.575      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hom917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 6.587      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W7fg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 6.563      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gjag07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.101     ; 6.569      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N7yg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 6.586      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uvfg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.580      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxsg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 6.581      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z8lg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.092     ; 6.578      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B3vg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.580      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lefg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 6.563      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tcag07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.101     ; 6.569      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zdyg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 6.586      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G2gg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.580      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zqsg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 6.581      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N2lg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.092     ; 6.578      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N9vg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 6.577      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T1tg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.582      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mzjg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 6.576      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mrfg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 6.577      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xjy7x6~0_OTERM279       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 6.577      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tyug07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 6.583      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ymcg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 6.587      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qgfg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 6.563      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vosg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.580      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rbvg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.580      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bafg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 6.563      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hvsg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.580      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F5vg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.580      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Enfg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 6.577      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Grcg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 6.587      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Luug07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 6.583      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ipfg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 6.577      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cpcg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 6.587      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pwug07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 6.583      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vifg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 6.563      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rmsg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.580      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vdvg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.580      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gcfg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 6.563      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vbyg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.086     ; 6.584      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dtsg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.580      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J7vg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.580      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qtfg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 6.577      ;
; 18.350 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ixjg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 6.576      ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'jtag_tck'                                                                                                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.927  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.195     ; 2.898      ;
; 96.927  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.195     ; 2.898      ;
; 196.549 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.575     ; 2.896      ;
; 196.549 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.575     ; 2.896      ;
; 196.562 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uchoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.562     ; 2.896      ;
; 196.562 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6noz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.562     ; 2.896      ;
; 196.565 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rk1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.559     ; 2.896      ;
; 196.565 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Quqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.559     ; 2.896      ;
; 196.565 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ubroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.559     ; 2.896      ;
; 196.565 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U0roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.559     ; 2.896      ;
; 196.590 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G71g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.533     ; 2.897      ;
; 196.590 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.533     ; 2.897      ;
; 196.590 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.533     ; 2.897      ;
; 196.590 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zb1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.533     ; 2.897      ;
; 196.721 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.404     ; 2.895      ;
; 196.721 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.404     ; 2.895      ;
; 196.721 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y3roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.404     ; 2.895      ;
; 196.729 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iwroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.406     ; 2.885      ;
; 196.729 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6toz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.406     ; 2.885      ;
; 196.733 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldizz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.390     ; 2.897      ;
; 196.733 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.390     ; 2.897      ;
; 196.733 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.390     ; 2.897      ;
; 196.733 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.390     ; 2.897      ;
; 196.733 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zskzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.390     ; 2.897      ;
; 196.733 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zweoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.390     ; 2.897      ;
; 196.737 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Df1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.389     ; 2.894      ;
; 196.740 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gnazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.388     ; 2.892      ;
; 196.740 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wreoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.388     ; 2.892      ;
; 196.740 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.388     ; 2.892      ;
; 196.740 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hveoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.388     ; 2.892      ;
; 196.742 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.380     ; 2.898      ;
; 196.742 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.380     ; 2.898      ;
; 196.742 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z7bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.380     ; 2.898      ;
; 196.742 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rbdzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.380     ; 2.898      ;
; 196.742 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V9czz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.380     ; 2.898      ;
; 196.742 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yiczz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.380     ; 2.898      ;
; 196.742 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukdzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.380     ; 2.898      ;
; 196.742 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.380     ; 2.898      ;
; 196.742 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L4izz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.380     ; 2.898      ;
; 196.745 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Psezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.377     ; 2.898      ;
; 196.745 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K0bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.377     ; 2.898      ;
; 196.745 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aocoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.377     ; 2.898      ;
; 196.745 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xqkzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.377     ; 2.898      ;
; 196.745 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.377     ; 2.898      ;
; 196.745 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C4dzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.377     ; 2.898      ;
; 196.745 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xoczz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.377     ; 2.898      ;
; 196.745 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y5ezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.377     ; 2.898      ;
; 196.745 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bnbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.377     ; 2.898      ;
; 196.745 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G2czz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.377     ; 2.898      ;
; 196.745 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F51g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.377     ; 2.898      ;
; 196.758 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iavzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.363     ; 2.899      ;
; 196.758 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S8vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.363     ; 2.899      ;
; 196.759 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cbfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.374     ; 2.887      ;
; 196.759 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gdfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.374     ; 2.887      ;
; 196.759 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lffoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.374     ; 2.887      ;
; 196.759 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y8foz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.374     ; 2.887      ;
; 196.762 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hssoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.364     ; 2.894      ;
; 196.762 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pqsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.364     ; 2.894      ;
; 196.762 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.361     ; 2.897      ;
; 196.762 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.361     ; 2.897      ;
; 196.762 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2toz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.361     ; 2.897      ;
; 196.762 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.361     ; 2.897      ;
; 196.762 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ctgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.361     ; 2.897      ;
; 196.762 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fjbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.361     ; 2.897      ;
; 196.762 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xosoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.364     ; 2.894      ;
; 196.766 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I9kzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.357     ; 2.897      ;
; 196.766 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wjkzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.357     ; 2.897      ;
; 196.767 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rqizz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.355     ; 2.898      ;
; 196.767 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I0foz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.355     ; 2.898      ;
; 196.767 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Psfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.355     ; 2.898      ;
; 196.767 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kqfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.355     ; 2.898      ;
; 196.767 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dfizz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.355     ; 2.898      ;
; 196.772 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Urhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.356     ; 2.892      ;
; 196.772 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sthoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.356     ; 2.892      ;
; 196.772 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dohoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.356     ; 2.892      ;
; 196.773 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bzpzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.361     ; 2.886      ;
; 196.773 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ujroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.361     ; 2.886      ;
; 196.775 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P5fzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.347     ; 2.898      ;
; 196.775 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.347     ; 2.898      ;
; 196.775 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rsczz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.347     ; 2.898      ;
; 196.775 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3ezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.347     ; 2.898      ;
; 196.775 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vjfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.347     ; 2.898      ;
; 196.775 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.354     ; 2.891      ;
; 196.775 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.354     ; 2.891      ;
; 196.775 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.354     ; 2.891      ;
; 196.775 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.354     ; 2.891      ;
; 196.775 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.354     ; 2.891      ;
; 196.775 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.354     ; 2.891      ;
; 196.775 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.354     ; 2.891      ;
; 196.775 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.354     ; 2.891      ;
; 196.776 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R1vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.352     ; 2.892      ;
; 196.776 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L3vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.352     ; 2.892      ;
; 196.776 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S7lzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.352     ; 2.892      ;
; 196.782 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.341     ; 2.897      ;
; 196.782 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P5doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.341     ; 2.897      ;
; 196.782 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.341     ; 2.897      ;
; 196.782 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.341     ; 2.897      ;
; 196.782 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.341     ; 2.897      ;
; 196.782 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.341     ; 2.897      ;
; 196.783 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dhqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.353     ; 2.884      ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.428      ;
; 97.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.428      ;
; 97.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.428      ;
; 97.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.428      ;
; 97.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.428      ;
; 97.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.428      ;
; 97.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.428      ;
; 97.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.335      ;
; 97.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.335      ;
; 97.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.335      ;
; 97.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.225      ;
; 97.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.225      ;
; 97.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.225      ;
; 97.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.225      ;
; 97.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.225      ;
; 97.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.225      ;
; 97.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.225      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.158      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.158      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.158      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.158      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.105      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.105      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.105      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.003      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.928      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.928      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.928      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.928      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.875      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.875      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.875      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.875      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.875      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.875      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.875      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.875      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.875      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.875      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.875      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.875      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.875      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.864      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.864      ;
; 98.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.718      ;
; 98.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.718      ;
; 98.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.718      ;
; 98.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.718      ;
; 98.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.718      ;
; 98.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.718      ;
; 98.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.718      ;
; 98.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.718      ;
; 98.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.718      ;
; 98.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.718      ;
; 98.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.718      ;
; 98.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.718      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.692      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.692      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.692      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.692      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.692      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.692      ;
; 98.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.660      ;
; 98.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.660      ;
; 98.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.660      ;
; 98.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.660      ;
; 98.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.660      ;
; 98.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.660      ;
; 98.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.660      ;
; 98.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.660      ;
; 98.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.660      ;
; 98.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.660      ;
; 98.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.660      ;
; 98.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.660      ;
; 98.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.660      ;
; 98.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.660      ;
; 98.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.660      ;
; 98.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.660      ;
; 98.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.616      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.601      ;
; 98.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.601      ;
; 98.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.586      ;
; 98.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.586      ;
; 98.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.586      ;
; 98.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.586      ;
; 98.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.586      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.136      ;
; 0.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.136      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.283      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.283      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.283      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.283      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.283      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.283      ;
; 1.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.290      ;
; 1.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.290      ;
; 1.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.290      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.302      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.302      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.302      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.302      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.302      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.302      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.302      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.302      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.302      ;
; 1.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.344      ;
; 1.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.465      ;
; 1.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.465      ;
; 1.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.496      ;
; 1.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.496      ;
; 1.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.496      ;
; 1.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.496      ;
; 1.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.496      ;
; 1.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.496      ;
; 1.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.496      ;
; 1.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.496      ;
; 1.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.496      ;
; 1.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.496      ;
; 1.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.496      ;
; 1.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.518      ;
; 1.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.518      ;
; 1.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.518      ;
; 1.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.518      ;
; 1.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.518      ;
; 1.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.518      ;
; 1.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.518      ;
; 1.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.518      ;
; 1.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.518      ;
; 1.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.518      ;
; 1.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.518      ;
; 1.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.518      ;
; 1.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.518      ;
; 1.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.518      ;
; 1.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.518      ;
; 1.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.518      ;
; 1.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.533      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.564      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.564      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.564      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.564      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.564      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.564      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.564      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.564      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.564      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.564      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.564      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.564      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.581      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.581      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.581      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.581      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.581      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.581      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.581      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.581      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.581      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.581      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.581      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.581      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.581      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.581      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.581      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.581      ;
; 1.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.618      ;
; 1.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.618      ;
; 1.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.618      ;
; 1.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.618      ;
; 1.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.618      ;
; 1.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.618      ;
; 1.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.757      ;
; 1.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.757      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.784      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.784      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.784      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.784      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.784      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.784      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.784      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.784      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.784      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.784      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.784      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.784      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.784      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.038 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ksmzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 2.725      ;
; 2.043 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 2.726      ;
; 2.043 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 2.726      ;
; 2.043 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dm7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 2.726      ;
; 2.043 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 2.726      ;
; 2.043 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vz7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 2.726      ;
; 2.043 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oq5107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 2.726      ;
; 2.043 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kl5107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 2.726      ;
; 2.043 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T7nnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 2.726      ;
; 2.043 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N9nnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 2.726      ;
; 2.050 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ufmoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 2.704      ;
; 2.050 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hn9g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 2.704      ;
; 2.059 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Diqzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 2.726      ;
; 2.059 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Giezz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 2.726      ;
; 2.059 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qktoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 2.726      ;
; 2.060 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3gh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 2.718      ;
; 2.060 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T5gh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 2.718      ;
; 2.060 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H1gh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 2.718      ;
; 2.060 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jt1t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 2.718      ;
; 2.060 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Czfh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 2.718      ;
; 2.064 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kafzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 2.730      ;
; 2.064 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W0rzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 2.730      ;
; 2.065 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R45nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.727      ;
; 2.065 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zxhnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.727      ;
; 2.065 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X4nnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 2.734      ;
; 2.065 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bnjzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 2.734      ;
; 2.065 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A4qoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 2.734      ;
; 2.065 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C6rzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 2.734      ;
; 2.066 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lj6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.728      ;
; 2.066 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ovy917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.719      ;
; 2.066 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogrzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 2.734      ;
; 2.066 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qvbzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 2.734      ;
; 2.066 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M9qzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 2.734      ;
; 2.066 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U3oh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.728      ;
; 2.066 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zpfu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.728      ;
; 2.068 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yslg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 2.717      ;
; 2.068 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I1mg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 2.717      ;
; 2.069 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jkah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 2.715      ;
; 2.069 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bgah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 2.715      ;
; 2.069 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lmah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 2.715      ;
; 2.069 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 2.715      ;
; 2.069 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P32t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 2.715      ;
; 2.069 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Noah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 2.715      ;
; 2.070 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V66107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.722      ;
; 2.070 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ry5107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.722      ;
; 2.070 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z16107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.722      ;
; 2.070 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I06107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.722      ;
; 2.070 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L86107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.722      ;
; 2.070 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Is5107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.722      ;
; 2.070 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lous07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.722      ;
; 2.071 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C4snz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 2.715      ;
; 2.077 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yk9g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 2.707      ;
; 2.077 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jq7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 2.707      ;
; 2.077 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ba6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 2.726      ;
; 2.077 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bx5107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 2.726      ;
; 2.077 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W7ioz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 2.703      ;
; 2.077 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tpba17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.729      ;
; 2.077 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B37m17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.729      ;
; 2.077 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vpya17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.729      ;
; 2.089 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V18g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 2.731      ;
; 2.094 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qifh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 2.718      ;
; 2.094 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wkfh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 2.718      ;
; 2.094 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kgfh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 2.718      ;
; 2.094 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wo1t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 2.718      ;
; 2.094 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fefh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 2.718      ;
; 2.099 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wyjh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 2.712      ;
; 2.099 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Adkh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 2.712      ;
; 2.099 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oakh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 2.712      ;
; 2.099 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qwjh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 2.712      ;
; 2.099 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q5kh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 2.712      ;
; 2.099 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uhkh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 2.712      ;
; 2.099 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lujh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 2.712      ;
; 2.099 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C8kh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 2.712      ;
; 2.103 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckkh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.726      ;
; 2.103 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ljfu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 2.716      ;
; 2.106 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pneh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 2.707      ;
; 2.106 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R6fh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 2.707      ;
; 2.111 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Trya17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.729      ;
; 2.111 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z47m17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.729      ;
; 2.111 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rrba17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.729      ;
; 2.392 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Naj917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 3.017      ;
; 2.392 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nid917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 3.017      ;
; 2.392 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hqph07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 3.017      ;
; 2.392 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qb7a17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 3.017      ;
; 2.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O88h07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 2.725      ;
; 2.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ce7h07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 2.725      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Byzf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 2.730      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gptzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 2.730      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F8snz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.716      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ba2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.717      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fg2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.714      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ge2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.716      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F6snz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.716      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cr1t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.713      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xo2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.713      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nw4b17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.713      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mhfu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.717      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C1kh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.713      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ul5h07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 2.725      ;
; 2.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R92h07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.723      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'jtag_tck'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.398 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eapoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.143      ; 2.709      ;
; 2.398 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hqy917 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.143      ; 2.709      ;
; 2.398 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Khlzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.143      ; 2.709      ;
; 2.398 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6poz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.143      ; 2.709      ;
; 2.436 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.107      ; 2.711      ;
; 2.446 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nidoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.098      ; 2.712      ;
; 2.446 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.098      ; 2.712      ;
; 2.446 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vedoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.098      ; 2.712      ;
; 2.446 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zcdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.098      ; 2.712      ;
; 2.446 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jkdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.098      ; 2.712      ;
; 2.446 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fmdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.098      ; 2.712      ;
; 2.454 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Quezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.089      ; 2.711      ;
; 2.454 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hmcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.089      ; 2.711      ;
; 2.454 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A2ezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.089      ; 2.711      ;
; 2.454 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W3fzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.089      ; 2.711      ;
; 2.457 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ziizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.081      ; 2.706      ;
; 2.463 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.077      ; 2.708      ;
; 2.463 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.077      ; 2.708      ;
; 2.463 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nuizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.077      ; 2.708      ;
; 2.463 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kxhoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.077      ; 2.708      ;
; 2.463 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uufoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.077      ; 2.708      ;
; 2.463 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M0jzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.077      ; 2.708      ;
; 2.474 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cu0107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.068      ; 2.710      ;
; 2.474 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tvpzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.068      ; 2.710      ;
; 2.474 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H7szz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.068      ; 2.710      ;
; 2.474 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D1izz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.068      ; 2.710      ;
; 2.474 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bwrzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.068      ; 2.710      ;
; 2.479 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qmezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.058      ; 2.705      ;
; 2.479 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xftoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.058      ; 2.705      ;
; 2.480 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vmizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.063      ; 2.711      ;
; 2.480 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ezfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.063      ; 2.711      ;
; 2.480 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zwfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.063      ; 2.711      ;
; 2.481 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E0dzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.062      ; 2.711      ;
; 2.481 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yqczz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.062      ; 2.711      ;
; 2.481 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Usdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.062      ; 2.711      ;
; 2.481 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cpbzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.062      ; 2.711      ;
; 2.481 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iybzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.062      ; 2.711      ;
; 2.485 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqbzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.052      ; 2.705      ;
; 2.485 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.052      ; 2.705      ;
; 2.485 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q4foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.052      ; 2.705      ;
; 2.485 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.052      ; 2.705      ;
; 2.485 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qhfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.052      ; 2.705      ;
; 2.485 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fyazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.052      ; 2.705      ;
; 2.485 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1dzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.052      ; 2.705      ;
; 2.485 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B0czz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.052      ; 2.705      ;
; 2.485 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nudzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.052      ; 2.705      ;
; 2.486 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eacoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 2.710      ;
; 2.486 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8coz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 2.710      ;
; 2.486 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vicoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 2.710      ;
; 2.486 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Okcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 2.710      ;
; 2.486 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rvhoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 2.710      ;
; 2.487 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ynroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.051      ; 2.706      ;
; 2.487 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wlroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.051      ; 2.706      ;
; 2.496 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M0pzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.047      ; 2.711      ;
; 2.496 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xkzzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.047      ; 2.711      ;
; 2.496 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zzzzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.047      ; 2.711      ;
; 2.497 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yuooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 2.708      ;
; 2.497 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q8izz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 2.708      ;
; 2.497 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Haizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 2.708      ;
; 2.500 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.045      ; 2.713      ;
; 2.505 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 2.712      ;
; 2.505 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M8poz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.033      ; 2.706      ;
; 2.505 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tvqoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.033      ; 2.706      ;
; 2.505 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 2.712      ;
; 2.506 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pdroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.033      ; 2.707      ;
; 2.506 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.033      ; 2.707      ;
; 2.506 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.033      ; 2.707      ;
; 2.506 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.033      ; 2.707      ;
; 2.506 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aucoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.033      ; 2.707      ;
; 2.507 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eanoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.033      ; 2.708      ;
; 2.507 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Veeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.033      ; 2.708      ;
; 2.507 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqszz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.033      ; 2.708      ;
; 2.507 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Efpoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.033      ; 2.708      ;
; 2.510 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Amfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 2.705      ;
; 2.510 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fofoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 2.705      ;
; 2.515 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Plkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.028      ; 2.711      ;
; 2.516 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tqdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 2.711      ;
; 2.528 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E3ozz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.012      ; 2.708      ;
; 2.528 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xklzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.012      ; 2.708      ;
; 2.528 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qmuzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.012      ; 2.708      ;
; 2.528 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tctzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.012      ; 2.708      ;
; 2.528 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wbpoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.012      ; 2.708      ;
; 2.533 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Knkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.012      ; 2.713      ;
; 2.537 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go1107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.007      ; 2.712      ;
; 2.537 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak2107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.007      ; 2.712      ;
; 2.537 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E91107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.007      ; 2.712      ;
; 2.537 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qxvf07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.007      ; 2.712      ;
; 2.537 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Scwf07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.007      ; 2.712      ;
; 2.537 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xdlzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.007      ; 2.712      ;
; 2.537 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lc0107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.007      ; 2.712      ;
; 2.537 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N31g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.007      ; 2.712      ;
; 2.537 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oivf07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.007      ; 2.712      ;
; 2.551 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F5vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.009     ; 2.710      ;
; 2.551 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C1lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.009     ; 2.710      ;
; 2.551 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S2lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.009     ; 2.710      ;
; 2.551 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I4lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.009     ; 2.710      ;
; 2.556 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fpkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.011     ; 2.713      ;
; 2.556 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G7kzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.011     ; 2.713      ;
; 2.561 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vdqoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.018     ; 2.711      ;
; 2.561 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xdqzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.018     ; 2.711      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 24.096 ns




+---------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                                        ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 11.772 ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.816 ; 0.000         ;
; hse                                                                ; 19.171 ; 0.000         ;
; altera_reserved_tck                                                ; 47.952 ; 0.000         ;
; jtag_tck                                                           ; 98.774 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                                        ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; jtag_tck                                                           ; 0.165 ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.168 ; 0.000         ;
; altera_reserved_tck                                                ; 0.176 ; 0.000         ;
; hse                                                                ; 0.177 ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.178 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery Summary                                                     ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 21.038 ; 0.000         ;
; altera_reserved_tck                                                ; 98.636 ; 0.000         ;
; jtag_tck                                                           ; 98.835 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal Summary                                                     ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                ; 0.483 ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.182 ; 0.000         ;
; jtag_tck                                                           ; 1.361 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 6.031  ; 0.000         ;
; hse                                                                ; 9.263  ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 12.242 ; 0.000         ;
; altera_reserved_tck                                                ; 49.274 ; 0.000         ;
; jtag_tck                                                           ; 99.167 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 11.772 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.700      ;
; 11.779 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.693      ;
; 11.901 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.571      ;
; 11.946 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.526      ;
; 11.950 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.522      ;
; 11.951 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.521      ;
; 11.962 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.510      ;
; 11.973 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.499      ;
; 12.091 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.381      ;
; 12.101 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.371      ;
; 12.107 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.365      ;
; 12.127 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.345      ;
; 12.127 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.345      ;
; 12.127 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.345      ;
; 12.127 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.345      ;
; 12.127 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.345      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 13.816 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pv2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.144      ; 11.336     ;
; 13.833 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7aoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wtnu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 11.132     ;
; 13.833 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cgjoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wtnu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 11.132     ;
; 13.847 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sx5u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.150      ; 11.311     ;
; 13.858 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbmnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 11.114     ;
; 13.860 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7aoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 11.103     ;
; 13.860 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cgjoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 11.103     ;
; 13.861 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.146      ; 11.293     ;
; 13.861 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.146      ; 11.293     ;
; 13.861 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.146      ; 11.293     ;
; 13.874 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pv2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.140      ; 11.274     ;
; 13.881 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aw2nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.147      ; 11.274     ;
; 13.889 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V58oz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wtnu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 11.071     ;
; 13.891 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxpm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pv2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.139      ; 11.256     ;
; 13.901 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pv2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.132      ; 11.239     ;
; 13.905 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sx5u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.146      ; 11.249     ;
; 13.916 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V58oz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 11.042     ;
; 13.916 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbmnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 11.052     ;
; 13.919 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.142      ; 11.231     ;
; 13.919 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.142      ; 11.231     ;
; 13.919 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.142      ; 11.231     ;
; 13.921 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sx5u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.127      ; 11.214     ;
; 13.922 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxpm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sx5u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.145      ; 11.231     ;
; 13.923 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.024     ; 11.061     ;
; 13.927 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T38oz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wtnu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 11.038     ;
; 13.932 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbmnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 11.017     ;
; 13.932 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.024     ; 11.052     ;
; 13.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxpm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbmnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 11.034     ;
; 13.936 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxpm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.141      ; 11.213     ;
; 13.936 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxpm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.141      ; 11.213     ;
; 13.936 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxpm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.141      ; 11.213     ;
; 13.939 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aw2nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.143      ; 11.212     ;
; 13.940 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xomm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pv2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.054     ; 11.014     ;
; 13.946 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.134      ; 11.196     ;
; 13.946 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.134      ; 11.196     ;
; 13.946 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.134      ; 11.196     ;
; 13.954 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T38oz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 11.009     ;
; 13.956 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ilnm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pv2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.129      ; 11.181     ;
; 13.956 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxpm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aw2nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.142      ; 11.194     ;
; 13.957 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N33nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.147      ; 11.198     ;
; 13.964 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ii5u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.123      ; 11.167     ;
; 13.966 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aw2nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.135      ; 11.177     ;
; 13.969 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pp6oz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wtnu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 10.996     ;
; 13.971 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xomm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sx5u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 10.989     ;
; 13.975 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7aoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W2onz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 10.976     ;
; 13.975 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cgjoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W2onz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 10.976     ;
; 13.975 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4a917 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pv2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.147      ; 11.180     ;
; 13.975 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pv2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.140      ; 11.173     ;
; 13.977 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7aoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ho5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.054     ; 10.977     ;
; 13.977 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cgjoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ho5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.054     ; 10.977     ;
; 13.978 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7aoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 10.985     ;
; 13.978 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cgjoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 10.985     ;
; 13.981 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.028     ; 10.999     ;
; 13.982 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xomm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbmnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.234     ; 10.792     ;
; 13.983 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 10.996     ;
; 13.984 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ny2nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.140      ; 11.164     ;
; 13.984 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5inz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.169      ; 11.193     ;
; 13.985 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yujoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.123      ; 11.146     ;
; 13.985 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xomm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 10.971     ;
; 13.985 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xomm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 10.971     ;
; 13.985 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xomm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 10.971     ;
; 13.985 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfia17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 10.994     ;
; 13.987 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzhnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.169      ; 11.190     ;
; 13.987 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ilnm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sx5u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.135      ; 11.156     ;
; 13.989 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U08oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.168      ; 11.187     ;
; 13.990 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.028     ; 10.990     ;
; 13.995 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxloz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.167      ; 11.180     ;
; 13.996 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pp6oz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 10.967     ;
; 13.997 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.047     ; 10.964     ;
; 13.997 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Exnm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pv2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.129      ; 11.140     ;
; 13.998 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ilnm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbmnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 10.959     ;
; 13.998 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxpm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 10.981     ;
; 14.001 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T0nm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pv2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.054     ; 10.953     ;
; 14.001 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ilnm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.131      ; 11.138     ;
; 14.001 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ilnm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.131      ; 11.138     ;
; 14.001 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ilnm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.131      ; 11.138     ;
; 14.004 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.161      ; 11.165     ;
; 14.005 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G9mnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wtnu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.221     ; 10.782     ;
; 14.005 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xomm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aw2nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 10.952     ;
; 14.006 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.047     ; 10.955     ;
; 14.006 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4a917 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sx5u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.153      ; 11.155     ;
; 14.006 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sx5u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.146      ; 11.148     ;
; 14.007 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxpm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 10.972     ;
; 14.012 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N6gu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.024     ; 10.972     ;
; 14.012 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cdhnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.024     ; 10.972     ;
; 14.012 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rg0007 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wtnu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 10.946     ;
; 14.015 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N33nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.143      ; 11.136     ;
; 14.016 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M7zs07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wtnu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.226     ; 10.766     ;
; 14.017 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6wzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.161      ; 11.152     ;
; 14.017 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4a917 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbmnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 10.958     ;
; 14.017 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbmnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 10.951     ;
; 14.020 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4a917 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.149      ; 11.137     ;
; 14.020 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4a917 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.149      ; 11.137     ;
; 14.020 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4a917 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.149      ; 11.137     ;
; 14.020 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.142      ; 11.130     ;
; 14.020 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.142      ; 11.130     ;
; 14.020 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.142      ; 11.130     ;
; 14.021 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ilnm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aw2nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.132      ; 11.119     ;
; 14.022 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ii5u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.119      ; 11.105     ;
; 14.023 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nl0007 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wtnu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 10.935     ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'hse'                                                                                                                                              ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.171 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.800      ;
; 19.174 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.797      ;
; 19.177 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.794      ;
; 19.182 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.789      ;
; 19.252 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.719      ;
; 19.260 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.711      ;
; 19.277 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.694      ;
; 19.295 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.676      ;
; 19.301 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.670      ;
; 19.305 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.037     ; 0.666      ;
; 19.309 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.037     ; 0.662      ;
; 19.309 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.662      ;
; 19.311 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.660      ;
; 19.387 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.037     ; 0.584      ;
; 19.389 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.582      ;
; 19.395 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.576      ;
; 19.429 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.037     ; 0.542      ;
; 19.433 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.538      ;
; 19.497 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.474      ;
; 19.532 ; fpga_platform:u_fpga_platform|pll_locked        ; fpga_platform:u_fpga_platform|pll_locked_d      ; hse          ; hse         ; 20.000       ; -0.037     ; 0.439      ;
; 19.636 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.335      ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.952 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.501      ;
; 48.395 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.059      ;
; 48.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.967      ;
; 48.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.943      ;
; 48.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.910      ;
; 48.601 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.852      ;
; 48.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.816      ;
; 48.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.768      ;
; 48.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.633      ;
; 48.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.629      ;
; 48.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.596      ;
; 48.885 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.577      ;
; 48.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.575      ;
; 48.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.553      ;
; 48.969 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.484      ;
; 49.035 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.426      ;
; 49.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.424      ;
; 49.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.369      ;
; 49.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.346      ;
; 49.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.338      ;
; 49.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.317      ;
; 49.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.295      ;
; 49.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.163      ;
; 49.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.148      ;
; 49.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.073      ;
; 49.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.017      ;
; 49.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 0.961      ;
; 49.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 0.892      ;
; 49.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 0.834      ;
; 96.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a21~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.088      ; 3.186      ;
; 96.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a21~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 3.153      ;
; 97.134 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a4~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.169     ; 2.705      ;
; 97.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a21~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 2.971      ;
; 97.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.075      ; 2.923      ;
; 97.199 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.178     ; 2.631      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a3~portb_we_reg                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.076      ; 2.905      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.111      ; 2.939      ;
; 97.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a20~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.111      ; 2.936      ;
; 97.206 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.165     ; 2.637      ;
; 97.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.073      ; 2.890      ;
; 97.219 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 2.609      ;
; 97.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a28~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 2.878      ;
; 97.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a3~portb_we_reg                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 2.872      ;
; 97.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a22~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 2.890      ;
; 97.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 2.906      ;
; 97.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 2.887      ;
; 97.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a20~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 2.903      ;
; 97.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a24~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 2.874      ;
; 97.250 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.699      ;
; 97.253 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.696      ;
; 97.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a19~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 2.864      ;
; 97.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a28~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.075      ; 2.845      ;
; 97.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a22~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 2.857      ;
; 97.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 2.854      ;
; 97.265 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a23~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.181     ; 2.562      ;
; 97.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a21~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 2.832      ;
; 97.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a24~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 2.841      ;
; 97.288 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a17~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.186     ; 2.534      ;
; 97.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a19~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 2.831      ;
; 97.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.664      ;
; 97.301 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a24~portb_we_reg                                                                                                                                                                       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.178     ; 2.529      ;
; 97.309 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.640      ;
; 97.310 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.639      ;
; 97.313 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.636      ;
; 97.314 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.635      ;
; 97.317 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.632      ;
; 97.321 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a25~portb_we_reg                                                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.184     ; 2.503      ;
; 97.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.619      ;
; 97.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.604      ;
; 97.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.600      ;
; 97.369 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.580      ;
; 97.373 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.576      ;
; 97.374 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.575      ;
; 97.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 2.760      ;
; 97.377 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.572      ;
; 97.378 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.571      ;
; 97.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a23~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 2.752      ;
; 97.379 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.570      ;
; 97.381 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.568      ;
; 97.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a17~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 2.751      ;
; 97.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.575      ;
; 97.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.574      ;
; 97.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.572      ;
; 97.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.559      ;
; 97.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.073      ; 2.708      ;
; 97.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.555      ;
; 97.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a25~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.106      ; 2.737      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.548      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.548      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.107      ; 2.727      ;
; 97.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.547      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a23~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 2.719      ;
; 97.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.545      ;
; 97.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a3~portb_we_reg                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 2.690      ;
; 97.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 2.724      ;
; 97.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a28~portb_we_reg                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.111      ; 2.725      ;
; 97.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.541      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a20~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 2.721      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.540      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a17~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.106      ; 2.718      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'jtag_tck'                                                                                                                                                                                                                                                                    ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 98.774  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rvhoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.520      ; 1.754      ;
; 98.853  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.622      ; 1.777      ;
; 98.887  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H3eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.594      ; 1.715      ;
; 98.923  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P6eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.594      ; 1.679      ;
; 99.113  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O5kzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.614      ; 1.509      ;
; 99.212  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y4eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.594      ; 1.390      ;
; 99.217  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G8eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.594      ; 1.385      ;
; 99.432  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.613      ; 1.189      ;
; 99.554  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.613      ; 1.067      ;
; 99.618  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.613      ; 1.003      ;
; 99.700  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.538      ; 0.846      ;
; 99.711  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.613      ; 0.910      ;
; 99.724  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gtdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.613      ; 0.897      ;
; 99.795  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gtdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.613      ; 0.826      ;
; 100.055 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.613      ; 0.566      ;
; 195.547 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.139     ; 4.322      ;
; 195.597 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.143     ; 4.268      ;
; 195.659 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.047     ; 4.302      ;
; 195.692 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.139     ; 4.177      ;
; 195.693 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.067     ; 4.248      ;
; 195.703 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.139     ; 4.166      ;
; 195.715 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.097     ; 4.196      ;
; 195.715 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Foqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.150     ; 4.143      ;
; 195.742 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.143     ; 4.123      ;
; 195.748 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D8czz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.150     ; 4.110      ;
; 195.762 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kfbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.150     ; 4.096      ;
; 195.801 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kxpzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.206     ; 4.001      ;
; 195.801 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ivsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.206     ; 4.001      ;
; 195.811 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Foqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.074     ; 4.123      ;
; 195.813 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.021     ; 4.174      ;
; 195.826 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.047     ; 4.135      ;
; 195.844 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D8czz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.074     ; 4.090      ;
; 195.858 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kfbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.074     ; 4.076      ;
; 195.859 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.139     ; 4.010      ;
; 195.860 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Foqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.150     ; 3.998      ;
; 195.862 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.097     ; 4.049      ;
; 195.893 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D8czz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.150     ; 3.965      ;
; 195.897 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.111     ; 4.000      ;
; 195.903 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H6bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.150     ; 3.955      ;
; 195.904 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z9dzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.150     ; 3.954      ;
; 195.905 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.068     ; 4.035      ;
; 195.905 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ghczz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.150     ; 3.953      ;
; 195.906 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fetoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.150     ; 3.952      ;
; 195.907 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kfbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.150     ; 3.951      ;
; 195.914 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N8noz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.206     ; 3.888      ;
; 195.915 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kxpzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.130     ; 3.963      ;
; 195.916 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ivsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.130     ; 3.962      ;
; 195.920 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjdzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.150     ; 3.938      ;
; 195.931 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.131     ; 3.946      ;
; 195.955 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 3.981      ;
; 195.964 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kxpzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.206     ; 3.838      ;
; 195.965 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ivsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.206     ; 3.837      ;
; 195.966 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.019      ; 4.061      ;
; 195.966 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.019      ; 4.061      ;
; 195.966 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.019      ; 4.061      ;
; 195.966 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.019      ; 4.061      ;
; 195.974 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dqooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.003     ; 4.031      ;
; 195.974 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Imhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.003     ; 4.031      ;
; 195.974 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.003     ; 4.031      ;
; 195.986 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.105      ; 4.127      ;
; 195.986 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.105      ; 4.127      ;
; 195.986 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.105      ; 4.127      ;
; 195.986 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.105      ; 4.127      ;
; 195.994 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dqooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.083      ; 4.097      ;
; 195.994 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Imhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.083      ; 4.097      ;
; 195.994 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.083      ; 4.097      ;
; 195.999 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H6bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.074     ; 3.935      ;
; 196.000 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z9dzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.074     ; 3.934      ;
; 196.001 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ghczz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.074     ; 3.933      ;
; 196.010 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N8noz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.130     ; 3.868      ;
; 196.016 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjdzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.074     ; 3.918      ;
; 196.024 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C5toz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.097     ; 3.887      ;
; 196.026 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Efpoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.082      ; 4.064      ;
; 196.026 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eanoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.082      ; 4.064      ;
; 196.026 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqszz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.082      ; 4.064      ;
; 196.026 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Veeoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.082      ; 4.064      ;
; 196.042 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.022     ; 3.944      ;
; 196.042 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.022     ; 3.944      ;
; 196.042 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.022     ; 3.944      ;
; 196.042 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.022     ; 3.944      ;
; 196.042 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.022     ; 3.944      ;
; 196.042 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.022     ; 3.944      ;
; 196.042 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.022     ; 3.944      ;
; 196.042 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.022     ; 3.944      ;
; 196.046 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Efpoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.168      ; 4.130      ;
; 196.046 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eanoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.168      ; 4.130      ;
; 196.046 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqszz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.168      ; 4.130      ;
; 196.046 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Veeoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.168      ; 4.130      ;
; 196.048 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H6bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.150     ; 3.810      ;
; 196.049 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Foqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.138     ; 3.821      ;
; 196.049 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U2izz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.206     ; 3.753      ;
; 196.049 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z9dzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.150     ; 3.809      ;
; 196.050 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ghczz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.150     ; 3.808      ;
; 196.051 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.085     ; 3.872      ;
; 196.052 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fetoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.074     ; 3.882      ;
; 196.054 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.113      ; 4.067      ;
; 196.059 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.019      ; 3.968      ;
; 196.059 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.019      ; 3.968      ;
; 196.059 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.019      ; 3.968      ;
; 196.059 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.019      ; 3.968      ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'jtag_tck'                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.165 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F5vzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vicoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.055      ; 0.302      ;
; 0.191 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tqdzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Usdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 0.312      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G71g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G71g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Od1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Od1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zb1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zb1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pdroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pdroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fxcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fxcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nwdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nwdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fydoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fydoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sggoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sggoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uw1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uw1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ligoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ligoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhazz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4bzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4bzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Blczz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Blczz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7dzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7dzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ryeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ryeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xmdzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xmdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6czz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6czz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ctgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ctgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2toz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2toz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fjbzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fjbzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T9ezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T9ezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zskzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zskzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uchoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uchoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J1goz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J1goz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ttsoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ttsoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aucoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aucoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Df1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Df1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6noz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6noz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nidoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nidoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vycoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vycoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vedoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vedoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zcdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zcdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.196 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Im2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.023      ; 0.301      ;
; 0.197 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.300      ;
; 0.197 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.300      ;
; 0.198 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Urhoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sthoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.023      ; 0.303      ;
; 0.200 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q4foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.172      ; 0.454      ;
; 0.200 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I9kzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.040      ; 0.322      ;
; 0.201 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hhizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G7kzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.109      ; 0.392      ;
; 0.202 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dlizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 0.306      ;
; 0.204 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.024      ; 0.310      ;
; 0.204 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wreoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L3vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 0.327      ;
; 0.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.023      ; 0.313      ;
; 0.209 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iy1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh3nz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.312      ;
; 0.209 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dohoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Urhoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.023      ; 0.314      ;
; 0.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yrooz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 0.319      ;
; 0.218 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.023      ; 0.323      ;
; 0.223 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R1vzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.010      ; 0.315      ;
; 0.228 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wwgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Furoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.006      ; 0.316      ;
; 0.241 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C4dzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E0dzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.180      ; 0.503      ;
; 0.243 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y4eoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.013     ; 0.312      ;
; 0.244 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qukzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.057      ; 0.383      ;
; 0.245 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H3eoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.013     ; 0.314      ;
; 0.245 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V2goz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.348      ;
; 0.248 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.057      ; 0.387      ;
; 0.258 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wwgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.045      ; 0.385      ;
; 0.259 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dfizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.042      ; 0.383      ;
; 0.260 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R1vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 0.383      ;
; 0.262 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kqfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.042      ; 0.386      ;
; 0.265 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hveoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S7lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 0.388      ;
; 0.266 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dqeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kbkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 0.389      ;
; 0.267 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zdozz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 0.390      ;
; 0.270 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxqoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.045      ; 0.397      ;
; 0.273 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh3nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vj3nz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.376      ;
; 0.274 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Koeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 0.397      ;
; 0.275 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wreoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.172      ; 0.529      ;
; 0.280 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wjkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.040      ; 0.402      ;
; 0.283 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odazz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.023      ; 0.388      ;
; 0.285 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.388      ;
; 0.285 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ctgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.023      ; 0.390      ;
; 0.288 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjdzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.018      ; 0.388      ;
; 0.290 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nwdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G8eoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.013     ; 0.359      ;
; 0.291 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fofoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.170      ; 0.543      ;
; 0.292 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.023      ; 0.397      ;
; 0.293 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uyizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iavzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.010      ; 0.385      ;
; 0.293 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iouzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.003      ; 0.378      ;
; 0.294 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nwdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fydoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.024      ; 0.400      ;
; 0.294 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hhizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ziizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.165      ; 0.541      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zqboz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zqboz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vayzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vayzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ngxf07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ngxf07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lu7107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lu7107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tdpa17                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tdpa17                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fvjzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fvjzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oc7nz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oc7nz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gylzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gylzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wdmzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wdmzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|reg_early_incr_count[0]                    ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|reg_early_incr_count[0]                    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|i_addr_in_port[0]                          ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|i_addr_in_port[0]                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm|buf_pend                                                                                               ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm|buf_pend                                                                                               ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|pend_tran_reg                                                                        ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|pend_tran_reg                                                                        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|i_no_port                                  ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|i_no_port                                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|data_out_port[3]                                                       ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|data_out_port[3]                                                       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dkfm17                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dkfm17                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B64nz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B64nz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U3oh07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U3oh07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zpfu07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zpfu07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak7g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak7g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh7g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh7g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dm7g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dm7g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go7g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go7g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vz7g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vz7g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N9nnz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N9nnz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|buf_pend                                                                                               ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|buf_pend                                                                                               ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dh7107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dh7107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zs6g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zs6g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kj7107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kj7107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|We7107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|We7107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h                                                              ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h                                                              ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state.fsm_idle                                                      ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state.fsm_idle                                                      ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cwnzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cwnzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pmzzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pmzzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ec0oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ec0oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yh4oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yh4oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Af4g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Af4g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vn4g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vn4g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z76g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z76g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wixf07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wixf07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O4yzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O4yzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ikwzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ikwzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ig6oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ig6oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hd6oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hd6oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Otwzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Otwzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U25107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U25107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Twxf07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Twxf07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eq7107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eq7107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xi4107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xi4107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jn4107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jn4107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vr4107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vr4107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N54107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N54107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wy3107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wy3107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P5gzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P5gzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave|i_hresp[0] ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave|i_hresp[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqknz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqknz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ccvnz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ccvnz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tevnz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tevnz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hphnz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hphnz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eh2oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eh2oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Akgu07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Akgu07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sl2107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sl2107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jw8oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jw8oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ap1g07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ap1g07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kmnoz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kmnoz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D7hzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D7hzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wa1107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wa1107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Upnzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Upnzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qq5oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qq5oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Epzzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Epzzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nipzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nipzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q56b17                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q56b17                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ut5oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ut5oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ae1107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ae1107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gahzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gahzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ysnzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ysnzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mz8oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mz8oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R45oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R45oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iszzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iszzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qlpzz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qlpzz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wo2107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wo2107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T86b17                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T86b17                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V75oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V75oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fgja17                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fgja17                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A96oz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A96oz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jb1a17                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jb1a17                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xd1a17                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xd1a17                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fx2a17                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fx2a17                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qnag07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qnag07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Asag07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Asag07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vpag07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vpag07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Llag07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Llag07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lqzg07                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lqzg07                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A63nz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A63nz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N83nz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N83nz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N33nz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N33nz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aw2nz6                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aw2nz6                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jq0007                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jq0007                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L12107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L12107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yl3107                                                                     ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yl3107                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                          ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                         ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                          ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                           ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.179 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.461      ;
; 0.179 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.461      ;
; 0.180 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ram_block3a6~portb_datain_reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.457      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.300      ;
; 0.181 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.300      ;
; 0.181 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.300      ;
; 0.181 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.300      ;
; 0.181 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.300      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.300      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.302      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.303      ;
; 0.185 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a8~portb_datain_reg0                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.470      ;
; 0.185 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.467      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.304      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.304      ;
; 0.186 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.468      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.305      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.305      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.305      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.306      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'hse'                                                                                                                                              ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.177 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.296      ;
; 0.181 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.300      ;
; 0.265 ; fpga_platform:u_fpga_platform|pll_locked        ; fpga_platform:u_fpga_platform|pll_locked_d      ; hse          ; hse         ; 0.000        ; 0.037      ; 0.384      ;
; 0.291 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.410      ;
; 0.312 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.431      ;
; 0.338 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.457      ;
; 0.340 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.037      ; 0.459      ;
; 0.409 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.528      ;
; 0.410 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.529      ;
; 0.424 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.037      ; 0.543      ;
; 0.429 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.548      ;
; 0.430 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.549      ;
; 0.444 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.563      ;
; 0.445 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.037      ; 0.564      ;
; 0.457 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.576      ;
; 0.475 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.594      ;
; 0.479 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.037      ; 0.598      ;
; 0.562 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.681      ;
; 0.613 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.732      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.178 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.296      ;
; 0.182 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.300      ;
; 0.188 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.306      ;
; 0.191 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.309      ;
; 0.198 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.281 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.399      ;
; 0.285 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.403      ;
; 0.290 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.408      ;
; 0.290 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.408      ;
; 0.349 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.467      ;
; 0.399 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.517      ;
; 0.458 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.462 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.580      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                                       ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 21.038 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yymnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 3.934      ;
; 21.038 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xvmnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 3.934      ;
; 21.038 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wsmnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 3.934      ;
; 21.038 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tpinz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.930      ;
; 21.042 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pcim17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 3.889      ;
; 21.045 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ui9g07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 3.904      ;
; 21.046 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A89g07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 3.897      ;
; 21.048 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N6gu07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 3.918      ;
; 21.048 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cdhnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 3.918      ;
; 21.048 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dghnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 3.918      ;
; 21.048 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lty917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 3.918      ;
; 21.048 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Azlnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 3.918      ;
; 21.048 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y1coz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 3.918      ;
; 21.048 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bijnz6_OTERM267         ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 3.918      ;
; 21.048 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM51          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 3.918      ;
; 21.048 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM55          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 3.918      ;
; 21.048 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mta917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.917      ;
; 21.048 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ubqg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.917      ;
; 21.048 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM57_OTERM295 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 3.918      ;
; 21.048 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bijnz6_OTERM265         ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 3.918      ;
; 21.048 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oegg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.917      ;
; 21.048 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM57_OTERM297 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 3.918      ;
; 21.048 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM53          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 3.918      ;
; 21.056 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I66u07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.912      ;
; 21.056 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Arlnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 3.912      ;
; 21.059 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zqzf07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 3.914      ;
; 21.061 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwknz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 3.886      ;
; 21.061 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P27u07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 3.886      ;
; 21.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cnmnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.134      ; 3.934      ;
; 21.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zpmnz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.134      ; 3.934      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Czajy6_OTERM15          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 3.720      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qjk7x6_OTERM11          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 3.720      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2ajy6~0_OTERM69        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 3.720      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak47z6~0_OTERM1         ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 3.720      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qjk7x6~0_OTERM3         ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 3.720      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wtgjy6~0_OTERM5         ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 3.720      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ueejy6~0_OTERM67        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 3.720      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C0f917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 3.724      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6i7x6_OTERM37          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 3.724      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I2oiw6~0_OTERM31        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 3.724      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zumiw6~0_OTERM29        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 3.724      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Daoiw6~0_OTERM21        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 3.724      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uy2jy6~0_OTERM45        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 3.724      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U7k7x6~0_OTERM47        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 3.724      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P3i7x6_OTERM33          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 3.724      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qpl7x6~0_OTERM41        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 3.724      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rphov6~0_OTERM19        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 3.724      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xdoiw6~0_OTERM25        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 3.724      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mi2jy6~0_OTERM7         ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 3.720      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xeaoz6                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 3.724      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jte917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 3.724      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q54a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 3.727      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y2y7x6_OTERM49          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 3.734      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sz3a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 3.725      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q6g917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 3.725      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yj5a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 3.729      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gz4a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 3.729      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I37a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 3.729      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nei917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 3.724      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E03a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 3.724      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ob4a17                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 3.727      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mig917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 3.727      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xweg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 3.719      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fuag07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 3.720      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F8tg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 3.731      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Phbg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 3.734      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hsug07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 3.729      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J3n917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 3.720      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bzm917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 3.731      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Emm917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 3.734      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hom917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.054     ; 3.739      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lqm917                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 3.729      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N7yg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 3.738      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxsg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.060     ; 3.733      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B3vg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 3.732      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zdyg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 3.738      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sojg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 3.730      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zqsg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.060     ; 3.733      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eccg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 3.734      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N9vg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 3.725      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T1tg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 3.734      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mzjg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 3.727      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tyug07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.058     ; 3.735      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hdlg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 3.730      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Diw7x6~0_OTERM257       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 3.725      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fbbg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 3.734      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ymcg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.054     ; 3.739      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dgyg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.060     ; 3.733      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K4gg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 3.734      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vosg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 3.732      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nyag07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 3.734      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J0lg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.060     ; 3.733      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rbvg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 3.732      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R9yg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.060     ; 3.733      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxfg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 3.734      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hvsg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 3.732      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W4bg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 3.734      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6lg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.060     ; 3.733      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F5vg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 3.732      ;
; 21.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Czeg07                  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 3.719      ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.330      ;
; 98.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.330      ;
; 98.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.330      ;
; 98.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.330      ;
; 98.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.330      ;
; 98.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.330      ;
; 98.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.330      ;
; 98.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.258      ;
; 98.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.258      ;
; 98.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.258      ;
; 98.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.212      ;
; 98.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.212      ;
; 98.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.212      ;
; 98.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.212      ;
; 98.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.212      ;
; 98.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.212      ;
; 98.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.212      ;
; 98.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.175      ;
; 98.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.175      ;
; 98.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.175      ;
; 98.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.175      ;
; 98.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.135      ;
; 98.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.135      ;
; 98.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.135      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.107      ;
; 98.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.058      ;
; 98.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.058      ;
; 98.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.058      ;
; 98.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.058      ;
; 98.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.058      ;
; 98.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.058      ;
; 98.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.058      ;
; 98.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.058      ;
; 98.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.058      ;
; 98.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.058      ;
; 98.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.058      ;
; 98.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.058      ;
; 98.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.058      ;
; 98.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.052      ;
; 98.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.052      ;
; 98.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.052      ;
; 98.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.052      ;
; 98.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.033      ;
; 98.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.033      ;
; 99.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.956      ;
; 99.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.956      ;
; 99.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.956      ;
; 99.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.956      ;
; 99.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.956      ;
; 99.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.956      ;
; 99.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.930      ;
; 99.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.930      ;
; 99.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.930      ;
; 99.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.930      ;
; 99.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.930      ;
; 99.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.930      ;
; 99.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.930      ;
; 99.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.930      ;
; 99.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.930      ;
; 99.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.930      ;
; 99.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.930      ;
; 99.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.930      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.930      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.930      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.930      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.930      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.930      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.930      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.930      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.930      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.930      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.930      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.930      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.930      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.930      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.930      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.930      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.930      ;
; 99.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.890      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.881      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.881      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.881      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.881      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.881      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.881      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.881      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.881      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.881      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.881      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.881      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.881      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.881      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.881      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.881      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.881      ;
; 99.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.870      ;
; 99.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.870      ;
; 99.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.870      ;
; 99.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.870      ;
; 99.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.870      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'jtag_tck'                                                                                                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 98.835  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.493      ; 1.666      ;
; 98.835  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.493      ; 1.666      ;
; 198.051 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.293     ; 1.664      ;
; 198.051 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.293     ; 1.664      ;
; 198.072 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rk1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.272     ; 1.664      ;
; 198.072 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Quqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.272     ; 1.664      ;
; 198.072 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ubroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.272     ; 1.664      ;
; 198.072 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U0roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.272     ; 1.664      ;
; 198.077 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uchoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.271     ; 1.660      ;
; 198.077 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6noz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.271     ; 1.660      ;
; 198.084 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G71g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.261     ; 1.663      ;
; 198.084 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.261     ; 1.663      ;
; 198.084 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.261     ; 1.663      ;
; 198.084 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zb1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.261     ; 1.663      ;
; 198.135 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.210     ; 1.663      ;
; 198.135 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.210     ; 1.663      ;
; 198.135 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y3roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.210     ; 1.663      ;
; 198.138 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iwroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.216     ; 1.654      ;
; 198.138 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6toz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.216     ; 1.654      ;
; 198.139 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.207     ; 1.662      ;
; 198.139 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.207     ; 1.662      ;
; 198.139 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z7bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.207     ; 1.662      ;
; 198.139 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rbdzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.207     ; 1.662      ;
; 198.139 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V9czz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.207     ; 1.662      ;
; 198.139 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yiczz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.207     ; 1.662      ;
; 198.139 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukdzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.207     ; 1.662      ;
; 198.139 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.207     ; 1.662      ;
; 198.139 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L4izz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.207     ; 1.662      ;
; 198.142 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Psezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.203     ; 1.663      ;
; 198.142 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K0bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.203     ; 1.663      ;
; 198.142 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aocoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.203     ; 1.663      ;
; 198.142 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xqkzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.203     ; 1.663      ;
; 198.142 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.203     ; 1.663      ;
; 198.142 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C4dzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.203     ; 1.663      ;
; 198.142 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xoczz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.203     ; 1.663      ;
; 198.142 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y5ezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.203     ; 1.663      ;
; 198.142 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bnbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.203     ; 1.663      ;
; 198.142 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G2czz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.203     ; 1.663      ;
; 198.142 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F51g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.203     ; 1.663      ;
; 198.144 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldizz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.199     ; 1.665      ;
; 198.144 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.199     ; 1.665      ;
; 198.144 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.199     ; 1.665      ;
; 198.144 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.199     ; 1.665      ;
; 198.144 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zskzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.199     ; 1.665      ;
; 198.144 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zweoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.199     ; 1.665      ;
; 198.149 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Df1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.198     ; 1.661      ;
; 198.154 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P5fzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.191     ; 1.663      ;
; 198.154 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cbfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.199     ; 1.655      ;
; 198.154 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gdfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.199     ; 1.655      ;
; 198.154 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.191     ; 1.663      ;
; 198.154 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rsczz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.191     ; 1.663      ;
; 198.154 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3ezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.191     ; 1.663      ;
; 198.154 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lffoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.199     ; 1.655      ;
; 198.154 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y8foz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.199     ; 1.655      ;
; 198.154 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vjfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.191     ; 1.663      ;
; 198.155 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rqizz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.188     ; 1.665      ;
; 198.155 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I0foz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.188     ; 1.665      ;
; 198.155 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Psfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.188     ; 1.665      ;
; 198.155 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kqfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.188     ; 1.665      ;
; 198.155 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dfizz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.188     ; 1.665      ;
; 198.157 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I9kzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.186     ; 1.665      ;
; 198.157 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bzpzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.196     ; 1.655      ;
; 198.157 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wjkzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.186     ; 1.665      ;
; 198.157 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ujroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.196     ; 1.655      ;
; 198.158 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gnazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.190     ; 1.660      ;
; 198.158 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wreoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.190     ; 1.660      ;
; 198.158 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.190     ; 1.660      ;
; 198.158 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hveoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.190     ; 1.660      ;
; 198.159 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hssoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.191     ; 1.658      ;
; 198.159 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dhqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.197     ; 1.652      ;
; 198.159 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pqsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.191     ; 1.658      ;
; 198.159 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xosoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.191     ; 1.658      ;
; 198.161 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Urhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.187     ; 1.660      ;
; 198.161 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sthoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.187     ; 1.660      ;
; 198.161 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dohoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.187     ; 1.660      ;
; 198.164 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.180     ; 1.664      ;
; 198.164 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P5doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.180     ; 1.664      ;
; 198.164 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.180     ; 1.664      ;
; 198.164 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.180     ; 1.664      ;
; 198.164 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.183     ; 1.661      ;
; 198.164 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.183     ; 1.661      ;
; 198.164 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2toz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.183     ; 1.661      ;
; 198.164 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.183     ; 1.661      ;
; 198.164 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ctgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.183     ; 1.661      ;
; 198.164 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fjbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.183     ; 1.661      ;
; 198.164 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.180     ; 1.664      ;
; 198.164 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.180     ; 1.664      ;
; 198.165 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iavzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.177     ; 1.666      ;
; 198.165 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S8vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.177     ; 1.666      ;
; 198.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vmsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.185     ; 1.655      ;
; 198.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zwsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.185     ; 1.655      ;
; 198.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Csroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.185     ; 1.655      ;
; 198.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aqroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.185     ; 1.655      ;
; 198.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wpqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.185     ; 1.655      ;
; 198.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qukzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.174     ; 1.665      ;
; 198.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wxkzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.174     ; 1.665      ;
; 198.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mzkzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.174     ; 1.665      ;
; 198.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y5lzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.174     ; 1.665      ;
; 198.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwkzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.174     ; 1.665      ;
; 198.172 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.178     ; 1.658      ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.602      ;
; 0.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.602      ;
; 0.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.661      ;
; 0.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.661      ;
; 0.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.661      ;
; 0.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.661      ;
; 0.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.661      ;
; 0.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.661      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.669      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.669      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.669      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.675      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.675      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.675      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.675      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.675      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.675      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.675      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.675      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.675      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.691      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.758      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.758      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.767      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.767      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.767      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.767      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.767      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.767      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.767      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.767      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.767      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.767      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.767      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.782      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.798      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.798      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.798      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.798      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.798      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.798      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.798      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.798      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.798      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.798      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.798      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.798      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.823      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.823      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.823      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.823      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.823      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.823      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.823      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.823      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.823      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.823      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.823      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.823      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.823      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.823      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.823      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.823      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.830      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.830      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.830      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.830      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.830      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.830      ;
; 0.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.915      ;
; 0.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.915      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.936      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.936      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.936      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.936      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.936      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.936      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.936      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.936      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.936      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.936      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.936      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.936      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.936      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.182 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.522      ;
; 1.182 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.522      ;
; 1.182 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dm7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.522      ;
; 1.182 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.522      ;
; 1.182 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vz7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.522      ;
; 1.182 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oq5107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.522      ;
; 1.182 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kl5107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.522      ;
; 1.182 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T7nnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.522      ;
; 1.182 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N9nnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.522      ;
; 1.184 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ksmzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 1.528      ;
; 1.187 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3gh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 1.521      ;
; 1.187 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T5gh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 1.521      ;
; 1.187 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H1gh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 1.521      ;
; 1.187 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jt1t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 1.521      ;
; 1.187 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Czfh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 1.521      ;
; 1.189 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ufmoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.508      ;
; 1.189 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hn9g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.508      ;
; 1.189 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Diqzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.529      ;
; 1.189 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Giezz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.529      ;
; 1.189 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qktoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.529      ;
; 1.191 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R45nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 1.528      ;
; 1.191 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zxhnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 1.528      ;
; 1.191 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X4nnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 1.534      ;
; 1.191 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bnjzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 1.534      ;
; 1.191 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A4qoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 1.534      ;
; 1.191 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kafzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 1.532      ;
; 1.191 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogrzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 1.534      ;
; 1.191 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qvbzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 1.534      ;
; 1.191 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W0rzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 1.532      ;
; 1.191 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M9qzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 1.534      ;
; 1.191 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C6rzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 1.534      ;
; 1.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lj6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.529      ;
; 1.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yslg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.520      ;
; 1.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I1mg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.520      ;
; 1.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V66107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.523      ;
; 1.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ry5107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.523      ;
; 1.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z16107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.523      ;
; 1.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I06107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.523      ;
; 1.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L86107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.523      ;
; 1.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Is5107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.523      ;
; 1.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lous07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.523      ;
; 1.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ovy917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.520      ;
; 1.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C4snz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.515      ;
; 1.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U3oh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.529      ;
; 1.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zpfu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.529      ;
; 1.194 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jkah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 1.517      ;
; 1.194 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bgah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 1.517      ;
; 1.194 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lmah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 1.517      ;
; 1.194 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 1.517      ;
; 1.194 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P32t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 1.517      ;
; 1.194 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Noah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 1.517      ;
; 1.194 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tpba17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.526      ;
; 1.194 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B37m17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.526      ;
; 1.194 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vpya17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.526      ;
; 1.196 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ba6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 1.522      ;
; 1.196 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bx5107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 1.522      ;
; 1.198 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W7ioz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.505      ;
; 1.199 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yk9g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.511      ;
; 1.199 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jq7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.511      ;
; 1.201 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V18g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.526      ;
; 1.202 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qifh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.521      ;
; 1.202 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wkfh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.521      ;
; 1.202 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kgfh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.521      ;
; 1.202 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wo1t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.521      ;
; 1.202 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fefh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.521      ;
; 1.207 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckkh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 1.527      ;
; 1.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wyjh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.514      ;
; 1.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Adkh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.514      ;
; 1.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pneh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 1.504      ;
; 1.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oakh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.514      ;
; 1.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qwjh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.514      ;
; 1.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q5kh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.514      ;
; 1.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uhkh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.514      ;
; 1.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lujh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.514      ;
; 1.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R6fh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 1.504      ;
; 1.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C8kh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.514      ;
; 1.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Trya17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.526      ;
; 1.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z47m17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.526      ;
; 1.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rrba17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.526      ;
; 1.209 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ljfu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.519      ;
; 1.373 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Naj917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.687      ;
; 1.373 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nid917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.687      ;
; 1.373 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hqph07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.687      ;
; 1.373 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qb7a17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.687      ;
; 1.384 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kntzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.534      ;
; 1.384 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y7uzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.534      ;
; 1.384 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ptzf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.534      ;
; 1.384 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X4ioz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.534      ;
; 1.384 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yefzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.534      ;
; 1.384 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V53h07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.531      ;
; 1.384 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yh6h07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.530      ;
; 1.385 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sbuzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.531      ;
; 1.385 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V9uzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.531      ;
; 1.385 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pduzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.531      ;
; 1.385 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ystzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.531      ;
; 1.385 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Byzf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.532      ;
; 1.385 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vutzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.531      ;
; 1.385 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Swtzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.531      ;
; 1.385 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Crtzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.534      ;
; 1.385 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gptzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.532      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'jtag_tck'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.361 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eapoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.075      ; 1.518      ;
; 1.361 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hqy917 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.075      ; 1.518      ;
; 1.361 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Khlzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.075      ; 1.518      ;
; 1.361 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6poz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.075      ; 1.518      ;
; 1.383 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nidoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.057      ; 1.522      ;
; 1.383 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.057      ; 1.522      ;
; 1.383 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vedoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.057      ; 1.522      ;
; 1.383 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zcdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.057      ; 1.522      ;
; 1.383 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jkdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.057      ; 1.522      ;
; 1.383 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fmdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.057      ; 1.522      ;
; 1.390 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.047      ; 1.519      ;
; 1.392 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ziizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 1.515      ;
; 1.400 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.036      ; 1.518      ;
; 1.400 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.036      ; 1.518      ;
; 1.400 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nuizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.036      ; 1.518      ;
; 1.400 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kxhoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.036      ; 1.518      ;
; 1.400 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uufoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.036      ; 1.518      ;
; 1.400 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M0jzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.036      ; 1.518      ;
; 1.402 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Quezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.035      ; 1.519      ;
; 1.402 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hmcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.035      ; 1.519      ;
; 1.402 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A2ezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.035      ; 1.519      ;
; 1.402 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W3fzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.035      ; 1.519      ;
; 1.404 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qmezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.029      ; 1.515      ;
; 1.404 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xftoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.029      ; 1.515      ;
; 1.406 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqbzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 1.515      ;
; 1.406 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 1.515      ;
; 1.406 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ynroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 1.515      ;
; 1.406 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wlroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 1.515      ;
; 1.406 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q4foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 1.515      ;
; 1.406 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 1.515      ;
; 1.406 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qhfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 1.515      ;
; 1.406 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fyazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 1.515      ;
; 1.406 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1dzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 1.515      ;
; 1.406 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B0czz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 1.515      ;
; 1.406 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nudzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 1.515      ;
; 1.411 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vmizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.026      ; 1.519      ;
; 1.411 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ezfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.026      ; 1.519      ;
; 1.411 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zwfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.026      ; 1.519      ;
; 1.412 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E0dzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.025      ; 1.519      ;
; 1.412 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yqczz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.025      ; 1.519      ;
; 1.412 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Usdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.025      ; 1.519      ;
; 1.412 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cpbzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.025      ; 1.519      ;
; 1.412 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iybzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.025      ; 1.519      ;
; 1.414 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yuooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 1.518      ;
; 1.414 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q8izz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 1.518      ;
; 1.414 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Haizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 1.518      ;
; 1.417 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Amfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.016      ; 1.515      ;
; 1.417 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fofoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.016      ; 1.515      ;
; 1.418 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.023      ; 1.523      ;
; 1.419 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eacoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.018      ; 1.519      ;
; 1.419 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M0pzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.018      ; 1.519      ;
; 1.419 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8coz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.018      ; 1.519      ;
; 1.419 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xkzzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.018      ; 1.519      ;
; 1.419 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zzzzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.018      ; 1.519      ;
; 1.419 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vicoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.018      ; 1.519      ;
; 1.419 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Okcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.018      ; 1.519      ;
; 1.419 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rvhoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.018      ; 1.519      ;
; 1.420 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eanoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.015      ; 1.517      ;
; 1.420 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cu0107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.017      ; 1.519      ;
; 1.420 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Veeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.015      ; 1.517      ;
; 1.420 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tvpzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.017      ; 1.519      ;
; 1.420 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqszz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.015      ; 1.517      ;
; 1.420 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Efpoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.015      ; 1.517      ;
; 1.420 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H7szz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.017      ; 1.519      ;
; 1.420 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D1izz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.017      ; 1.519      ;
; 1.420 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bwrzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.017      ; 1.519      ;
; 1.426 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Plkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.011      ; 1.519      ;
; 1.427 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M8poz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.006      ; 1.515      ;
; 1.427 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tvqoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.006      ; 1.515      ;
; 1.427 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tqdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.010      ; 1.519      ;
; 1.434 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Knkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.007      ; 1.523      ;
; 1.439 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.001      ; 1.522      ;
; 1.439 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go1107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.000      ; 1.521      ;
; 1.439 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak2107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.000      ; 1.521      ;
; 1.439 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E91107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.000      ; 1.521      ;
; 1.439 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qxvf07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.000      ; 1.521      ;
; 1.439 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Scwf07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.000      ; 1.521      ;
; 1.439 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xdlzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.000      ; 1.521      ;
; 1.439 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lc0107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.000      ; 1.521      ;
; 1.439 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N31g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.000      ; 1.521      ;
; 1.439 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oivf07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.000      ; 1.521      ;
; 1.439 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.001      ; 1.522      ;
; 1.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pdroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.011     ; 1.516      ;
; 1.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.011     ; 1.516      ;
; 1.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.011     ; 1.516      ;
; 1.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.011     ; 1.516      ;
; 1.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F5vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.008     ; 1.519      ;
; 1.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C1lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.008     ; 1.519      ;
; 1.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S2lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.008     ; 1.519      ;
; 1.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I4lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.008     ; 1.519      ;
; 1.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aucoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.011     ; 1.516      ;
; 1.456 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fpkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.015     ; 1.523      ;
; 1.456 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G7kzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.015     ; 1.523      ;
; 1.458 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E3ozz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.023     ; 1.517      ;
; 1.458 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xklzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.023     ; 1.517      ;
; 1.458 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qmuzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.023     ; 1.517      ;
; 1.458 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tctzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.023     ; 1.517      ;
; 1.458 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wbpoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.023     ; 1.517      ;
; 1.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vdqoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.037     ; 1.520      ;
; 1.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xdqzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.037     ; 1.520      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 24.546 ns




+---------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                             ;
+---------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                               ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                    ; 1.473  ; 0.165 ; 16.909   ; 0.483   ; 5.963               ;
;  altera_reserved_tck                                                ; 45.046 ; 0.176 ; 97.161   ; 0.483   ; 49.274              ;
;  hse                                                                ; 18.150 ; 0.177 ; N/A      ; N/A     ; 9.263               ;
;  jtag_tck                                                           ; 96.279 ; 0.165 ; 96.548   ; 1.361   ; 99.167              ;
;  u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.473  ; 0.168 ; 16.909   ; 1.182   ; 12.177              ;
;  u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 10.893 ; 0.178 ; N/A      ; N/A     ; 5.963               ;
; Design-wide TNS                                                     ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                                ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  hse                                                                ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  jtag_tck                                                           ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TXD                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TDO                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIOA[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIOA[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIOA[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIOA[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIOA[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIOA[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIOA[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIOA[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIOA[8]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIOA[9]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIOA[10]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIOA[11]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIOA[12]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIOA[13]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIOA[14]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIOA[15]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMS                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; GPIOA[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIOA[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIOA[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIOA[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIOA[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIOA[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIOA[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIOA[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIOA[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIOA[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIOA[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIOA[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIOA[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIOA[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIOA[14]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIOA[15]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TMS                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RSTN                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TCK                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TRST                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TDI                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RXD                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TXD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; TDO                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIOA[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; GPIOA[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; GPIOA[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.34 V              ; -0.00643 V          ; 0.21 V                               ; 0.072 V                              ; 2.63e-09 s                  ; 2.47e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.34 V             ; -0.00643 V         ; 0.21 V                              ; 0.072 V                             ; 2.63e-09 s                 ; 2.47e-09 s                 ; No                        ; Yes                       ;
; GPIOA[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; TMS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.81e-08 V                   ; 3.13 V              ; -0.0211 V           ; 0.177 V                              ; 0.226 V                              ; 6.41e-10 s                  ; 1.43e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.81e-08 V                  ; 3.13 V             ; -0.0211 V          ; 0.177 V                             ; 0.226 V                             ; 6.41e-10 s                 ; 1.43e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.49e-09 V                   ; 3.24 V              ; -0.21 V             ; 0.177 V                              ; 0.263 V                              ; 2.71e-10 s                  ; 2.23e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.49e-09 V                  ; 3.24 V             ; -0.21 V            ; 0.177 V                             ; 0.263 V                             ; 2.71e-10 s                 ; 2.23e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TXD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; TDO                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; GPIOA[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; GPIOA[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; GPIOA[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.33 V              ; -0.00254 V          ; 0.097 V                              ; 0.068 V                              ; 3.61e-09 s                  ; 3.44e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.33 V             ; -0.00254 V         ; 0.097 V                             ; 0.068 V                             ; 3.61e-09 s                 ; 3.44e-09 s                 ; Yes                       ; Yes                       ;
; GPIOA[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; TMS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-05 V                   ; 3.09 V              ; -0.00105 V          ; 0.058 V                              ; 0.1 V                                ; 8.79e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-05 V                  ; 3.09 V             ; -0.00105 V         ; 0.058 V                             ; 0.1 V                               ; 8.79e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.32e-06 V                   ; 3.13 V              ; -0.108 V            ; 0.148 V                              ; 0.141 V                              ; 3.14e-10 s                  ; 4.03e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.32e-06 V                  ; 3.13 V             ; -0.108 V           ; 0.148 V                             ; 0.141 V                             ; 3.14e-10 s                 ; 4.03e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TXD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; TDO                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; GPIOA[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; GPIOA[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; GPIOA[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.65 V              ; -0.0147 V           ; 0.207 V                              ; 0.176 V                              ; 2.16e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.65 V             ; -0.0147 V          ; 0.207 V                             ; 0.176 V                             ; 2.16e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; GPIOA[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; GPIOA[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; TMS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 7.57e-08 V                   ; 3.55 V              ; -0.0351 V           ; 0.302 V                              ; 0.282 V                              ; 4.7e-10 s                   ; 1.25e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 7.57e-08 V                  ; 3.55 V             ; -0.0351 V          ; 0.302 V                             ; 0.282 V                             ; 4.7e-10 s                  ; 1.25e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.06e-08 V                   ; 3.75 V              ; -0.275 V            ; 0.43 V                               ; 0.324 V                              ; 1.32e-10 s                  ; 1.98e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.06e-08 V                  ; 3.75 V             ; -0.275 V           ; 0.43 V                              ; 0.324 V                             ; 1.32e-10 s                 ; 1.98e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                         ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                                ; altera_reserved_tck                                                ; 3879         ; 0        ; 69       ; 0        ;
; hse                                                                ; hse                                                                ; 27           ; 0        ; 0        ; 0        ;
; jtag_tck                                                           ; jtag_tck                                                           ; 13817        ; 0        ; 24       ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; jtag_tck                                                           ; false path   ; 0        ; 0        ; 0        ;
; jtag_tck                                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; false path   ; 0        ; 0        ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 16           ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                          ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                                ; altera_reserved_tck                                                ; 3879         ; 0        ; 69       ; 0        ;
; hse                                                                ; hse                                                                ; 27           ; 0        ; 0        ; 0        ;
; jtag_tck                                                           ; jtag_tck                                                           ; 13817        ; 0        ; 24       ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; jtag_tck                                                           ; false path   ; 0        ; 0        ; 0        ;
; jtag_tck                                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; false path   ; 0        ; 0        ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 16           ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                    ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                ; altera_reserved_tck                                                ; 129        ; 0        ; 0        ; 0        ;
; jtag_tck                                                           ; jtag_tck                                                           ; 279        ; 0        ; 2        ; 0        ;
; hse                                                                ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 6615       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                     ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                ; altera_reserved_tck                                                ; 129        ; 0        ; 0        ; 0        ;
; jtag_tck                                                           ; jtag_tck                                                           ; 279        ; 0        ; 2        ; 0        ;
; hse                                                                ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 6615       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 185   ; 185  ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 81    ; 81   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+-----------+---------------+
; Target                                                             ; Clock                                                              ; Type      ; Status        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+-----------+---------------+
; CLK                                                                ; hse                                                                ; Base      ; Constrained   ;
; TCK                                                                ; jtag_tck                                                           ; Base      ; Constrained   ;
; altera_reserved_tck                                                ; altera_reserved_tck                                                ; Base      ; Constrained   ;
; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1      ;                                                                    ; Base      ; Unconstrained ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained   ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; GPIOA[0]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[1]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[2]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[3]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[4]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[5]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[6]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[7]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[8]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[9]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[10]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[11]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[12]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[13]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[14]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[15]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RXD                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TDI                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMS                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRST                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; GPIOA[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[8]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[9]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[10]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[11]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[12]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[13]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[14]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[15]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TDO                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMS                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TXD                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; GPIOA[0]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[1]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[2]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[3]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[4]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[5]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[6]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[7]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[8]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[9]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[10]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[11]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[12]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[13]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[14]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[15]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RXD                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TDI                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMS                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRST                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; GPIOA[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[8]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[9]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[10]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[11]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[12]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[13]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[14]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIOA[15]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TDO                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMS                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TXD                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat Jan 20 19:06:33 2024
Info: Command: quartus_sta mcu_top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]} {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]} {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]}
Warning (332060): Node: fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[17] is being clocked by fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info (332146): Worst-case setup slack is 1.473
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.473               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.893               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    18.150               0.000 hse 
    Info (332119):    45.046               0.000 altera_reserved_tck 
    Info (332119):    96.279               0.000 jtag_tck 
Info (332146): Worst-case hold slack is 0.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.375               0.000 jtag_tck 
    Info (332119):     0.392               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.412               0.000 altera_reserved_tck 
    Info (332119):     0.412               0.000 hse 
    Info (332119):     0.412               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 16.909
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.909               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    96.548               0.000 jtag_tck 
    Info (332119):    97.161               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.034
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.034               0.000 altera_reserved_tck 
    Info (332119):     2.418               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.814               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 5.963
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.963               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.680               0.000 hse 
    Info (332119):    12.201               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.504               0.000 altera_reserved_tck 
    Info (332119):    99.648               0.000 jtag_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 23.969 ns
    Info (332114): 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[17] is being clocked by fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 4.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.188               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.117               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    18.398               0.000 hse 
    Info (332119):    45.709               0.000 altera_reserved_tck 
    Info (332119):    96.519               0.000 jtag_tck 
Info (332146): Worst-case hold slack is 0.323
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.323               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.336               0.000 jtag_tck 
    Info (332119):     0.340               0.000 altera_reserved_tck 
    Info (332119):     0.340               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.341               0.000 hse 
Info (332146): Worst-case recovery slack is 17.984
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.984               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    96.927               0.000 jtag_tck 
    Info (332119):    97.522               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.902
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.902               0.000 altera_reserved_tck 
    Info (332119):     2.038               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.398               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 5.965
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.965               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.691               0.000 hse 
    Info (332119):    12.177               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.359               0.000 altera_reserved_tck 
    Info (332119):    99.741               0.000 jtag_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 24.096 ns
    Info (332114): 
Info: Analyzing Fast 1200mV -40C Model
Warning (332060): Node: fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[17] is being clocked by fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 11.772
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.772               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    13.816               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.171               0.000 hse 
    Info (332119):    47.952               0.000 altera_reserved_tck 
    Info (332119):    98.774               0.000 jtag_tck 
Info (332146): Worst-case hold slack is 0.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.165               0.000 jtag_tck 
    Info (332119):     0.168               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.176               0.000 altera_reserved_tck 
    Info (332119):     0.177               0.000 hse 
    Info (332119):     0.178               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 21.038
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    21.038               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    98.636               0.000 altera_reserved_tck 
    Info (332119):    98.835               0.000 jtag_tck 
Info (332146): Worst-case removal slack is 0.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.483               0.000 altera_reserved_tck 
    Info (332119):     1.182               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.361               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 6.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.031               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.263               0.000 hse 
    Info (332119):    12.242               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.274               0.000 altera_reserved_tck 
    Info (332119):    99.167               0.000 jtag_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 24.546 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 1341 megabytes
    Info: Processing ended: Sat Jan 20 19:06:42 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:15


