<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o optohybrid_top.twr
optohybrid_top.pcf

</twCmdLine><twDesign>optohybrid_top.ncd</twDesign><twDesignPath>optohybrid_top.ncd</twDesignPath><twPCF>optohybrid_top.pcf</twPCF><twPcfPath>optohybrid_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx150t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_fpga_clk = PERIOD TIMEGRP &quot;fpga_clk&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP &quot;fpga_clk&quot; 20 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_vfat2_clk_ext = PERIOD TIMEGRP &quot;vfat2_clk_ext&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.124</twMinPer></twConstHead><twPinLimitRpt anchorID="9"><twPinLimitBanner>Component Switching Limit Checks: TS_vfat2_clk_ext = PERIOD TIMEGRP &quot;vfat2_clk_ext&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="10" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y45.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="11" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y45.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="12" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y36.CLKAWRCLK" clockNet="vfat2_clk"/></twPinLimitRpt></twConst><twConst anchorID="13" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_vfat2_clk_fpga = PERIOD TIMEGRP &quot;vfat2_clk_fpga&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.124</twMinPer></twConstHead><twPinLimitRpt anchorID="14"><twPinLimitBanner>Component Switching Limit Checks: TS_vfat2_clk_fpga = PERIOD TIMEGRP &quot;vfat2_clk_fpga&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="15" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y45.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="16" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y45.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="17" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y36.CLKAWRCLK" clockNet="vfat2_clk"/></twPinLimitRpt></twConst><twConst anchorID="18" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_vfat2_clk_muxed = PERIOD TIMEGRP &quot;vfat2_clk_muxed&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.124</twMinPer></twConstHead><twPinLimitRpt anchorID="19"><twPinLimitBanner>Component Switching Limit Checks: TS_vfat2_clk_muxed = PERIOD TIMEGRP &quot;vfat2_clk_muxed&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="20" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y45.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="21" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y45.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="22" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y36.CLKAWRCLK" clockNet="vfat2_clk"/></twPinLimitRpt></twConst><twConst anchorID="23" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_rec_clk = PERIOD TIMEGRP &quot;rec_clk&quot; 3.125 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.300</twMinPer></twConstHead><twPinLimitRpt anchorID="24"><twPinLimitBanner>Component Switching Limit Checks: TS_rec_clk = PERIOD TIMEGRP &quot;rec_clk&quot; 3.125 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="25" type="MINPERIOD" name="Tdcmper_CLKIN" slack="1.335" period="3.125" constraintValue="3.125" deviceLimit="1.790" freqLimit="558.659" physResource="rec_clk_pll_inst/dcm_sp_inst/CLKIN" logResource="rec_clk_pll_inst/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="rec_clk_pll_inst/clkin1"/><twPinLimit anchorID="26" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="rec_clk_pll_inst/clkin1_buf/I0" logResource="rec_clk_pll_inst/clkin1_buf/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="rec_clk"/><twPinLimit anchorID="27" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="2.680" period="6.250" constraintValue="6.250" deviceLimit="3.570" freqLimit="280.112" physResource="rec_clk_pll_inst/dcm_sp_inst/CLK0" logResource="rec_clk_pll_inst/dcm_sp_inst/CLK0" locationPin="DCM_X0Y0.CLK0" clockNet="rec_clk_pll_inst/clk0"/></twPinLimitRpt></twConst><twConst anchorID="28" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_cdce_clk_rec = PERIOD TIMEGRP &quot;cdce_clk_rec&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="29"><twPinLimitBanner>Component Switching Limit Checks: TS_cdce_clk_rec = PERIOD TIMEGRP &quot;cdce_clk_rec&quot; 25 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="30" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_cdce_clk_muxed = PERIOD TIMEGRP &quot;cdce_clk_muxed&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_cdce_clk_muxed = PERIOD TIMEGRP &quot;cdce_clk_muxed&quot; 25 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="32" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_gtp_clk = PERIOD TIMEGRP &quot;gtp_clk&quot; 6.25 ns HIGH 50%;</twConstName><twItemCnt>32816</twItemCnt><twErrCntSetup>64</twErrCntSetup><twErrCntEndPt>64</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9778</twEndPtCnt><twPathErrCnt>93</twPathErrCnt><twMinPer>10.050</twMinPer></twConstHead><twPathRptBanner iPaths="54" iCriticalPaths="4" sType="EndPoint">Paths for end point link_tracking_1_inst/registers_core_inst/data_byte_10 (SLICE_X28Y78.A5), 54 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.800</twSlack><twSrc BELType="FF">link_tracking_1_inst/registers_core_inst/register_byte_0</twSrc><twDest BELType="FF">link_tracking_1_inst/registers_core_inst/data_byte_10</twDest><twTotPathDel>9.907</twTotPathDel><twClkSkew dest = "0.154" src = "0.162">0.008</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/registers_core_inst/register_byte_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/registers_core_inst/data_byte_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/register_byte_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.C3</twSite><twDelType>net</twDelType><twFanCnt>286</twFanCnt><twDelInfo twEdge="twRising">3.851</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>request_read&lt;11&gt;&lt;10&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_126</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.595</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_126</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_129</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_71</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_129</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_31</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/data_byte&lt;10&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux__n206221</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/data_byte_10</twBEL></twPathDel><twLogDel>1.502</twLogDel><twRouteDel>8.405</twRouteDel><twTotDel>9.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.779</twSlack><twSrc BELType="FF">link_tracking_1_inst/registers_core_inst/register_byte_1</twSrc><twDest BELType="FF">link_tracking_1_inst/registers_core_inst/data_byte_10</twDest><twTotPathDel>9.886</twTotPathDel><twClkSkew dest = "0.154" src = "0.162">0.008</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/registers_core_inst/register_byte_1</twSrc><twDest BELType='FF'>link_tracking_1_inst/registers_core_inst/data_byte_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/register_byte_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>286</twFanCnt><twDelInfo twEdge="twRising">3.830</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>request_read&lt;11&gt;&lt;10&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_126</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.595</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_126</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_129</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_71</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_129</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_31</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/data_byte&lt;10&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux__n206221</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/data_byte_10</twBEL></twPathDel><twLogDel>1.502</twLogDel><twRouteDel>8.384</twRouteDel><twTotDel>9.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.397</twSlack><twSrc BELType="FF">vfat2_clk_reg/reg_10</twSrc><twDest BELType="FF">link_tracking_1_inst/registers_core_inst/data_byte_10</twDest><twTotPathDel>6.412</twTotPathDel><twClkSkew dest = "0.870" src = "0.970">0.100</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vfat2_clk_reg/reg_10</twSrc><twDest BELType='FF'>link_tracking_1_inst/registers_core_inst/data_byte_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>request_read&lt;11&gt;&lt;10&gt;</twComp><twBEL>vfat2_clk_reg/reg_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>request_read&lt;11&gt;&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>request_read&lt;11&gt;&lt;10&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_126</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.595</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_126</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_129</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_71</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_129</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_31</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/data_byte&lt;10&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux__n206221</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/data_byte_10</twBEL></twPathDel><twLogDel>1.502</twLogDel><twRouteDel>4.910</twRouteDel><twTotDel>6.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="56" iCriticalPaths="3" sType="EndPoint">Paths for end point link_tracking_1_inst/registers_core_inst/data_byte_0 (SLICE_X28Y78.A4), 56 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.483</twSlack><twSrc BELType="FF">link_tracking_1_inst/registers_core_inst/register_byte_1</twSrc><twDest BELType="FF">link_tracking_1_inst/registers_core_inst/data_byte_0</twDest><twTotPathDel>9.590</twTotPathDel><twClkSkew dest = "0.154" src = "0.162">0.008</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/registers_core_inst/register_byte_1</twSrc><twDest BELType='FF'>link_tracking_1_inst/registers_core_inst/data_byte_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/register_byte_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.B5</twSite><twDelType>net</twDelType><twFanCnt>286</twFanCnt><twDelInfo twEdge="twRising">3.736</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>request_read&lt;11&gt;&lt;10&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.611</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_121</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_7</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y77.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_3</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y78.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/data_byte&lt;10&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux__n206211</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/data_byte_0</twBEL></twPathDel><twLogDel>1.374</twLogDel><twRouteDel>8.216</twRouteDel><twTotDel>9.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.402</twSlack><twSrc BELType="FF">link_tracking_1_inst/registers_core_inst/register_byte_0</twSrc><twDest BELType="FF">link_tracking_1_inst/registers_core_inst/data_byte_0</twDest><twTotPathDel>9.509</twTotPathDel><twClkSkew dest = "0.154" src = "0.162">0.008</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/registers_core_inst/register_byte_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/registers_core_inst/data_byte_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/register_byte_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.B6</twSite><twDelType>net</twDelType><twFanCnt>286</twFanCnt><twDelInfo twEdge="twRising">3.655</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>request_read&lt;11&gt;&lt;10&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.611</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_121</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_7</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y77.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_3</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y78.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/data_byte&lt;10&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux__n206211</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/data_byte_0</twBEL></twPathDel><twLogDel>1.374</twLogDel><twRouteDel>8.135</twRouteDel><twTotDel>9.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.204</twSlack><twSrc BELType="FF">vfat2_clk_reg/reg_0</twSrc><twDest BELType="FF">link_tracking_1_inst/registers_core_inst/data_byte_0</twDest><twTotPathDel>6.219</twTotPathDel><twClkSkew dest = "0.870" src = "0.970">0.100</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vfat2_clk_reg/reg_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/registers_core_inst/data_byte_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y15.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>request_read&lt;11&gt;&lt;10&gt;</twComp><twBEL>vfat2_clk_reg/reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>request_read&lt;11&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>request_read&lt;11&gt;&lt;10&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.611</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_121</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_7</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y77.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_3</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y78.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/data_byte&lt;10&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux__n206211</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/data_byte_0</twBEL></twPathDel><twLogDel>1.421</twLogDel><twRouteDel>4.798</twRouteDel><twTotDel>6.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="1" sType="EndPoint">Paths for end point link_tracking_1_inst/gtp_tx_mux_inst/data_223 (SLICE_X53Y115.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.684</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_readout_inst/tx_ready_o</twSrc><twDest BELType="FF">link_tracking_1_inst/gtp_tx_mux_inst/data_223</twDest><twTotPathDel>6.767</twTotPathDel><twClkSkew dest = "0.958" src = "0.990">0.032</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_readout_inst/tx_ready_o</twSrc><twDest BELType='FF'>link_tracking_1_inst/gtp_tx_mux_inst/data_223</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X65Y66.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_rd</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_readout_inst/tx_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.922</twDelInfo><twComp>link_tracking_1_inst/track_tx_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv</twComp><twBEL>link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">2.765</twDelInfo><twComp>link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>link_tracking_1_inst/gtp_tx_mux_inst/header&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/gtp_tx_mux_inst/data_223</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>5.687</twRouteDel><twTotDel>6.767</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.302</twSlack><twSrc BELType="FF">link_tracking_1_inst/vi2c_core_inst/tx_ready_o</twSrc><twDest BELType="FF">link_tracking_1_inst/gtp_tx_mux_inst/data_223</twDest><twTotPathDel>5.745</twTotPathDel><twClkSkew dest = "0.869" src = "0.937">0.068</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/vi2c_core_inst/tx_ready_o</twSrc><twDest BELType='FF'>link_tracking_1_inst/gtp_tx_mux_inst/data_223</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>link_tracking_1_inst/vi2c_tx_ready</twComp><twBEL>link_tracking_1_inst/vi2c_core_inst/tx_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y92.D5</twSite><twDelType>net</twDelType><twFanCnt>234</twFanCnt><twDelInfo twEdge="twRising">1.914</twDelInfo><twComp>link_tracking_1_inst/vi2c_tx_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv</twComp><twBEL>link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">2.765</twDelInfo><twComp>link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>link_tracking_1_inst/gtp_tx_mux_inst/header&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/gtp_tx_mux_inst/data_223</twBEL></twPathDel><twLogDel>1.066</twLogDel><twRouteDel>4.679</twRouteDel><twTotDel>5.745</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.344</twSlack><twSrc BELType="FF">link_tracking_1_inst/registers_core_inst/tx_ready_o</twSrc><twDest BELType="FF">link_tracking_1_inst/gtp_tx_mux_inst/data_223</twDest><twTotPathDel>5.703</twTotPathDel><twClkSkew dest = "0.869" src = "0.937">0.068</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/registers_core_inst/tx_ready_o</twSrc><twDest BELType='FF'>link_tracking_1_inst/gtp_tx_mux_inst/data_223</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>link_tracking_1_inst/vi2c_tx_ready</twComp><twBEL>link_tracking_1_inst/registers_core_inst/tx_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y92.D4</twSite><twDelType>net</twDelType><twFanCnt>232</twFanCnt><twDelInfo twEdge="twRising">1.872</twDelInfo><twComp>link_tracking_1_inst/regs_tx_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv</twComp><twBEL>link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">2.765</twDelInfo><twComp>link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>link_tracking_1_inst/gtp_tx_mux_inst/header&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/gtp_tx_mux_inst/data_223</twBEL></twPathDel><twLogDel>1.066</twLogDel><twRouteDel>4.637</twRouteDel><twTotDel>5.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gtp_clk = PERIOD TIMEGRP &quot;gtp_clk&quot; 6.25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X100Y106.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.251</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_TQ1.G_TW[20].U_TQ</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.253</twTotPathDel><twClkSkew dest = "0.036" src = "0.034">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_TQ1.G_TW[20].U_TQ</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X101Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>chipscope_ila_inst/U0/iTRIG_IN&lt;55&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_TQ1.G_TW[20].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y106.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>chipscope_ila_inst/U0/iTRIG_IN&lt;52&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X100Y106.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA&lt;51&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>90.1</twPctLog><twPctRoute>9.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X100Y121.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.251</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_TQ1.G_TW[28].U_TQ</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.253</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_TQ1.G_TW[28].U_TQ</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X101Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>chipscope_ila_inst/U0/iTRIG_IN&lt;63&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_TQ1.G_TW[28].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y121.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>chipscope_ila_inst/U0/iTRIG_IN&lt;60&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X100Y121.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA&lt;57&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>90.1</twPctLog><twPctRoute>9.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X100Y99.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.254</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_TQ1.G_TW[7].U_TQ</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.256</twTotPathDel><twClkSkew dest = "0.041" src = "0.039">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_TQ1.G_TW[7].U_TQ</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X101Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>chipscope_ila_inst/U0/iTRIG_IN&lt;39&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_TQ1.G_TW[7].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y99.DI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>chipscope_ila_inst/U0/iTRIG_IN&lt;39&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X100Y99.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA&lt;39&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>90.2</twPctLog><twPctRoute>9.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="57"><twPinLimitBanner>Component Switching Limit Checks: TS_gtp_clk = PERIOD TIMEGRP &quot;gtp_clk&quot; 6.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="58" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="6.250" constraintValue="6.250" deviceLimit="6.250" freqLimit="160.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK20" clockNet="gtp_clk"/><twPinLimit anchorID="59" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="6.250" constraintValue="6.250" deviceLimit="6.250" freqLimit="160.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK21" clockNet="gtp_clk"/><twPinLimit anchorID="60" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="0.000" period="6.250" constraintValue="6.250" deviceLimit="6.250" freqLimit="160.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK20" clockNet="gtp_clk"/></twPinLimitRpt></twConst><twConst anchorID="61" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_vfat2_clk = PERIOD TIMEGRP &quot;vfat2_clk&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>57153</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>20755</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.558</twMinPer></twConstHead><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112 (SLICE_X108Y37.CE), 15 paths
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.442</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112</twDest><twTotPathDel>8.894</twTotPathDel><twClkSkew dest = "0.612" src = "0.891">0.279</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X63Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y74.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y69.D1</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y69.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_3_inst/state_FSM_FFd2</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>197</twFanCnt><twDelInfo twEdge="twRising">4.987</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;112&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112</twBEL></twPathDel><twLogDel>1.353</twLogDel><twRouteDel>7.541</twRouteDel><twTotDel>8.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.555</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112</twDest><twTotPathDel>8.781</twTotPathDel><twClkSkew dest = "0.612" src = "0.891">0.279</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X63Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>386</twFanCnt><twDelInfo twEdge="twRising">1.505</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y69.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_3_inst/state_FSM_FFd2</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>197</twFanCnt><twDelInfo twEdge="twRising">4.987</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;112&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112</twBEL></twPathDel><twLogDel>1.283</twLogDel><twRouteDel>7.498</twRouteDel><twTotDel>8.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.587</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112</twDest><twTotPathDel>8.749</twTotPathDel><twClkSkew dest = "0.612" src = "0.891">0.279</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X63Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y69.C2</twSite><twDelType>net</twDelType><twFanCnt>386</twFanCnt><twDelInfo twEdge="twRising">1.468</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y69.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_3_inst/state_FSM_FFd2</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_3</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>197</twFanCnt><twDelInfo twEdge="twRising">4.987</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;112&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112</twBEL></twPathDel><twLogDel>1.288</twLogDel><twRouteDel>7.461</twRouteDel><twTotDel>8.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112 (SLICE_X102Y38.CE), 10 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.461</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112</twDest><twTotPathDel>9.126</twTotPathDel><twClkSkew dest = "0.606" src = "0.634">0.028</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X75Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X75Y51.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y69.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_0_inst/state_FSM_FFd2</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y70.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y70.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>343</twFanCnt><twDelInfo twEdge="twRising">4.846</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7&lt;115&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112</twBEL></twPathDel><twLogDel>1.462</twLogDel><twRouteDel>7.664</twRouteDel><twTotDel>9.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.655</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112</twDest><twTotPathDel>7.939</twTotPathDel><twClkSkew dest = "0.606" src = "0.627">0.021</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X75Y54.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd2</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y70.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.687</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_en&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y70.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>343</twFanCnt><twDelInfo twEdge="twRising">4.846</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7&lt;115&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112</twBEL></twPathDel><twLogDel>1.203</twLogDel><twRouteDel>6.736</twRouteDel><twTotDel>7.939</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.662</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112</twDest><twTotPathDel>7.842</twTotPathDel><twClkSkew dest = "0.606" src = "0.717">0.111</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X83Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X83Y66.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y69.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_en&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_0_inst/state_FSM_FFd2</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y70.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y70.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>343</twFanCnt><twDelInfo twEdge="twRising">4.846</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7&lt;115&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112</twBEL></twPathDel><twLogDel>1.462</twLogDel><twRouteDel>6.380</twRouteDel><twTotDel>7.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115 (SLICE_X102Y38.CE), 10 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.481</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115</twDest><twTotPathDel>9.106</twTotPathDel><twClkSkew dest = "0.606" src = "0.634">0.028</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X75Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X75Y51.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y69.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_0_inst/state_FSM_FFd2</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y70.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y70.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>343</twFanCnt><twDelInfo twEdge="twRising">4.846</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7&lt;115&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115</twBEL></twPathDel><twLogDel>1.442</twLogDel><twRouteDel>7.664</twRouteDel><twTotDel>9.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.675</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115</twDest><twTotPathDel>7.919</twTotPathDel><twClkSkew dest = "0.606" src = "0.627">0.021</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X75Y54.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd2</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y70.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.687</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_en&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y70.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>343</twFanCnt><twDelInfo twEdge="twRising">4.846</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7&lt;115&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115</twBEL></twPathDel><twLogDel>1.183</twLogDel><twRouteDel>6.736</twRouteDel><twTotDel>7.919</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.682</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115</twDest><twTotPathDel>7.822</twTotPathDel><twClkSkew dest = "0.606" src = "0.717">0.111</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X83Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X83Y66.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y69.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_en&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_0_inst/state_FSM_FFd2</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y70.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y70.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>343</twFanCnt><twDelInfo twEdge="twRising">4.846</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7&lt;115&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115</twBEL></twPathDel><twLogDel>1.442</twLogDel><twRouteDel>6.380</twRouteDel><twTotDel>7.822</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_vfat2_clk = PERIOD TIMEGRP &quot;vfat2_clk&quot; 25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y45.DIBDI13), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.271</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_212</twSrc><twDest BELType="RAM">link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "0.070" src = "0.071">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_212</twSrc><twDest BELType='RAM'>link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;214&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_212</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y45.DIBDI13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;212&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y45.CLKAWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y45.DIBDI15), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.298</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_214</twSrc><twDest BELType="RAM">link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.297</twTotPathDel><twClkSkew dest = "0.070" src = "0.071">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_214</twSrc><twDest BELType='RAM'>link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y92.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;214&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_214</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y45.DIBDI15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;214&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y45.CLKAWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.297</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y45.DIBDI8), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_207</twSrc><twDest BELType="RAM">link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.339</twTotPathDel><twClkSkew dest = "0.070" src = "0.071">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_207</twSrc><twDest BELType='RAM'>link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y92.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;214&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_207</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y45.DIBDI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;207&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y45.CLKAWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="86"><twPinLimitBanner>Component Switching Limit Checks: TS_vfat2_clk = PERIOD TIMEGRP &quot;vfat2_clk&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y45.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y45.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y36.CLKAWRCLK" clockNet="vfat2_clk"/></twPinLimitRpt></twConst><twConst anchorID="90" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_gtp_userclk00 = PERIOD TIMEGRP &quot;gtp_userclk00&quot; 3.125 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.125</twMinPer></twConstHead><twPinLimitRpt anchorID="91"><twPinLimitBanner>Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP &quot;gtp_userclk00&quot; 3.125 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="92" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK0" clockNet="gtp_wrapper_inst/gtp_userclk&lt;0&gt;"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK1" clockNet="gtp_wrapper_inst/gtp_userclk&lt;0&gt;"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK0" clockNet="gtp_wrapper_inst/gtp_userclk&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="95" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_gtp_userclk01 = PERIOD TIMEGRP &quot;gtp_userclk01&quot; 3.125 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.125</twMinPer></twConstHead><twPinLimitRpt anchorID="96"><twPinLimitBanner>Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP &quot;gtp_userclk01&quot; 3.125 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="97" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0" logResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0" locationPin="GTPA1_DUAL_X1Y1.RXUSRCLK0" clockNet="gtp_wrapper_inst/gtp_userclk&lt;1&gt;"/><twPinLimit anchorID="98" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1" logResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1" locationPin="GTPA1_DUAL_X1Y1.RXUSRCLK1" clockNet="gtp_wrapper_inst/gtp_userclk&lt;1&gt;"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0" logResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0" locationPin="GTPA1_DUAL_X1Y1.TXUSRCLK0" clockNet="gtp_wrapper_inst/gtp_userclk&lt;1&gt;"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="100">1</twUnmetConstCnt><twDataSheet anchorID="101" twNameLen="15"><twClk2SUList anchorID="102" twDestWidth="15"><twDest>fpga_clk_i</twDest><twClk2SU><twSrc>fpga_clk_i</twSrc><twRiseRise>9.558</twRiseRise></twClk2SU><twClk2SU><twSrc>fpga_test_io&lt;1&gt;</twSrc><twRiseRise>9.558</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="103" twDestWidth="15"><twDest>fpga_test_io&lt;1&gt;</twDest><twClk2SU><twSrc>fpga_clk_i</twSrc><twRiseRise>9.558</twRiseRise></twClk2SU><twClk2SU><twSrc>fpga_test_io&lt;1&gt;</twSrc><twRiseRise>9.558</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="104"><twErrCnt>64</twErrCnt><twScore>26287</twScore><twSetupScore>26287</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>89969</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>30263</twConnCnt></twConstCov><twStats anchorID="105"><twMinPer>10.050</twMinPer><twFootnote number="1" /><twMaxFreq>99.502</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Nov 20 14:46:08 2014 </twTimestamp></twFoot><twClientInfo anchorID="106"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 383 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
