# Details

Date : 2021-07-11 21:42:51

Directory c:\Users\ywj\Desktop\GitLab\CPU_OPT\Src\refactor

Total : 42 files,  7870 codes, 958 comments, 852 blanks, all 9680 lines

[summary](results.md)

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [AXI.sv](/AXI.sv) | SystemVerilog | 969 | 65 | 55 | 1,089 |
| [CPU_Defines.svh](/CPU_Defines.svh) | SystemVerilog | 558 | 90 | 60 | 708 |
| [Cache_Defines.svh](/Cache_Defines.svh) | SystemVerilog | 94 | 22 | 22 | 138 |
| [Cache_options.svh](/Cache_options.svh) | SystemVerilog | 13 | 5 | 9 | 27 |
| [CommonDefines.svh](/CommonDefines.svh) | SystemVerilog | 273 | 58 | 74 | 405 |
| [EXE/ALU.sv](/EXE/ALU.sv) | SystemVerilog | 49 | 13 | 10 | 72 |
| [EXE/BranchSolve.sv](/EXE/BranchSolve.sv) | SystemVerilog | 65 | 9 | 2 | 76 |
| [EXE/Countbit.sv](/EXE/Countbit.sv) | SystemVerilog | 81 | 14 | 13 | 108 |
| [EXE/DCacheWen.sv](/EXE/DCacheWen.sv) | SystemVerilog | 110 | 10 | 6 | 126 |
| [EXE/EXE_Reg.sv](/EXE/EXE_Reg.sv) | SystemVerilog | 110 | 11 | 4 | 125 |
| [EXE/ExceptionInEXE.sv](/EXE/ExceptionInEXE.sv) | SystemVerilog | 34 | 2 | 1 | 37 |
| [EXE/ForwardUnit.sv](/EXE/ForwardUnit.sv) | SystemVerilog | 35 | 12 | 4 | 51 |
| [EXE/HILO.sv](/EXE/HILO.sv) | SystemVerilog | 34 | 42 | 5 | 81 |
| [EXE/MULTDIV.sv](/EXE/MULTDIV.sv) | SystemVerilog | 201 | 27 | 18 | 246 |
| [EXE/TOP_EXE.sv](/EXE/TOP_EXE.sv) | SystemVerilog | 218 | 16 | 24 | 258 |
| [EXE/TRAP.sv](/EXE/TRAP.sv) | SystemVerilog | 38 | 9 | 1 | 48 |
| [ID/Control.sv](/ID/Control.sv) | SystemVerilog | 1,330 | 37 | 137 | 1,504 |
| [ID/DataHazard.sv](/ID/DataHazard.sv) | SystemVerilog | 33 | 18 | 5 | 56 |
| [ID/EXT.sv](/ID/EXT.sv) | SystemVerilog | 27 | 9 | 0 | 36 |
| [ID/ID_Reg.sv](/ID/ID_Reg.sv) | SystemVerilog | 39 | 12 | 5 | 56 |
| [ID/RF.sv](/ID/RF.sv) | SystemVerilog | 41 | 7 | 17 | 65 |
| [ID/TOP_ID.sv](/ID/TOP_ID.sv) | SystemVerilog | 107 | 17 | 11 | 135 |
| [IF1/ICache.sv](/IF1/ICache.sv) | SystemVerilog | 385 | 81 | 76 | 542 |
| [IF1/PC.sv](/IF1/PC.sv) | SystemVerilog | 16 | 10 | 4 | 30 |
| [IF1/PCSEL.sv](/IF1/PCSEL.sv) | SystemVerilog | 48 | 10 | 7 | 65 |
| [IF1/TOP_IF.sv](/IF1/TOP_IF.sv) | SystemVerilog | 87 | 14 | 11 | 112 |
| [MEM1/CP0.sv](/MEM1/CP0.sv) | SystemVerilog | 379 | 45 | 27 | 451 |
| [MEM1/DCache.sv](/MEM1/DCache.sv) | SystemVerilog | 755 | 62 | 108 | 925 |
| [MEM1/Exception.sv](/MEM1/Exception.sv) | SystemVerilog | 67 | 10 | 6 | 83 |
| [MEM1/MEM_Reg.sv](/MEM1/MEM_Reg.sv) | SystemVerilog | 91 | 12 | 15 | 118 |
| [MEM1/TOP_MEM.sv](/MEM1/TOP_MEM.sv) | SystemVerilog | 180 | 21 | 13 | 214 |
| [MEM2/MEM2_Reg.sv](/MEM2/MEM2_Reg.sv) | SystemVerilog | 67 | 12 | 5 | 84 |
| [MEM2/TOP_MEM2.sv](/MEM2/TOP_MEM2.sv) | SystemVerilog | 49 | 2 | 7 | 58 |
| [MMU.sv](/MMU.sv) | SystemVerilog | 14 | 24 | 5 | 43 |
| [MUX.sv](/MUX.sv) | SystemVerilog | 77 | 13 | 7 | 97 |
| [TLBMMU.sv](/TLBMMU.sv) | SystemVerilog | 245 | 14 | 14 | 273 |
| [WB/EXT2.sv](/WB/EXT2.sv) | SystemVerilog | 53 | 10 | 5 | 68 |
| [WB/TOP_WB.sv](/WB/TOP_WB.sv) | SystemVerilog | 72 | 13 | 7 | 92 |
| [WB/WB_Reg.sv](/WB/WB_Reg.sv) | SystemVerilog | 67 | 12 | 5 | 84 |
| [WrControl.sv](/WrControl.sv) | SystemVerilog | 206 | 46 | 18 | 270 |
| [mycpu_top.sv](/mycpu_top.sv) | SystemVerilog | 308 | 24 | 16 | 348 |
| [tlb.sv](/tlb.sv) | SystemVerilog | 245 | 18 | 13 | 276 |

[summary](results.md)