native module name.martingeisse.esdk.riscv.experiment.terminal.TerminalController;

interface {
    in clock clk;

    in bit clockEnable;
    in bit writeEnable;
    in vector[12] address;
    in vector[8] writeData;

    out vector[8] inputData;
    in bit inputAcknowledge;
}
