Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     1972 LCs used as LUT4 only
Info:      218 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      471 LCs used as DFF only
Info: Packing carries..
Info:       36 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk_proc (fanout 621)
Info: promoting data_mem_inst.memread_SB_LUT4_I3_O[1] [cen] (fanout 49)
Info: promoting data_mem_inst.state_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        2 LCs used to legalise carry chains.
Info: Checksum: 0xbd30941f

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xc6ea4c3b

Info: Device utilisation:
Info:            ICESTORM_LC:  2701/ 5280    51%
Info:           ICESTORM_RAM:    20/   30    66%
Info:                  SB_IO:     8/   96     8%
Info:                  SB_GB:     4/    8    50%
Info:           ICESTORM_PLL:     0/    1     0%
Info:            SB_WARMBOOT:     0/    1     0%
Info:           ICESTORM_DSP:     0/    8     0%
Info:         ICESTORM_HFOSC:     1/    1   100%
Info:         ICESTORM_LFOSC:     0/    1     0%
Info:                 SB_I2C:     0/    2     0%
Info:                 SB_SPI:     0/    2     0%
Info:                 IO_I3C:     0/    2     0%
Info:            SB_LEDDA_IP:     0/    1     0%
Info:            SB_RGBA_DRV:     0/    1     0%
Info:         ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial analytic placement for 2535 cells, random placement wirelen = 65358.
Info:     at initial placer iter 0, wirelen = 743
Info:     at initial placer iter 1, wirelen = 875
Info:     at initial placer iter 2, wirelen = 880
Info:     at initial placer iter 3, wirelen = 854
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 873, spread = 19143, legal = 20164; time = 0.24s
Info:     at iteration #2, type ALL: wirelen solved = 978, spread = 17534, legal = 18872; time = 0.26s
Info:     at iteration #3, type ALL: wirelen solved = 1471, spread = 17602, legal = 18723; time = 0.24s
Info:     at iteration #4, type ALL: wirelen solved = 1916, spread = 16975, legal = 18221; time = 0.23s
Info:     at iteration #5, type ALL: wirelen solved = 2704, spread = 16568, legal = 17554; time = 0.24s
Info:     at iteration #6, type ALL: wirelen solved = 3227, spread = 16098, legal = 17498; time = 0.24s
Info:     at iteration #7, type ALL: wirelen solved = 3489, spread = 15641, legal = 16949; time = 0.24s
Info:     at iteration #8, type ALL: wirelen solved = 4411, spread = 14979, legal = 16745; time = 0.24s
Info:     at iteration #9, type ALL: wirelen solved = 4645, spread = 15384, legal = 16966; time = 0.24s
Info:     at iteration #10, type ALL: wirelen solved = 5454, spread = 15394, legal = 16464; time = 0.24s
Info:     at iteration #11, type ALL: wirelen solved = 5904, spread = 14765, legal = 15870; time = 0.23s
Info:     at iteration #12, type ALL: wirelen solved = 5996, spread = 14577, legal = 15965; time = 0.24s
Info:     at iteration #13, type ALL: wirelen solved = 6286, spread = 14369, legal = 15783; time = 0.25s
Info:     at iteration #14, type ALL: wirelen solved = 6466, spread = 14257, legal = 15777; time = 0.23s
Info:     at iteration #15, type ALL: wirelen solved = 6726, spread = 14548, legal = 15388; time = 0.23s
Info:     at iteration #16, type ALL: wirelen solved = 7188, spread = 14361, legal = 15226; time = 0.24s
Info:     at iteration #17, type ALL: wirelen solved = 7552, spread = 14314, legal = 15482; time = 0.22s
Info:     at iteration #18, type ALL: wirelen solved = 7742, spread = 14200, legal = 15255; time = 0.21s
Info:     at iteration #19, type ALL: wirelen solved = 7868, spread = 14176, legal = 15291; time = 0.22s
Info:     at iteration #20, type ALL: wirelen solved = 8077, spread = 14507, legal = 15434; time = 0.23s
Info:     at iteration #21, type ALL: wirelen solved = 8409, spread = 14498, legal = 15596; time = 0.21s
Info: HeAP Placer Time: 7.19s
Info:   of which solving equations: 4.46s
Info:   of which spreading cells: 0.58s
Info:   of which strict legalisation: 0.35s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 24032, wirelen = 15226
Info:   at iteration #5: temp = 0.000000, timing cost = 21299, wirelen = 12570
Info:   at iteration #10: temp = 0.000000, timing cost = 21039, wirelen = 11980
Info:   at iteration #15: temp = 0.000000, timing cost = 20894, wirelen = 11699
Info:   at iteration #20: temp = 0.000000, timing cost = 20776, wirelen = 11451
Info:   at iteration #25: temp = 0.000000, timing cost = 20748, wirelen = 11369
Info:   at iteration #30: temp = 0.000000, timing cost = 20745, wirelen = 11348
Info:   at iteration #31: temp = 0.000000, timing cost = 20739, wirelen = 11347
Info: SA placement time 17.42s

Info: Max frequency for clock               'clk': 14.61 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 13.37 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 5.87 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 63.69 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 79.52 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [  8553,  16297) |+
Info: [ 16297,  24041) |**+
Info: [ 24041,  31785) |**+
Info: [ 31785,  39529) |***+
Info: [ 39529,  47273) |**********+
Info: [ 47273,  55017) |*********************+
Info: [ 55017,  62761) |********+
Info: [ 62761,  70505) |****************************************************+
Info: [ 70505,  78249) |************************************************************
Info: [ 78249,  85993) |****************************+
Info: [ 85993,  93737) |*+
Info: [ 93737, 101481) |*+
Info: [101481, 109225) |+
Info: [109225, 116969) |*+
Info: [116969, 124713) |*+
Info: [124713, 132457) |
Info: [132457, 140201) |***+
Info: [140201, 147945) |**+
Info: [147945, 155689) |****************************+
Info: [155689, 163433) |***************************+
Info: Checksum: 0x080d689a

Info: Routing..
Info: Setting up routing queue.
Info: Routing 8487 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       34        857 |   34   857 |      7524|       0.64       0.64|
Info:       2000 |      113       1722 |   79   865 |      6625|       0.57       1.21|
Info:       3000 |      281       2554 |  168   832 |      5842|       0.59       1.79|
Info:       4000 |      471       3364 |  190   810 |      5071|       0.95       2.74|
Info:       5000 |      644       4191 |  173   827 |      4328|       0.82       3.56|
Info:       6000 |      944       4891 |  300   700 |      3757|       1.13       4.69|
Info:       7000 |     1284       5551 |  340   660 |      3306|       1.08       5.77|
Info:       8000 |     1514       6321 |  230   770 |      2620|       1.06       6.82|
Info:       9000 |     1789       7046 |  275   725 |      2029|       1.10       7.92|
Info:      10000 |     2115       7720 |  326   674 |      1541|       1.48       9.40|
Info:      11000 |     2551       8284 |  436   564 |      1220|       1.54      10.94|
Info:      12000 |     2998       8837 |  447   553 |      1005|       2.25      13.19|
Info:      13000 |     3525       9310 |  527   473 |       874|       2.02      15.20|
Info:      14000 |     3958       9877 |  433   567 |       603|       1.78      16.98|
Info:      15000 |     4460      10375 |  502   498 |       453|       3.01      20.00|
Info:      16000 |     4960      10875 |  500   500 |       300|       3.55      23.55|
Info:      16701 |     5174      11363 |  214   488 |         0|       2.35      25.89|
Info: Routing complete.
Info: Router1 time 25.89s
Info: Checksum: 0x26ed4680

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_30_LC.O
Info:  3.6  5.0    Net data_out[1] budget 0.000000 ns (3,13) -> (5,8)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_30_LC.I2
Info:                Defined in:
Info:                  toplevel.v:69.13-69.21
Info:  1.2  6.2  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_30_LC.O
Info:  1.8  8.0    Net processor.dataMemOut_fwd_mux_out[1] budget 0.000000 ns (5,8) -> (5,8)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:153.15-153.37
Info:  1.2  9.2  Source processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  1.8 10.9    Net processor.mem_fwd2_mux_out[1] budget 0.000000 ns (5,8) -> (5,8)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.I1
Info:                Defined in:
Info:                  verilog/cpu.v:155.15-155.31
Info:  1.2 12.2  Source processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  4.7 16.8    Net data_WrData[1] budget 0.000000 ns (5,8) -> (17,15)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_30_LC.I1
Info:                Defined in:
Info:                  toplevel.v:71.13-71.24
Info:  1.2 18.1  Source processor.alu_mux.out_SB_LUT4_O_30_LC.O
Info:  3.6 21.7    Net processor.alu_mux_out[1] budget 0.000000 ns (17,15) -> (15,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_30_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:131.15-131.26
Info:  0.9 22.5  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_30_LC.O
Info:  1.8 24.3    Net processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[1] budget 0.000000 ns (15,8) -> (15,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_15_LC.I2
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.6 24.9  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_15_LC.COUT
Info:  0.0 24.9    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] budget 0.000000 ns (15,9) -> (15,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_5_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 25.2  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_5_LC.COUT
Info:  0.0 25.2    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3] budget 0.000000 ns (15,9) -> (15,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 25.5  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_2_LC.COUT
Info:  0.0 25.5    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[4] budget 0.000000 ns (15,9) -> (15,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 25.7  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_1_LC.COUT
Info:  0.0 25.7    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[5] budget 0.000000 ns (15,9) -> (15,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 26.0  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 26.0    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[6] budget 0.000000 ns (15,9) -> (15,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_30_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 26.3  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_30_LC.COUT
Info:  0.0 26.3    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[7] budget 0.000000 ns (15,9) -> (15,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_29_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 26.6  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_29_LC.COUT
Info:  0.6 27.1    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[8] budget 0.560000 ns (15,9) -> (15,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_28_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 27.4  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_28_LC.COUT
Info:  0.0 27.4    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[9] budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_27_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 27.7  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_27_LC.COUT
Info:  0.0 27.7    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[10] budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_25_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 28.0  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_25_LC.COUT
Info:  0.0 28.0    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[11] budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_24_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 28.2  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_24_LC.COUT
Info:  0.0 28.2    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[12] budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_23_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 28.5  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_23_LC.COUT
Info:  0.0 28.5    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[13] budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_22_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 28.8  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_22_LC.COUT
Info:  0.0 28.8    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[14] budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_21_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 29.1  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_21_LC.COUT
Info:  0.0 29.1    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[15] budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_20_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 29.4  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_20_LC.COUT
Info:  0.6 29.9    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[16] budget 0.560000 ns (15,10) -> (15,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_19_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 30.2  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_19_LC.COUT
Info:  0.0 30.2    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[17] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_18_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 30.5  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_18_LC.COUT
Info:  0.0 30.5    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[18] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_17_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 30.8  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_17_LC.COUT
Info:  0.0 30.8    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[19] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_16_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 31.0  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_16_LC.COUT
Info:  0.7 31.7    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[20] budget 0.660000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_14_LC.I3
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.9 32.6  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_14_LC.O
Info:  1.8 34.3    Net processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3[20] budget 3.387000 ns (15,11) -> (14,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27
Info:  1.3 35.6  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  3.0 38.6    Net processor.alu_main.ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I1[1] budget 3.387000 ns (14,12) -> (12,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 39.8  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_LC.O
Info:  3.0 42.7    Net processor.alu_main.ALUOut_SB_LUT4_O_28_I0[3] budget 3.387000 ns (12,13) -> (14,15)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 43.6  Source processor.alu_main.ALUOut_SB_LUT4_O_28_LC.O
Info:  3.0 46.5    Net processor.alu_result[20] budget 4.328000 ns (14,15) -> (12,14)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_11_LC.I1
Info:                Defined in:
Info:                  verilog/cpu.v:135.15-135.25
Info:  1.2 47.8  Source processor.lui_mux.out_SB_LUT4_O_11_LC.O
Info:  1.8 49.5    Net data_addr[20] budget 4.938000 ns (12,14) -> (12,15)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  toplevel.v:70.13-70.22
Info:  1.2 50.7  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC.O
Info:  4.4 55.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2] budget 4.938000 ns (12,15) -> (15,5)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 56.3  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_LC.O
Info:  1.8 58.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3] budget 4.629000 ns (15,5) -> (15,6)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 59.0  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  4.2 63.2    Net data_mem_inst.memwrite_SB_LUT4_I3_O[0] budget 4.629000 ns (15,6) -> (13,18)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 64.5  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  6.4 70.9    Net data_mem_inst.led_reg_SB_DFFE_Q_E budget 7.235000 ns (13,18) -> (7,1)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:                Defined in:
Info:                  verilog/data_mem.v:232.6-232.42
Info:  0.1 71.0  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 22.9 ns logic, 48.1 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_13_DFFLC.O
Info:  4.2  5.6    Net processor.ex_mem_out[141] budget 0.000000 ns (4,9) -> (2,18)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:92.16-92.26
Info:  1.2  6.8  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  8.6    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3[2] budget 0.000000 ns (2,18) -> (2,18)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  9.5  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8 11.2    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O[0] budget 0.000000 ns (2,18) -> (3,18)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_I3_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 12.5  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_I3_LC.O
Info:  1.8 14.3    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O[3] budget 0.000000 ns (3,18) -> (4,19)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 15.2  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  4.9 20.1    Net processor.mfwd2 budget 0.000000 ns (4,19) -> (9,4)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_29_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:159.9-159.14
Info:  0.9 20.9  Source processor.mem_fwd2_mux.out_SB_LUT4_O_29_LC.O
Info:  2.4 23.3    Net processor.mem_fwd2_mux_out[2] budget 0.000000 ns (9,4) -> (9,3)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_29_LC.I1
Info:                Defined in:
Info:                  verilog/cpu.v:155.15-155.31
Info:  1.2 24.6  Source processor.wb_fwd2_mux.out_SB_LUT4_O_29_LC.O
Info:  4.8 29.4    Net data_WrData[2] budget 0.000000 ns (9,3) -> (16,15)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_29_LC.I1
Info:                Defined in:
Info:                  toplevel.v:71.13-71.24
Info:  1.2 30.6  Source processor.alu_mux.out_SB_LUT4_O_29_LC.O
Info:  3.1 33.6    Net processor.alu_mux_out[2] budget 0.000000 ns (16,15) -> (15,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_29_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:131.15-131.26
Info:  0.9 34.5  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_29_LC.O
Info:  1.8 36.3    Net processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[2] budget 0.000000 ns (15,8) -> (14,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.I2
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.6 36.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 36.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2] budget 0.000000 ns (14,7) -> (14,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0 37.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3] budget 0.000000 ns (14,7) -> (14,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0 37.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[4] budget 0.000000 ns (14,7) -> (14,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0 37.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[5] budget 0.000000 ns (14,7) -> (14,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0 38.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[6] budget 0.000000 ns (14,7) -> (14,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.COUT
Info:  0.6 38.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[7] budget 0.560000 ns (14,7) -> (14,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0 39.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[8] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.0 39.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[9] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.COUT
Info:  0.0 39.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[10] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.COUT
Info:  0.0 39.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[11] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 40.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[12] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0 40.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[13] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0 40.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[14] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.COUT
Info:  0.6 41.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[15] budget 0.560000 ns (14,8) -> (14,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 41.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[16] budget 0.000000 ns (14,9) -> (14,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 42.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 42.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[17] budget 0.000000 ns (14,9) -> (14,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 42.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0 42.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[18] budget 0.000000 ns (14,9) -> (14,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 42.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 42.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[19] budget 0.000000 ns (14,9) -> (14,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 43.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[20] budget 0.000000 ns (14,9) -> (14,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 43.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[21] budget 0.000000 ns (14,9) -> (14,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 43.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[22] budget 0.000000 ns (14,9) -> (14,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.COUT
Info:  0.6 44.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[23] budget 0.560000 ns (14,9) -> (14,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 44.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 44.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[24] budget 0.000000 ns (14,10) -> (14,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 45.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[25] budget 0.000000 ns (14,10) -> (14,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 45.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[26] budget 0.000000 ns (14,10) -> (14,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 45.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[27] budget 0.000000 ns (14,10) -> (14,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 45.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[28] budget 0.000000 ns (14,10) -> (14,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 46.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 46.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[29] budget 0.000000 ns (14,10) -> (14,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 46.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 46.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[30] budget 0.000000 ns (14,10) -> (14,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 46.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  1.2 47.8    Net $nextpnr_ICESTORM_LC_1$I3 budget 1.220000 ns (14,10) -> (14,11)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.9 48.7  Source $nextpnr_ICESTORM_LC_1.O
Info:  1.8 50.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[31] budget 26.622000 ns (14,11) -> (14,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  1.3 51.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.5 55.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0] budget 3.387000 ns (14,10) -> (17,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 56.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_LC.O
Info:  1.8 58.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0] budget 3.387000 ns (17,6) -> (17,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_I0_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 59.6  Source processor.alu_main.ALUOut_SB_LUT4_O_21_I0_SB_LUT4_O_1_LC.O
Info:  1.8 61.3    Net processor.alu_main.ALUOut_SB_LUT4_O_21_I0[1] budget 3.387000 ns (17,6) -> (17,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 62.6  Source processor.alu_main.ALUOut_SB_LUT4_O_21_LC.O
Info:  3.6 66.2    Net processor.alu_result[0] budget 3.386000 ns (17,6) -> (14,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_LC.I0
Info:                Defined in:
Info:                  verilog/cpu.v:135.15-135.25
Info:  1.3 67.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_LC.O
Info:  1.8 69.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0] budget 3.145000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 70.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 72.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1[2] budget 3.144000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 73.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.0 76.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0[2] budget 3.144000 ns (14,14) -> (16,12)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 77.2  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 29.0 ns logic, 48.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_6_DFFLC.O
Info:  4.9  6.3    Net led[1]$SB_IO_OUT budget 81.943001 ns (5,17) -> (4,31)
Info:                Sink led[1]$sb_io.D_OUT_0
Info:                Defined in:
Info:                  toplevel.v:45.15-45.18
Info: 1.4 ns logic, 4.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_30_LC.O
Info:  3.6  5.0    Net data_out[1] budget 0.000000 ns (3,13) -> (5,8)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_30_LC.I2
Info:                Defined in:
Info:                  toplevel.v:69.13-69.21
Info:  1.2  6.2  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_30_LC.O
Info:  1.8  8.0    Net processor.dataMemOut_fwd_mux_out[1] budget 0.000000 ns (5,8) -> (5,8)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:153.15-153.37
Info:  1.2  9.2  Source processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  1.8 10.9    Net processor.mem_fwd2_mux_out[1] budget 0.000000 ns (5,8) -> (5,8)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.I1
Info:                Defined in:
Info:                  verilog/cpu.v:155.15-155.31
Info:  1.2 12.2  Source processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  4.7 16.8    Net data_WrData[1] budget 0.000000 ns (5,8) -> (17,15)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_30_LC.I1
Info:                Defined in:
Info:                  toplevel.v:71.13-71.24
Info:  1.2 18.1  Source processor.alu_mux.out_SB_LUT4_O_30_LC.O
Info:  3.6 21.7    Net processor.alu_mux_out[1] budget 0.000000 ns (17,15) -> (15,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_30_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:131.15-131.26
Info:  0.9 22.5  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_30_LC.O
Info:  1.8 24.3    Net processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[1] budget 0.000000 ns (15,8) -> (14,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.I2
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.6 24.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 24.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1] budget 0.000000 ns (14,7) -> (14,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 25.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 25.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2] budget 0.000000 ns (14,7) -> (14,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 25.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0 25.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3] budget 0.000000 ns (14,7) -> (14,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 25.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0 25.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[4] budget 0.000000 ns (14,7) -> (14,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 26.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0 26.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[5] budget 0.000000 ns (14,7) -> (14,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 26.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0 26.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[6] budget 0.000000 ns (14,7) -> (14,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 26.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.COUT
Info:  0.6 27.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[7] budget 0.560000 ns (14,7) -> (14,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 27.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0 27.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[8] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 27.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.0 27.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[9] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.COUT
Info:  0.0 28.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[10] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.COUT
Info:  0.0 28.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[11] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 28.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[12] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0 28.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[13] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 29.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0 29.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[14] budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 29.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.COUT
Info:  0.6 29.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[15] budget 0.560000 ns (14,8) -> (14,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 30.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 30.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[16] budget 0.000000 ns (14,9) -> (14,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 30.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 30.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[17] budget 0.000000 ns (14,9) -> (14,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 30.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0 30.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[18] budget 0.000000 ns (14,9) -> (14,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 31.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[19] budget 0.000000 ns (14,9) -> (14,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 31.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[20] budget 0.000000 ns (14,9) -> (14,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 31.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[21] budget 0.000000 ns (14,9) -> (14,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 31.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[22] budget 0.000000 ns (14,9) -> (14,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 32.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.COUT
Info:  0.6 32.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[23] budget 0.560000 ns (14,9) -> (14,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 33.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[24] budget 0.000000 ns (14,10) -> (14,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 33.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[25] budget 0.000000 ns (14,10) -> (14,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 33.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[26] budget 0.000000 ns (14,10) -> (14,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 33.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[27] budget 0.000000 ns (14,10) -> (14,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 34.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 34.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[28] budget 0.000000 ns (14,10) -> (14,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 34.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 34.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[29] budget 0.000000 ns (14,10) -> (14,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 34.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 34.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[30] budget 0.000000 ns (14,10) -> (14,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 34.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  1.2 36.1    Net $nextpnr_ICESTORM_LC_1$I3 budget 1.220000 ns (14,10) -> (14,11)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.9 37.0  Source $nextpnr_ICESTORM_LC_1.O
Info:  1.8 38.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[31] budget 26.622000 ns (14,11) -> (14,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  1.3 40.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.5 43.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0] budget 3.387000 ns (14,10) -> (17,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 44.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_LC.O
Info:  1.8 46.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0] budget 3.387000 ns (17,6) -> (17,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_I0_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 47.9  Source processor.alu_main.ALUOut_SB_LUT4_O_21_I0_SB_LUT4_O_1_LC.O
Info:  1.8 49.6    Net processor.alu_main.ALUOut_SB_LUT4_O_21_I0[1] budget 3.387000 ns (17,6) -> (17,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 50.9  Source processor.alu_main.ALUOut_SB_LUT4_O_21_LC.O
Info:  3.6 54.5    Net processor.alu_result[0] budget 3.386000 ns (17,6) -> (14,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_LC.I0
Info:                Defined in:
Info:                  verilog/cpu.v:135.15-135.25
Info:  1.3 55.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_LC.O
Info:  1.8 57.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0] budget 3.145000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 58.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 60.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1[2] budget 3.144000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 61.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.0 64.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0[2] budget 3.144000 ns (14,14) -> (16,12)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 65.5  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 26.6 ns logic, 38.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_13_DFFLC.O
Info:  4.2  5.6    Net processor.ex_mem_out[141] budget 0.000000 ns (4,9) -> (2,18)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:92.16-92.26
Info:  1.2  6.8  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  8.6    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3[2] budget 0.000000 ns (2,18) -> (2,18)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  9.5  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8 11.2    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O[0] budget 0.000000 ns (2,18) -> (3,18)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_I3_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 12.5  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_I3_LC.O
Info:  1.8 14.3    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O[3] budget 0.000000 ns (3,18) -> (4,19)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 15.2  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  4.9 20.1    Net processor.mfwd2 budget 0.000000 ns (4,19) -> (9,4)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_29_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:159.9-159.14
Info:  0.9 20.9  Source processor.mem_fwd2_mux.out_SB_LUT4_O_29_LC.O
Info:  2.4 23.3    Net processor.mem_fwd2_mux_out[2] budget 0.000000 ns (9,4) -> (9,3)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_29_LC.I1
Info:                Defined in:
Info:                  verilog/cpu.v:155.15-155.31
Info:  1.2 24.6  Source processor.wb_fwd2_mux.out_SB_LUT4_O_29_LC.O
Info:  4.8 29.4    Net data_WrData[2] budget 0.000000 ns (9,3) -> (16,15)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_29_LC.I1
Info:                Defined in:
Info:                  toplevel.v:71.13-71.24
Info:  1.2 30.6  Source processor.alu_mux.out_SB_LUT4_O_29_LC.O
Info:  3.1 33.6    Net processor.alu_mux_out[2] budget 0.000000 ns (16,15) -> (15,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_29_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:131.15-131.26
Info:  0.9 34.5  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_29_LC.O
Info:  1.8 36.3    Net processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[2] budget 0.000000 ns (15,8) -> (15,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_5_LC.I2
Info:                Defined in:
Info:                  verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.6 36.9  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_5_LC.COUT
Info:  0.0 36.9    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3] budget 0.000000 ns (15,9) -> (15,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 37.2  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_2_LC.COUT
Info:  0.0 37.2    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[4] budget 0.000000 ns (15,9) -> (15,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 37.4  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_1_LC.COUT
Info:  0.0 37.4    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[5] budget 0.000000 ns (15,9) -> (15,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 37.7  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 37.7    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[6] budget 0.000000 ns (15,9) -> (15,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_30_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 38.0  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_30_LC.COUT
Info:  0.0 38.0    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[7] budget 0.000000 ns (15,9) -> (15,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_29_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 38.3  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_29_LC.COUT
Info:  0.6 38.8    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[8] budget 0.560000 ns (15,9) -> (15,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_28_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 39.1  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_28_LC.COUT
Info:  0.0 39.1    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[9] budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_27_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 39.4  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_27_LC.COUT
Info:  0.0 39.4    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[10] budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_25_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 39.7  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_25_LC.COUT
Info:  0.0 39.7    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[11] budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_24_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 39.9  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_24_LC.COUT
Info:  0.0 39.9    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[12] budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_23_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 40.2  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_23_LC.COUT
Info:  0.0 40.2    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[13] budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_22_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 40.5  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_22_LC.COUT
Info:  0.0 40.5    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[14] budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_21_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 40.8  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_21_LC.COUT
Info:  0.0 40.8    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[15] budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_20_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 41.1  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_20_LC.COUT
Info:  0.6 41.6    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[16] budget 0.560000 ns (15,10) -> (15,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_19_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 41.9  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_19_LC.COUT
Info:  0.0 41.9    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[17] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_18_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 42.2  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_18_LC.COUT
Info:  0.0 42.2    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[18] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_17_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 42.5  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_17_LC.COUT
Info:  0.0 42.5    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[19] budget 0.000000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_16_LC.CIN
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 42.7  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_16_LC.COUT
Info:  0.7 43.4    Net processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[20] budget 0.660000 ns (15,11) -> (15,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_14_LC.I3
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.9 44.3  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_14_LC.O
Info:  1.8 46.0    Net processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3[20] budget 3.387000 ns (15,11) -> (14,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  verilog/alu.v:98.22-98.27
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27
Info:  1.3 47.3  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  3.0 50.3    Net processor.alu_main.ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I1[1] budget 3.387000 ns (14,12) -> (12,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 51.5  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_LC.O
Info:  3.0 54.4    Net processor.alu_main.ALUOut_SB_LUT4_O_28_I0[3] budget 3.387000 ns (12,13) -> (14,15)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 55.3  Source processor.alu_main.ALUOut_SB_LUT4_O_28_LC.O
Info:  3.0 58.2    Net processor.alu_result[20] budget 4.328000 ns (14,15) -> (12,14)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_11_LC.I1
Info:                Defined in:
Info:                  verilog/cpu.v:135.15-135.25
Info:  1.2 59.5  Source processor.lui_mux.out_SB_LUT4_O_11_LC.O
Info:  1.8 61.2    Net data_addr[20] budget 4.938000 ns (12,14) -> (12,15)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  toplevel.v:70.13-70.22
Info:  1.2 62.4  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC.O
Info:  4.4 66.8    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2] budget 4.938000 ns (12,15) -> (15,5)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 68.0  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_LC.O
Info:  1.8 69.8    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3] budget 4.629000 ns (15,5) -> (15,6)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 70.7  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  4.2 74.9    Net data_mem_inst.memwrite_SB_LUT4_I3_O[0] budget 4.629000 ns (15,6) -> (13,18)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 76.2  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  6.4 82.6    Net data_mem_inst.led_reg_SB_DFFE_Q_E budget 7.235000 ns (13,18) -> (7,1)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:                Defined in:
Info:                  verilog/data_mem.v:232.6-232.42
Info:  0.1 82.7  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 25.3 ns logic, 57.4 ns routing

Info: Max frequency for clock               'clk': 14.08 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 12.95 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 6.29 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 65.49 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 82.70 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [  6141,  13974) |+
Info: [ 13974,  21807) |**+
Info: [ 21807,  29640) |***+
Info: [ 29640,  37473) |***+
Info: [ 37473,  45306) |****+
Info: [ 45306,  53139) |****************************+
Info: [ 53139,  60972) |*******+
Info: [ 60972,  68805) |********************************************+
Info: [ 68805,  76638) |***********************************************+
Info: [ 76638,  84471) |************************************************************
Info: [ 84471,  92304) |+
Info: [ 92304, 100137) |*+
Info: [100137, 107970) |+
Info: [107970, 115803) |*+
Info: [115803, 123636) |*+
Info: [123636, 131469) |+
Info: [131469, 139302) |**+
Info: [139302, 147135) |**+
Info: [147135, 154968) |*****************+
Info: [154968, 162801) |******************************************+

Info: Program finished normally.
icetime -p pcf/sail.pcf -P uwg30 -d up5k -t sail.asc
// Reading input .pcf file..
// Reading input .asc file..
// Reading 5k chipdb file..
// Creating timing netlist..
Warning: timing analysis not supported for cell type HFOSC

icetime topological timing analysis report
==========================================

Report for critical path:
-------------------------

        lc40_4_10_4 (LogicCell40) [clk] -> lcout: 1.491 ns
     1.491 ns net_16212 (processor.ex_mem_out[140])
        odrv_4_10_16212_12512 (Odrv4) I -> O: 0.649 ns
        t4639 (Span4Mux_v4) I -> O: 0.649 ns
        t4648 (Span4Mux_v4) I -> O: 0.649 ns
        t4647 (Span4Mux_h1) I -> O: 0.305 ns
        t4646 (LocalMux) I -> O: 1.099 ns
        inmux_3_18_17239_17275 (InMux) I -> O: 0.662 ns
        lc40_3_18_1 (LogicCell40) in3 -> lcout: 0.874 ns
     6.378 ns net_13362 (processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I1[2])
        t3975 (LocalMux) I -> O: 1.099 ns
        inmux_3_18_17250_17279 (InMux) I -> O: 0.662 ns
        lc40_3_18_2 (LogicCell40) in1 -> lcout: 1.232 ns
     9.371 ns net_13363 (processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O[3])
        t3976 (LocalMux) I -> O: 1.099 ns
        inmux_3_18_17235_17266 (InMux) I -> O: 0.662 ns
        lc40_3_18_0 (LogicCell40) in0 -> lcout: 1.285 ns
    12.417 ns net_13361 (processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O[3])
        t3974 (LocalMux) I -> O: 1.099 ns
        inmux_4_19_21211_21238 (InMux) I -> O: 0.662 ns
        lc40_4_19_3 (LogicCell40) in0 -> lcout: 1.285 ns
    15.464 ns net_17318 (processor.mfwd2)
        odrv_4_19_17318_20930 (Odrv4) I -> O: 0.649 ns
        t5166 (Span4Mux_v4) I -> O: 0.649 ns
        t5165 (Span4Mux_v4) I -> O: 0.649 ns
        t5176 (Span4Mux_h4) I -> O: 0.543 ns
        t5186 (Span4Mux_v3) I -> O: 0.583 ns
        t5185 (LocalMux) I -> O: 1.099 ns
        inmux_9_4_37883_37938 (InMux) I -> O: 0.662 ns
        lc40_9_4_6 (LogicCell40) in3 -> lcout: 0.874 ns
    21.172 ns net_34000 (processor.mem_fwd2_mux_out[2])
        odrv_9_4_34000_33895 (Odrv4) I -> O: 0.649 ns
        t7818 (LocalMux) I -> O: 1.099 ns
        inmux_9_3_37760_37820 (InMux) I -> O: 0.662 ns
        t972 (CascadeMux) I -> O: 0.000 ns
        lc40_9_3_7 (LogicCell40) in2 -> lcout: 1.205 ns
    24.788 ns net_33878 (data_WrData[2])
        odrv_9_3_33878_34011 (Odrv4) I -> O: 0.649 ns
        t7751 (Span4Mux_h4) I -> O: 0.543 ns
        t7750 (Span4Mux_v4) I -> O: 0.649 ns
        t7749 (Span4Mux_v4) I -> O: 0.649 ns
        t7748 (Span4Mux_v4) I -> O: 0.649 ns
        t7747 (LocalMux) I -> O: 1.099 ns
        inmux_16_15_66038_66091 (InMux) I -> O: 0.662 ns
        lc40_16_15_4 (LogicCell40) in0 -> lcout: 1.285 ns
    30.973 ns net_62166 (processor.alu_mux_out[2])
        odrv_16_15_62166_61949 (Odrv4) I -> O: 0.649 ns
        t12569 (Span4Mux_v3) I -> O: 0.583 ns
        t12568 (LocalMux) I -> O: 1.099 ns
        inmux_15_8_61371_61401 (InMux) I -> O: 0.662 ns
        t1706 (CascadeMux) I -> O: 0.000 ns
        lc40_15_8_4 (LogicCell40) in2 -> lcout: 1.205 ns
    35.172 ns net_57475 (processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
        t11573 (LocalMux) I -> O: 1.099 ns
        inmux_15_9_61477_61511 (InMux) I -> O: 0.662 ns
        lc40_15_9_2 (LogicCell40) in1 -> carryout: 0.675 ns
    37.609 ns net_61509 (processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
        lc40_15_9_3 (LogicCell40) carryin -> carryout: 0.278 ns
    37.887 ns net_61515 (processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[4])
        lc40_15_9_4 (LogicCell40) carryin -> carryout: 0.278 ns
    38.165 ns net_61521 (processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[5])
        lc40_15_9_5 (LogicCell40) carryin -> carryout: 0.278 ns
    38.443 ns net_61527 (processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[6])
        lc40_15_9_6 (LogicCell40) carryin -> carryout: 0.278 ns
    38.721 ns net_61533 (processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[7])
        lc40_15_9_7 (LogicCell40) carryin -> carryout: 0.278 ns
    38.999 ns net_61539 (processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[8])
        t1599 (ICE_CARRY_IN_MUX) carryinitin -> carryinitout: 0.556 ns
        lc40_15_10_0 (LogicCell40) carryin -> carryout: 0.278 ns
    39.834 ns net_61620 (processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[9])
        lc40_15_10_1 (LogicCell40) carryin -> carryout: 0.278 ns
    40.112 ns net_61626 (processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[10])
        lc40_15_10_2 (LogicCell40) carryin -> carryout: 0.278 ns
    40.390 ns net_61632 (processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[11])
        lc40_15_10_3 (LogicCell40) carryin -> carryout: 0.278 ns
    40.668 ns net_61638 (processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[12])
        lc40_15_10_4 (LogicCell40) carryin -> carryout: 0.278 ns
    40.946 ns net_61644 (processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[13])
        lc40_15_10_5 (LogicCell40) carryin -> carryout: 0.278 ns
    41.224 ns net_61650 (processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[14])
        inmux_15_10_61650_61660 (InMux) I -> O: 0.662 ns
        lc40_15_10_6 (LogicCell40) in3 -> lcout: 0.874 ns
    42.761 ns net_57723 (processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3[14])
        t11596 (LocalMux) I -> O: 1.099 ns
        inmux_16_11_65564_65618 (InMux) I -> O: 0.662 ns
        lc40_16_11_7 (LogicCell40) in1 -> lcout: 1.232 ns
    45.754 ns net_61677 (processor.alu_main.ALUOut_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2])
        t12329 (LocalMux) I -> O: 1.099 ns
        inmux_17_11_69380_69431 (InMux) I -> O: 0.662 ns
        lc40_17_11_4 (LogicCell40) in1 -> lcout: 1.232 ns
    48.747 ns net_65505 (processor.alu_main.ALUOut_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3])
        t13027 (LocalMux) I -> O: 1.099 ns
        inmux_17_11_69393_69439 (InMux) I -> O: 0.662 ns
        lc40_17_11_5 (LogicCell40) in3 -> lcout: 0.874 ns
    51.383 ns net_65506 (processor.alu_main.ALUOut_SB_LUT4_O_11_I1[3])
        odrv_17_11_65506_68604 (Odrv12) I -> O: 1.232 ns
        t13029 (LocalMux) I -> O: 1.099 ns
        inmux_17_16_70005_70039 (InMux) I -> O: 0.662 ns
        lc40_17_16_3 (LogicCell40) in0 -> lcout: 1.285 ns
    55.661 ns net_66119 (processor.alu_result[14])
        odrv_17_16_66119_58595 (Odrv4) I -> O: 0.649 ns
        t13267 (Span4Mux_h4) I -> O: 0.543 ns
        t13266 (Span4Mux_v4) I -> O: 0.649 ns
        t13265 (Span4Mux_v0) I -> O: 0.344 ns
        t13264 (LocalMux) I -> O: 1.099 ns
        inmux_10_12_42685_42726 (InMux) I -> O: 0.662 ns
        lc40_10_12_2 (LogicCell40) in0 -> lcout: 1.285 ns
    60.892 ns net_38811 (data_addr[14])
        t8838 (LocalMux) I -> O: 1.099 ns
        inmux_10_12_42707_42734 (InMux) I -> O: 0.662 ns
        t1128 (CascadeMux) I -> O: 0.000 ns
        lc40_10_12_3 (LogicCell40) in2 -> lcout: 1.205 ns
    63.859 ns net_38812 (data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3])
        odrv_10_12_38812_42424 (Odrv4) I -> O: 0.649 ns
        t8852 (Span4Mux_h4) I -> O: 0.543 ns
        t8851 (Span4Mux_v3) I -> O: 0.583 ns
        t8850 (LocalMux) I -> O: 1.099 ns
        inmux_15_5_61000_61051 (InMux) I -> O: 0.662 ns
        lc40_15_5_7 (LogicCell40) in3 -> lcout: 0.874 ns
    68.270 ns net_57109 (data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3])
        t11295 (LocalMux) I -> O: 1.099 ns
        inmux_15_6_61111_61141 (InMux) I -> O: 0.662 ns
        lc40_15_6_2 (LogicCell40) in0 -> lcout: 1.285 ns
    71.316 ns net_57227 (data_mem_inst.memwrite_SB_LUT4_I3_O[0])
        odrv_15_6_57227_57371 (Odrv4) I -> O: 0.649 ns
        t11504 (Span4Mux_v4) I -> O: 0.649 ns
        t11503 (Span4Mux_v4) I -> O: 0.649 ns
        t11502 (Span4Mux_v4) I -> O: 0.649 ns
        t11501 (LocalMux) I -> O: 1.099 ns
        inmux_13_18_54926_54953 (InMux) I -> O: 0.662 ns
        t1537 (CascadeMux) I -> O: 0.000 ns
        lc40_13_18_1 (LogicCell40) in2 -> lcout: 1.205 ns
    76.879 ns net_51041 (data_mem_inst.led_reg_SB_DFFE_Q_E)
        odrv_13_18_51041_35848 (Odrv12) I -> O: 1.232 ns
        t10812 (Span12Mux_v10) I -> O: 0.874 ns
        t10811 (Sp12to4) I -> O: 0.848 ns
        t10810 (Span4Mux_v4) I -> O: 0.649 ns
        t10809 (Span4Mux_h3) I -> O: 0.397 ns
        t10808 (LocalMux) I -> O: 1.099 ns
        inmux_5_1_22766_22843 (CEMux) I -> O: 0.702 ns
    82.680 ns net_22843 (data_mem_inst.led_reg_SB_DFFE_Q_E)
        lc40_5_1_5 (LogicCell40) ce [setup]: 0.000 ns
    82.680 ns net_18896 (led[5]$SB_IO_OUT)

Resolvable net names on path:
     1.491 ns ..  5.504 ns processor.ex_mem_out[140]
     6.378 ns ..  8.139 ns processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I1[2]
     9.371 ns .. 11.133 ns processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O[3]
    12.417 ns .. 14.179 ns processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
    15.464 ns .. 20.298 ns processor.mfwd2
    21.172 ns .. 23.583 ns processor.mem_fwd2_mux_out[2]
    24.788 ns .. 29.688 ns data_WrData[2]
    30.973 ns .. 33.966 ns processor.alu_mux_out[2]
    35.172 ns .. 36.933 ns processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
    37.609 ns .. 37.609 ns processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
    37.887 ns .. 37.887 ns processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[4]
    38.165 ns .. 38.165 ns processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[5]
    38.443 ns .. 38.443 ns processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[6]
    38.721 ns .. 38.721 ns processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[7]
    38.999 ns .. 39.555 ns processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[8]
    39.834 ns .. 39.834 ns processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[9]
    40.112 ns .. 40.112 ns processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[10]
    40.390 ns .. 40.390 ns processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[11]
    40.668 ns .. 40.668 ns processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[12]
    40.946 ns .. 40.946 ns processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[13]
    41.224 ns .. 41.886 ns processor.alu_main.ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[14]
    42.761 ns .. 44.522 ns processor.alu_main.ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I3[14]
    45.754 ns .. 47.515 ns processor.alu_main.ALUOut_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
    48.747 ns .. 50.509 ns processor.alu_main.ALUOut_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
    51.383 ns .. 54.376 ns processor.alu_main.ALUOut_SB_LUT4_O_11_I1[3]
    55.661 ns .. 59.608 ns processor.alu_result[14]
    60.892 ns .. 62.654 ns data_addr[14]
    63.859 ns .. 67.396 ns data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
    68.270 ns .. 70.031 ns data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
    71.316 ns .. 75.673 ns data_mem_inst.memwrite_SB_LUT4_I3_O[0]
    76.879 ns .. 82.680 ns data_mem_inst.led_reg_SB_DFFE_Q_E
                  lcout -> led[5]$SB_IO_OUT

Total number of logic levels: 31
Total path delay: 82.68 ns (12.09 MHz)