#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May  6 19:01:22 2024
# Process ID: 424203
# Current directory: /home/arvba41/courses/advanced_fpga_impl
# Command line: vivado
# Log file: /home/arvba41/courses/advanced_fpga_impl/vivado.log
# Journal file: /home/arvba41/courses/advanced_fpga_impl/vivado.jou
# Running On: muxen2-115.ad.liu.se, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 12, Host memory: 16185 MB
#-----------------------------------------------------------
start_gui
open_project /home/arvba41/courses/advanced_fpga_impl/code/proj/proj.xpr
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
open_bd_design {/home/arvba41/courses/advanced_fpga_impl/code/proj/proj.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:mmult:1.0 [get_ips  design_1_mmult_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_mmult_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:mmult:1.0 [get_ips  design_1_mmult_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_mmult_0_0] -no_script -sync -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/arvba41/courses/advanced_fpga_impl/code/proj/proj.srcs/sources_1/bd/design_1/design_1.bd]
set_property synth_checkpoint_mode None [get_files  /home/arvba41/courses/advanced_fpga_impl/code/proj/proj.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  /home/arvba41/courses/advanced_fpga_impl/code/proj/proj.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/arvba41/courses/advanced_fpga_impl/code/proj/proj.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/arvba41/courses/advanced_fpga_impl/code/proj/proj.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/arvba41/courses/advanced_fpga_impl/code/proj/proj.ip_user_files/sim_scripts -ip_user_files_dir /home/arvba41/courses/advanced_fpga_impl/code/proj/proj.ip_user_files -ipstatic_source_dir /home/arvba41/courses/advanced_fpga_impl/code/proj/proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/arvba41/courses/advanced_fpga_impl/code/proj/proj.cache/compile_simlib/modelsim} {questa=/home/arvba41/courses/advanced_fpga_impl/code/proj/proj.cache/compile_simlib/questa} {xcelium=/home/arvba41/courses/advanced_fpga_impl/code/proj/proj.cache/compile_simlib/xcelium} {vcs=/home/arvba41/courses/advanced_fpga_impl/code/proj/proj.cache/compile_simlib/vcs} {riviera=/home/arvba41/courses/advanced_fpga_impl/code/proj/proj.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:mmult:1.0 [get_ips  design_1_mmult_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_mmult_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/arvba41/courses/advanced_fpga_impl/code/proj/proj.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/arvba41/courses/advanced_fpga_impl/code/proj/proj.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/arvba41/courses/advanced_fpga_impl/code/proj/proj.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/arvba41/courses/advanced_fpga_impl/code/proj/proj.ip_user_files/sim_scripts -ip_user_files_dir /home/arvba41/courses/advanced_fpga_impl/code/proj/proj.ip_user_files -ipstatic_source_dir /home/arvba41/courses/advanced_fpga_impl/code/proj/proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/arvba41/courses/advanced_fpga_impl/code/proj/proj.cache/compile_simlib/modelsim} {questa=/home/arvba41/courses/advanced_fpga_impl/code/proj/proj.cache/compile_simlib/questa} {xcelium=/home/arvba41/courses/advanced_fpga_impl/code/proj/proj.cache/compile_simlib/xcelium} {vcs=/home/arvba41/courses/advanced_fpga_impl/code/proj/proj.cache/compile_simlib/vcs} {riviera=/home/arvba41/courses/advanced_fpga_impl/code/proj/proj.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
