<def f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='263' type='bool llvm::TargetPassConfig::addRegBankSelect()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='260'>/// This method should install a register bank selector pass, which
  /// assigns register banks to virtual registers without a register
  /// class or register banks.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1010' u='c' c='_ZN4llvm16TargetPassConfig17addCoreISelPassesEv'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='577' c='_ZN12_GLOBAL__N_117AArch64PassConfig16addRegBankSelectEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1107' c='_ZN12_GLOBAL__N_113GCNPassConfig16addRegBankSelectEv'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='484' c='_ZN12_GLOBAL__N_113ARMPassConfig16addRegBankSelectEv'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='332' c='_ZN12_GLOBAL__N_114MipsPassConfig16addRegBankSelectEv'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='565' c='_ZN12_GLOBAL__N_113PPCPassConfig16addRegBankSelectEv'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp' l='171' c='_ZN12_GLOBAL__N_115RISCVPassConfig16addRegBankSelectEv'/>
<ovr f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='461' c='_ZN12_GLOBAL__N_113X86PassConfig16addRegBankSelectEv'/>
