Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 30 23:24:41 2023
| Host         : ASUSComputer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file zyncoscope_wrapper_timing_summary_routed.rpt -pb zyncoscope_wrapper_timing_summary_routed.pb -rpx zyncoscope_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zyncoscope_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             2           
TIMING-7   Critical Warning  No common node between related clocks                      2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
LUTAR-1    Warning           LUT drives async reset alert                               1           
TIMING-16  Warning           Large setup violation                                      84          
TIMING-18  Warning           Missing input or output delay                              31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.595     -761.451                    126                 4495        0.050        0.000                      0                 4495        0.540        0.000                       0                  1865  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                          ------------         ----------      --------------
clk_fpga_0                                                                                     {0.000 10.000}       20.000          50.000          
zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0                                                                           {0.000 6.737}        13.474          74.219          
  clk_out2_clk_wiz_0                                                                           {0.000 1.347}        2.695           371.094         
  clkfbout_clk_wiz_0                                                                           {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                           9.374        0.000                      0                 4093        0.050        0.000                      0                 4093        9.020        0.000                       0                  1625  
zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                -1.386       -7.888                      7                  321        0.166        0.000                      0                  321        5.757        0.000                       0                   226  
  clk_out2_clk_wiz_0                                                                                                                                                                                                                             0.540        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                            20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_fpga_0               -4.663      -72.060                     16                   16        0.071        0.000                      0                   16  
clk_fpga_0          clk_out1_clk_wiz_0      -14.595     -466.471                     68                   68        0.140        0.000                      0                   68  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_fpga_0          clk_out1_clk_wiz_0       -5.469     -222.920                     42                   42        0.132        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_fpga_0                              
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_fpga_0          
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.374ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.645ns  (logic 0.580ns (6.013%)  route 9.065ns (93.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.651     2.959    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y26         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.456     3.415 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.247     4.662    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn
    SLICE_X22Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.786 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/axi_awready_i_1/O
                         net (fo=630, routed)         7.818    12.604    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/datapath/scoFace/p_1_in
    SLICE_X12Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.497    22.689    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[24]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X12Y56         FDRE (Setup_fdre_C_R)       -0.524    21.979    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[24]
  -------------------------------------------------------------------
                         required time                         21.979    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  9.374    

Slack (MET) :             9.374ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.645ns  (logic 0.580ns (6.013%)  route 9.065ns (93.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.651     2.959    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y26         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.456     3.415 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.247     4.662    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn
    SLICE_X22Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.786 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/axi_awready_i_1/O
                         net (fo=630, routed)         7.818    12.604    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/datapath/scoFace/p_1_in
    SLICE_X12Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.497    22.689    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[25]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X12Y56         FDRE (Setup_fdre_C_R)       -0.524    21.979    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[25]
  -------------------------------------------------------------------
                         required time                         21.979    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  9.374    

Slack (MET) :             9.374ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.645ns  (logic 0.580ns (6.013%)  route 9.065ns (93.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.651     2.959    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y26         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.456     3.415 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.247     4.662    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn
    SLICE_X22Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.786 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/axi_awready_i_1/O
                         net (fo=630, routed)         7.818    12.604    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/datapath/scoFace/p_1_in
    SLICE_X12Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.497    22.689    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[26]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X12Y56         FDRE (Setup_fdre_C_R)       -0.524    21.979    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[26]
  -------------------------------------------------------------------
                         required time                         21.979    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  9.374    

Slack (MET) :             9.374ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.645ns  (logic 0.580ns (6.013%)  route 9.065ns (93.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.651     2.959    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y26         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.456     3.415 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.247     4.662    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn
    SLICE_X22Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.786 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/axi_awready_i_1/O
                         net (fo=630, routed)         7.818    12.604    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/datapath/scoFace/p_1_in
    SLICE_X12Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.497    22.689    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[27]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X12Y56         FDRE (Setup_fdre_C_R)       -0.524    21.979    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[27]
  -------------------------------------------------------------------
                         required time                         21.979    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  9.374    

Slack (MET) :             9.374ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.645ns  (logic 0.580ns (6.013%)  route 9.065ns (93.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.651     2.959    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y26         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.456     3.415 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.247     4.662    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn
    SLICE_X22Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.786 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/axi_awready_i_1/O
                         net (fo=630, routed)         7.818    12.604    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/datapath/scoFace/p_1_in
    SLICE_X12Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.497    22.689    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[28]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X12Y56         FDRE (Setup_fdre_C_R)       -0.524    21.979    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[28]
  -------------------------------------------------------------------
                         required time                         21.979    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  9.374    

Slack (MET) :             9.374ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.645ns  (logic 0.580ns (6.013%)  route 9.065ns (93.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.651     2.959    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y26         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.456     3.415 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.247     4.662    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn
    SLICE_X22Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.786 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/axi_awready_i_1/O
                         net (fo=630, routed)         7.818    12.604    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/datapath/scoFace/p_1_in
    SLICE_X12Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.497    22.689    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[29]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X12Y56         FDRE (Setup_fdre_C_R)       -0.524    21.979    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[29]
  -------------------------------------------------------------------
                         required time                         21.979    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  9.374    

Slack (MET) :             9.374ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.645ns  (logic 0.580ns (6.013%)  route 9.065ns (93.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.651     2.959    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y26         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.456     3.415 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.247     4.662    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn
    SLICE_X22Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.786 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/axi_awready_i_1/O
                         net (fo=630, routed)         7.818    12.604    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/datapath/scoFace/p_1_in
    SLICE_X12Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.497    22.689    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[30]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X12Y56         FDRE (Setup_fdre_C_R)       -0.524    21.979    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[30]
  -------------------------------------------------------------------
                         required time                         21.979    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  9.374    

Slack (MET) :             9.374ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.645ns  (logic 0.580ns (6.013%)  route 9.065ns (93.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.651     2.959    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y26         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.456     3.415 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.247     4.662    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn
    SLICE_X22Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.786 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/axi_awready_i_1/O
                         net (fo=630, routed)         7.818    12.604    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/datapath/scoFace/p_1_in
    SLICE_X12Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.497    22.689    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[31]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X12Y56         FDRE (Setup_fdre_C_R)       -0.524    21.979    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13_reg[31]
  -------------------------------------------------------------------
                         required time                         21.979    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  9.374    

Slack (MET) :             9.469ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg14_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.645ns  (logic 0.580ns (6.013%)  route 9.065ns (93.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.651     2.959    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y26         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.456     3.415 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.247     4.662    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn
    SLICE_X22Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.786 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/axi_awready_i_1/O
                         net (fo=630, routed)         7.818    12.604    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/datapath/scoFace/p_1_in
    SLICE_X13Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg14_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.497    22.689    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg14_reg[24]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X13Y56         FDRE (Setup_fdre_C_R)       -0.429    22.074    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg14_reg[24]
  -------------------------------------------------------------------
                         required time                         22.074    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  9.469    

Slack (MET) :             9.469ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg14_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.645ns  (logic 0.580ns (6.013%)  route 9.065ns (93.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.651     2.959    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y26         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.456     3.415 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.247     4.662    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn
    SLICE_X22Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.786 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/axi_awready_i_1/O
                         net (fo=630, routed)         7.818    12.604    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/datapath/scoFace/p_1_in
    SLICE_X13Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg14_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.497    22.689    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y56         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg14_reg[25]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X13Y56         FDRE (Setup_fdre_C_R)       -0.429    22.074    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg14_reg[25]
  -------------------------------------------------------------------
                         required time                         22.074    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  9.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.414%)  route 0.253ns (57.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.564     0.905    zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y49         FDRE                                         r  zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q
                         net (fo=1, routed)           0.253     1.298    zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[30]
    SLICE_X16Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.343 r  zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.343    zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X16Y50         FDRE                                         r  zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.831     1.201    zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y50         FDRE                                         r  zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.121     1.293    zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 zyncoscope_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.565     0.906    zyncoscope_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y41         FDRE                                         r  zyncoscope_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  zyncoscope_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.056     1.102    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X12Y41         SRLC32E                                      r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.833     1.203    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y41         SRLC32E                                      r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X12Y41         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 zyncoscope_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.566     0.907    zyncoscope_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y45         FDRE                                         r  zyncoscope_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  zyncoscope_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.144     1.192    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X12Y45         SRLC32E                                      r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.834     1.204    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y45         SRLC32E                                      r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X12Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.103    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.591%)  route 0.222ns (63.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.584     0.925    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.222     1.274    zyncoscope_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  zyncoscope_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.893     1.263    zyncoscope_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zyncoscope_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    zyncoscope_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.193%)  route 0.226ns (63.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.584     0.925    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.226     1.278    zyncoscope_i/processing_system7_0/inst/M_AXI_GP0_BID[1]
    PS7_X0Y0             PS7                                          r  zyncoscope_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.893     1.263    zyncoscope_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zyncoscope_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[1])
                                                     -0.053     1.181    zyncoscope_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.830%)  route 0.229ns (64.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.584     0.925    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.229     1.282    zyncoscope_i/processing_system7_0/inst/M_AXI_GP0_BID[3]
    PS7_X0Y0             PS7                                          r  zyncoscope_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.893     1.263    zyncoscope_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zyncoscope_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[3])
                                                     -0.053     1.181    zyncoscope_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.581     0.922    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y38          FDRE                                         r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.170     1.233    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X0Y40          SRLC32E                                      r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.850     1.220    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y40          SRLC32E                                      r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.939    
    SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.122    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.564     0.905    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X7Y53          FDRE                                         r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.117     1.162    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X8Y53          SRL16E                                       r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.833     1.203    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X8Y53          SRL16E                                       r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.263     0.940    
    SLICE_X8Y53          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.049    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 zyncoscope_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.411%)  route 0.168ns (50.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.566     0.907    zyncoscope_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y44         FDRE                                         r  zyncoscope_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  zyncoscope_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.168     1.238    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X8Y44          SRLC32E                                      r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.834     1.204    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y44          SRLC32E                                      r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.278%)  route 0.245ns (65.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.581     0.922    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.128     1.050 r  zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.245     1.295    zyncoscope_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  zyncoscope_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.893     1.263    zyncoscope_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zyncoscope_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.054     1.180    zyncoscope_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y1    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y2    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X15Y46   zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X16Y43   zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X16Y43   zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X16Y44   zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y43   zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y43   zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y46   zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_awready_reg/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y38    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y38    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y35    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y35    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y35    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y35    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y38    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y38    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y37    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y37    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y38    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y38    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y35    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y35    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y35    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y35    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y38    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y38    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y37    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y37    zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
  To Clock:  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            7  Failing Endpoints,  Worst Slack       -1.386ns,  Total Violation       -7.888ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.386ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.534ns  (logic 6.369ns (43.821%)  route 8.165ns (56.179%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 14.966 - 13.474 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677     1.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.720     1.720    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     2.602 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[14]
                         net (fo=2, routed)           3.256     5.858    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh2_int[14]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[14]_P[22])
                                                      3.841     9.699 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out__1/P[22]
                         net (fo=5, routed)           1.387    11.087    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/ltOp_carry__0_i_4__0[3]
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.148    11.235 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/ltOp_carry__0_i_5__0/O
                         net (fo=8, routed)           1.029    12.264    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/ltOp_carry__0_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.328    12.592 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/gtOp_carry__0_i_2__0/O
                         net (fo=1, routed)           0.336    12.928    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/ch2Comparator/red[1]_i_3_1[0]
    SLICE_X9Y27          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.393 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/ch2Comparator/gtOp_carry__0/CO[1]
                         net (fo=1, routed)           1.184    14.576    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/blue_reg[0][0]
    SLICE_X12Y22         LUT3 (Prop_lut3_I0_O)        0.357    14.933 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_3/O
                         net (fo=5, routed)           0.973    15.907    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_3_n_0
    SLICE_X11Y23         LUT4 (Prop_lut4_I1_O)        0.348    16.255 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_1/O
                         net (fo=1, routed)           0.000    16.255    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/D[1]
    SLICE_X11Y23         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487    14.961    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.492    14.966    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/CLK
    SLICE_X11Y23         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/red_reg[1]/C
                         clock pessimism              0.105    15.071    
                         clock uncertainty           -0.234    14.837    
    SLICE_X11Y23         FDRE (Setup_fdre_C_D)        0.032    14.869    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/red_reg[1]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -16.255    
  -------------------------------------------------------------------
                         slack                                 -1.386    

Slack (VIOLATED) :        -1.385ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.532ns  (logic 6.369ns (43.827%)  route 8.163ns (56.173%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 14.966 - 13.474 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677     1.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.720     1.720    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     2.602 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[14]
                         net (fo=2, routed)           3.256     5.858    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh2_int[14]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[14]_P[22])
                                                      3.841     9.699 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out__1/P[22]
                         net (fo=5, routed)           1.387    11.087    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/ltOp_carry__0_i_4__0[3]
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.148    11.235 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/ltOp_carry__0_i_5__0/O
                         net (fo=8, routed)           1.029    12.264    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/ltOp_carry__0_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.328    12.592 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/gtOp_carry__0_i_2__0/O
                         net (fo=1, routed)           0.336    12.928    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/ch2Comparator/red[1]_i_3_1[0]
    SLICE_X9Y27          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.393 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/ch2Comparator/gtOp_carry__0/CO[1]
                         net (fo=1, routed)           1.184    14.576    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/blue_reg[0][0]
    SLICE_X12Y22         LUT3 (Prop_lut3_I0_O)        0.357    14.933 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_3/O
                         net (fo=5, routed)           0.971    15.905    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_3_n_0
    SLICE_X11Y23         LUT4 (Prop_lut4_I0_O)        0.348    16.253 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    16.253    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[0]_0
    SLICE_X11Y23         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487    14.961    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.492    14.966    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/CLK
    SLICE_X11Y23         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[0]/C
                         clock pessimism              0.105    15.071    
                         clock uncertainty           -0.234    14.837    
    SLICE_X11Y23         FDRE (Setup_fdre_C_D)        0.031    14.868    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -16.253    
  -------------------------------------------------------------------
                         slack                                 -1.385    

Slack (VIOLATED) :        -1.237ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.385ns  (logic 6.369ns (44.275%)  route 8.016ns (55.725%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 14.967 - 13.474 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677     1.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.720     1.720    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     2.602 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[14]
                         net (fo=2, routed)           3.256     5.858    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh2_int[14]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[14]_P[22])
                                                      3.841     9.699 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out__1/P[22]
                         net (fo=5, routed)           1.387    11.087    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/ltOp_carry__0_i_4__0[3]
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.148    11.235 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/ltOp_carry__0_i_5__0/O
                         net (fo=8, routed)           1.029    12.264    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/ltOp_carry__0_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.328    12.592 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/gtOp_carry__0_i_2__0/O
                         net (fo=1, routed)           0.336    12.928    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/ch2Comparator/red[1]_i_3_1[0]
    SLICE_X9Y27          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.393 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/ch2Comparator/gtOp_carry__0/CO[1]
                         net (fo=1, routed)           1.184    14.576    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/blue_reg[0][0]
    SLICE_X12Y22         LUT3 (Prop_lut3_I0_O)        0.357    14.933 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_3/O
                         net (fo=5, routed)           0.824    15.758    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_3_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.348    16.106 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/green[0]_i_1/O
                         net (fo=1, routed)           0.000    16.106    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]_1[0]
    SLICE_X11Y22         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487    14.961    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.493    14.967    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/CLK
    SLICE_X11Y22         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[0]/C
                         clock pessimism              0.105    15.072    
                         clock uncertainty           -0.234    14.838    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)        0.031    14.869    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[0]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -16.106    
  -------------------------------------------------------------------
                         slack                                 -1.237    

Slack (VIOLATED) :        -1.237ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.383ns  (logic 6.369ns (44.281%)  route 8.014ns (55.719%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 14.967 - 13.474 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677     1.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.720     1.720    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     2.602 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[14]
                         net (fo=2, routed)           3.256     5.858    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh2_int[14]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[14]_P[22])
                                                      3.841     9.699 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out__1/P[22]
                         net (fo=5, routed)           1.387    11.087    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/ltOp_carry__0_i_4__0[3]
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.148    11.235 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/ltOp_carry__0_i_5__0/O
                         net (fo=8, routed)           1.029    12.264    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/ltOp_carry__0_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.328    12.592 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/gtOp_carry__0_i_2__0/O
                         net (fo=1, routed)           0.336    12.928    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/ch2Comparator/red[1]_i_3_1[0]
    SLICE_X9Y27          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.393 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/ch2Comparator/gtOp_carry__0/CO[1]
                         net (fo=1, routed)           1.184    14.576    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/blue_reg[0][0]
    SLICE_X12Y22         LUT3 (Prop_lut3_I0_O)        0.357    14.933 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_3/O
                         net (fo=5, routed)           0.822    15.756    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_3_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.348    16.104 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/green[3]_i_1/O
                         net (fo=1, routed)           0.000    16.104    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]_1[2]
    SLICE_X11Y22         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487    14.961    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.493    14.967    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/CLK
    SLICE_X11Y22         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]/C
                         clock pessimism              0.105    15.072    
                         clock uncertainty           -0.234    14.838    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)        0.029    14.867    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -16.104    
  -------------------------------------------------------------------
                         slack                                 -1.237    

Slack (VIOLATED) :        -1.128ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.325ns  (logic 6.369ns (44.460%)  route 7.956ns (55.540%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 14.966 - 13.474 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677     1.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.720     1.720    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     2.602 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[14]
                         net (fo=2, routed)           3.256     5.858    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh2_int[14]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[14]_P[22])
                                                      3.841     9.699 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out__1/P[22]
                         net (fo=5, routed)           1.387    11.087    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/ltOp_carry__0_i_4__0[3]
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.148    11.235 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/ltOp_carry__0_i_5__0/O
                         net (fo=8, routed)           1.029    12.264    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/ltOp_carry__0_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.328    12.592 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/gtOp_carry__0_i_2__0/O
                         net (fo=1, routed)           0.336    12.928    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/ch2Comparator/red[1]_i_3_1[0]
    SLICE_X9Y27          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.393 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/ch2Comparator/gtOp_carry__0/CO[1]
                         net (fo=1, routed)           1.184    14.576    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/blue_reg[0][0]
    SLICE_X12Y22         LUT3 (Prop_lut3_I0_O)        0.357    14.933 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_3/O
                         net (fo=5, routed)           0.764    15.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_3_n_0
    SLICE_X10Y23         LUT4 (Prop_lut4_I2_O)        0.348    16.046 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[0]_i_1/O
                         net (fo=1, routed)           0.000    16.046    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/D[0]
    SLICE_X10Y23         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487    14.961    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.492    14.966    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/CLK
    SLICE_X10Y23         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/red_reg[0]/C
                         clock pessimism              0.105    15.071    
                         clock uncertainty           -0.234    14.837    
    SLICE_X10Y23         FDRE (Setup_fdre_C_D)        0.081    14.918    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/red_reg[0]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -16.046    
  -------------------------------------------------------------------
                         slack                                 -1.128    

Slack (VIOLATED) :        -0.890ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.034ns  (logic 6.113ns (43.558%)  route 7.921ns (56.442%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 14.966 - 13.474 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677     1.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.723     1.723    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     2.605 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=2, routed)           2.503     5.108    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh1_int[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[6]_P[19])
                                                      3.841     8.949 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out__0/P[19]
                         net (fo=10, routed)          1.460    10.410    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/ltOp_carry__0_i_4[0]
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.152    10.562 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/ltOp_carry__0_i_5/O
                         net (fo=8, routed)           0.971    11.533    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/ltOp_carry__0
    SLICE_X10Y7          LUT6 (Prop_lut6_I3_O)        0.326    11.859 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/gtOp_carry__0_i_1/O
                         net (fo=1, routed)           0.699    12.557    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/ch1Comparator/red_reg[1]_1[1]
    SLICE_X8Y7           CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    13.013 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/ch1Comparator/gtOp_carry__0/CO[1]
                         net (fo=2, routed)           1.319    14.332    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red_reg[1][0]
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.332    14.664 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[0]_i_2/O
                         net (fo=6, routed)           0.970    15.634    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[0]_i_2_n_0
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.124    15.758 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    15.758    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[1]_1
    SLICE_X11Y23         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487    14.961    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.492    14.966    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/CLK
    SLICE_X11Y23         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[1]/C
                         clock pessimism              0.105    15.071    
                         clock uncertainty           -0.234    14.837    
    SLICE_X11Y23         FDRE (Setup_fdre_C_D)        0.031    14.868    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -15.758    
  -------------------------------------------------------------------
                         slack                                 -0.890    

Slack (VIOLATED) :        -0.626ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.773ns  (logic 6.113ns (44.385%)  route 7.660ns (55.615%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 14.967 - 13.474 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677     1.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.723     1.723    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     2.605 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=2, routed)           2.503     5.108    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh1_int[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[6]_P[19])
                                                      3.841     8.949 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out__0/P[19]
                         net (fo=10, routed)          1.460    10.410    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/ltOp_carry__0_i_4[0]
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.152    10.562 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/ltOp_carry__0_i_5/O
                         net (fo=8, routed)           0.971    11.533    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/ltOp_carry__0
    SLICE_X10Y7          LUT6 (Prop_lut6_I3_O)        0.326    11.859 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/gtOp_carry__0_i_1/O
                         net (fo=1, routed)           0.699    12.557    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/ch1Comparator/red_reg[1]_1[1]
    SLICE_X8Y7           CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    13.013 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/ch1Comparator/gtOp_carry__0/CO[1]
                         net (fo=2, routed)           1.319    14.332    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red_reg[1][0]
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.332    14.664 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[0]_i_2/O
                         net (fo=6, routed)           0.708    15.372    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[0]_i_2_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.124    15.496 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/green[1]_i_1/O
                         net (fo=1, routed)           0.000    15.496    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]_1[1]
    SLICE_X13Y22         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487    14.961    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.493    14.967    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/CLK
    SLICE_X13Y22         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[1]/C
                         clock pessimism              0.105    15.072    
                         clock uncertainty           -0.234    14.838    
    SLICE_X13Y22         FDRE (Setup_fdre_C_D)        0.032    14.870    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[1]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -15.496    
  -------------------------------------------------------------------
                         slack                                 -0.626    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.717ns  (logic 0.698ns (9.045%)  route 7.019ns (90.955%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 15.014 - 13.474 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677     1.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.674     1.674    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/CLK
    SLICE_X17Y6          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDRE (Prop_fdre_C_Q)         0.456     2.130 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[2]/Q
                         net (fo=104, routed)         5.532     7.662    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/pixelHorz[2]
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.786 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1_i_12/O
                         net (fo=5, routed)           0.495     8.281    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X7Y5           LUT3 (Prop_lut3_I1_O)        0.118     8.399 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/signalBRAMCh1_i_4/O
                         net (fo=2, routed)           0.992     9.391    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487    14.961    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.541    15.014    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.105    15.119    
                         clock uncertainty           -0.234    14.885    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768    14.117    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.117    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.809ns  (logic 0.704ns (9.016%)  route 7.105ns (90.984%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 15.014 - 13.474 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677     1.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.674     1.674    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/CLK
    SLICE_X17Y6          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDRE (Prop_fdre_C_Q)         0.456     2.130 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[2]/Q
                         net (fo=104, routed)         5.532     7.662    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/pixelHorz[2]
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.786 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1_i_12/O
                         net (fo=5, routed)           0.495     8.281    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X7Y5           LUT2 (Prop_lut2_I0_O)        0.124     8.405 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/signalBRAMCh1_i_5/O
                         net (fo=2, routed)           1.078     9.483    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487    14.961    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.541    15.014    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.105    15.119    
                         clock uncertainty           -0.234    14.885    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    14.319    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 0.704ns (9.027%)  route 7.094ns (90.972%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 15.014 - 13.474 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677     1.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.674     1.674    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/CLK
    SLICE_X17Y6          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDRE (Prop_fdre_C_Q)         0.456     2.130 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[2]/Q
                         net (fo=104, routed)         5.532     7.662    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/pixelHorz[2]
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.786 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1_i_12/O
                         net (fo=5, routed)           0.499     8.285    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.124     8.409 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/signalBRAMCh1_i_3/O
                         net (fo=2, routed)           1.064     9.472    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.474 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487    14.961    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.474 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.541    15.014    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.105    15.119    
                         clock uncertainty           -0.234    14.885    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    14.319    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  4.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelVert_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.618%)  route 0.085ns (31.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.562     0.562    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/CLK
    SLICE_X18Y8          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/v_cnt_reg[9]/Q
                         net (fo=9, routed)           0.085     0.788    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/v_cnt_reg[9]
    SLICE_X19Y8          LUT4 (Prop_lut4_I3_O)        0.045     0.833 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelVert[10]_i_2/O
                         net (fo=1, routed)           0.000     0.833    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelVert[10]_i_2_n_0
    SLICE_X19Y8          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelVert_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.830     0.830    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/CLK
    SLICE_X19Y8          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelVert_reg[10]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X19Y8          FDRE (Hold_fdre_C_D)         0.092     0.667    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelVert_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.582     0.582    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X41Y28         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/vdin_q_reg[1]/Q
                         net (fo=10, routed)          0.109     0.832    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/p_0_in5_in
    SLICE_X40Y28         LUT6 (Prop_lut6_I4_O)        0.045     0.877 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.877    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/q_m_1
    SLICE_X40Y28         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.849     0.849    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X40Y28         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism             -0.254     0.595    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.091     0.686    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.209ns (70.188%)  route 0.089ns (29.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.563     0.563    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/CLK
    SLICE_X16Y4          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.164     0.727 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[8]/Q
                         net (fo=11, routed)          0.089     0.815    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[10]_0[0]
    SLICE_X17Y4          LUT6 (Prop_lut6_I2_O)        0.045     0.860 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     0.860    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/plusOp__0[10]
    SLICE_X17Y4          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.831     0.831    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/CLK
    SLICE_X17Y4          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[10]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X17Y4          FDRE (Hold_fdre_C_D)         0.091     0.667    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.899%)  route 0.094ns (31.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.563     0.563    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/CLK
    SLICE_X16Y6          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y6          FDRE (Prop_fdre_C_Q)         0.164     0.727 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[5]/Q
                         net (fo=7, routed)           0.094     0.821    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[5]
    SLICE_X17Y6          LUT6 (Prop_lut6_I0_O)        0.045     0.866 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz[5]_i_1/O
                         net (fo=1, routed)           0.000     0.866    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz[5]_i_1_n_0
    SLICE_X17Y6          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.831     0.831    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/CLK
    SLICE_X17Y6          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[5]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X17Y6          FDRE (Hold_fdre_C_D)         0.092     0.668    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.588     0.588    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X42Y13         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164     0.752 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.110     0.862    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/c0_q
    SLICE_X42Y14         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.856     0.856    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X42Y14         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/c0_reg_reg/C
                         clock pessimism             -0.253     0.603    
    SLICE_X42Y14         FDRE (Hold_fdre_C_D)         0.059     0.662    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/n1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/q_m_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.298%)  route 0.159ns (45.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.583     0.583    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X39Y18         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/n1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/n1d_reg[0]/Q
                         net (fo=4, routed)           0.159     0.883    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/n1d[0]
    SLICE_X38Y17         LUT5 (Prop_lut5_I1_O)        0.048     0.931 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/q_m_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.931    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/q_m_reg[8]_i_1_n_0
    SLICE_X38Y17         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/q_m_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.851     0.851    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X38Y17         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/q_m_reg_reg[8]/C
                         clock pessimism             -0.253     0.598    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.133     0.731    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/q_m_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.588     0.588    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X42Y13         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164     0.752 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.112     0.864    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/c1_q
    SLICE_X42Y14         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.856     0.856    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X42Y14         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/c1_reg_reg/C
                         clock pessimism             -0.253     0.603    
    SLICE_X42Y14         FDRE (Hold_fdre_C_D)         0.052     0.655    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/n1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.813%)  route 0.136ns (42.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.580     0.580    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X37Y21         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/n1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/n1d_reg[0]/Q
                         net (fo=4, routed)           0.136     0.856    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/n1d[0]
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.901    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/q_m_1
    SLICE_X36Y20         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.848     0.848    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X36Y20         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism             -0.253     0.595    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.091     0.686    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/vdin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.934%)  route 0.159ns (46.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.584     0.584    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X39Y17         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/vdin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/vdin_q_reg[3]/Q
                         net (fo=11, routed)          0.159     0.883    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/p_0_in3_in
    SLICE_X40Y16         LUT5 (Prop_lut5_I1_O)        0.045     0.928 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/q_m_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.928    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/q_m_6
    SLICE_X40Y16         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.854     0.854    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X40Y16         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/q_m_reg_reg[6]/C
                         clock pessimism             -0.233     0.621    
    SLICE_X40Y16         FDRE (Hold_fdre_C_D)         0.092     0.713    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/vdin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.506%)  route 0.137ns (42.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.580     0.580    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X37Y21         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/vdin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/vdin_q_reg[3]/Q
                         net (fo=11, routed)          0.137     0.858    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/p_0_in3_in
    SLICE_X37Y20         LUT5 (Prop_lut5_I1_O)        0.045     0.903 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/q_m_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.903    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/q_m_6
    SLICE_X37Y20         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.848     0.848    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X37Y20         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/q_m_reg_reg[6]/C
                         clock pessimism             -0.253     0.595    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.092     0.687    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.474      10.898     RAMB36_X0Y1      zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.474      10.898     RAMB36_X0Y2      zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.474      11.318     BUFGCTRL_X0Y1    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y18     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y17     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y24     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y23     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y20     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y19     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y22     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X0Y0  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y19     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y19     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y28     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y28     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y28     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y28     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y28     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y28     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y28     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y28     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y19     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y19     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y28     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y28     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y28     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y28     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y28     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y28     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y28     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y28     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/srldly_0/srl[19].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.695       0.540      BUFGCTRL_X0Y2    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y18     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y17     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y24     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y23     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y20     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y19     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y22     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y21     zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.695       1.446      MMCME2_ADV_X0Y0  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.695       210.665    MMCME2_ADV_X0Y0  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y3    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y0  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :           16  Failing Endpoints,  Worst Slack       -4.663ns,  Total Violation      -72.060ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.663ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.210ns  (clk_fpga_0 rise@620.000ns - clk_out1_clk_wiz_0 rise@619.789ns)
  Data Path Delay:        4.971ns  (logic 1.351ns (27.176%)  route 3.620ns (72.824%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 622.700 - 620.000 ) 
    Source Clock Delay      (SCD):    1.723ns = ( 621.513 - 619.789 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    619.789   619.789 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   619.789 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677   621.466    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   617.928 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   619.688    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   619.789 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.723   621.513    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882   622.395 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=2, routed)           3.620   626.015    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh1_int[1]
    SLICE_X8Y4           LUT5 (Prop_lut5_I2_O)        0.124   626.139 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[1]_i_5/O
                         net (fo=1, routed)           0.000   626.139    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[1]_i_5_n_0
    SLICE_X8Y4           MUXF7 (Prop_muxf7_I1_O)      0.247   626.386 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[1]_i_2/O
                         net (fo=1, routed)           0.000   626.386    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[1]_i_2_n_0
    SLICE_X8Y4           MUXF8 (Prop_muxf8_I0_O)      0.098   626.484 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000   626.484    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X8Y4           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   621.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   621.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.507   622.699    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y4           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000   622.699    
                         clock uncertainty           -0.991   621.708    
    SLICE_X8Y4           FDRE (Setup_fdre_C_D)        0.113   621.821    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                        621.821    
                         arrival time                        -626.484    
  -------------------------------------------------------------------
                         slack                                 -4.663    

Slack (VIOLATED) :        -4.631ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.210ns  (clk_fpga_0 rise@620.000ns - clk_out1_clk_wiz_0 rise@619.789ns)
  Data Path Delay:        4.890ns  (logic 1.355ns (27.712%)  route 3.535ns (72.288%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 622.698 - 620.000 ) 
    Source Clock Delay      (SCD):    1.723ns = ( 621.513 - 619.789 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    619.789   619.789 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   619.789 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677   621.466    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   617.928 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   619.688    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   619.789 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.723   621.513    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882   622.395 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=2, routed)           3.535   625.929    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh1_int[3]
    SLICE_X7Y3           LUT5 (Prop_lut5_I2_O)        0.124   626.053 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[3]_i_5/O
                         net (fo=1, routed)           0.000   626.053    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[3]_i_5_n_0
    SLICE_X7Y3           MUXF7 (Prop_muxf7_I1_O)      0.245   626.298 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[3]_i_2/O
                         net (fo=1, routed)           0.000   626.298    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[3]_i_2_n_0
    SLICE_X7Y3           MUXF8 (Prop_muxf8_I0_O)      0.104   626.402 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000   626.402    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X7Y3           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   621.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   621.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.506   622.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y3           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000   622.698    
                         clock uncertainty           -0.991   621.707    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)        0.064   621.771    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                        621.771    
                         arrival time                        -626.402    
  -------------------------------------------------------------------
                         slack                                 -4.631    

Slack (VIOLATED) :        -4.623ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.210ns  (clk_fpga_0 rise@620.000ns - clk_out1_clk_wiz_0 rise@619.789ns)
  Data Path Delay:        4.924ns  (logic 1.351ns (27.435%)  route 3.573ns (72.565%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 622.690 - 620.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 621.510 - 619.789 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    619.789   619.789 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   619.789 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677   621.466    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   617.928 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   619.688    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   619.789 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.720   621.510    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      0.882   622.392 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[12]
                         net (fo=2, routed)           3.573   625.965    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh2_int[12]
    SLICE_X12Y31         LUT5 (Prop_lut5_I0_O)        0.124   626.089 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[12]_i_5/O
                         net (fo=1, routed)           0.000   626.089    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[12]_i_5_n_0
    SLICE_X12Y31         MUXF7 (Prop_muxf7_I1_O)      0.247   626.336 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[12]_i_2/O
                         net (fo=1, routed)           0.000   626.336    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[12]_i_2_n_0
    SLICE_X12Y31         MUXF8 (Prop_muxf8_I0_O)      0.098   626.434 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.000   626.434    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X12Y31         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   621.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   621.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.497   622.689    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y31         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000   622.689    
                         clock uncertainty           -0.991   621.698    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)        0.113   621.811    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                        621.811    
                         arrival time                        -626.434    
  -------------------------------------------------------------------
                         slack                                 -4.623    

Slack (VIOLATED) :        -4.617ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.210ns  (clk_fpga_0 rise@620.000ns - clk_out1_clk_wiz_0 rise@619.789ns)
  Data Path Delay:        4.921ns  (logic 1.351ns (27.456%)  route 3.570ns (72.544%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 622.692 - 620.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 621.510 - 619.789 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    619.789   619.789 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   619.789 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677   621.466    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   617.928 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   619.688    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   619.789 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.720   621.510    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882   622.392 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=16, routed)          3.570   625.962    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh2_int[15]
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124   626.086 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[15]_i_5/O
                         net (fo=1, routed)           0.000   626.086    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[15]_i_5_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I1_O)      0.247   626.333 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[15]_i_2/O
                         net (fo=1, routed)           0.000   626.333    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[15]_i_2_n_0
    SLICE_X12Y32         MUXF8 (Prop_muxf8_I0_O)      0.098   626.431 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000   626.431    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X12Y32         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   621.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   621.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.499   622.691    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y32         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000   622.691    
                         clock uncertainty           -0.991   621.700    
    SLICE_X12Y32         FDRE (Setup_fdre_C_D)        0.113   621.813    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                        621.813    
                         arrival time                        -626.431    
  -------------------------------------------------------------------
                         slack                                 -4.617    

Slack (VIOLATED) :        -4.584ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.210ns  (clk_fpga_0 rise@620.000ns - clk_out1_clk_wiz_0 rise@619.789ns)
  Data Path Delay:        4.843ns  (logic 1.355ns (27.976%)  route 3.488ns (72.024%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 622.700 - 620.000 ) 
    Source Clock Delay      (SCD):    1.723ns = ( 621.513 - 619.789 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    619.789   619.789 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   619.789 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677   621.466    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   617.928 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   619.688    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   619.789 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.723   621.513    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882   622.395 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=2, routed)           3.488   625.883    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh1_int[6]
    SLICE_X9Y3           LUT5 (Prop_lut5_I2_O)        0.124   626.007 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[6]_i_5/O
                         net (fo=1, routed)           0.000   626.007    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[6]_i_5_n_0
    SLICE_X9Y3           MUXF7 (Prop_muxf7_I1_O)      0.245   626.252 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[6]_i_2/O
                         net (fo=1, routed)           0.000   626.252    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[6]_i_2_n_0
    SLICE_X9Y3           MUXF8 (Prop_muxf8_I0_O)      0.104   626.356 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000   626.356    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X9Y3           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   621.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   621.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.507   622.699    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y3           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000   622.699    
                         clock uncertainty           -0.991   621.708    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.064   621.772    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                        621.772    
                         arrival time                        -626.356    
  -------------------------------------------------------------------
                         slack                                 -4.584    

Slack (VIOLATED) :        -4.569ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.210ns  (clk_fpga_0 rise@620.000ns - clk_out1_clk_wiz_0 rise@619.789ns)
  Data Path Delay:        4.865ns  (logic 1.351ns (27.769%)  route 3.514ns (72.231%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 622.688 - 620.000 ) 
    Source Clock Delay      (SCD):    1.723ns = ( 621.513 - 619.789 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    619.789   619.789 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   619.789 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677   621.466    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   617.928 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   619.688    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   619.789 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.723   621.513    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882   622.395 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[14]
                         net (fo=2, routed)           3.514   625.909    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh1_int[14]
    SLICE_X6Y30          LUT5 (Prop_lut5_I2_O)        0.124   626.033 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[14]_i_5/O
                         net (fo=1, routed)           0.000   626.033    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[14]_i_5_n_0
    SLICE_X6Y30          MUXF7 (Prop_muxf7_I1_O)      0.247   626.280 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[14]_i_2/O
                         net (fo=1, routed)           0.000   626.280    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[14]_i_2_n_0
    SLICE_X6Y30          MUXF8 (Prop_muxf8_I0_O)      0.098   626.378 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.000   626.378    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X6Y30          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   621.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   621.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.495   622.688    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y30          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000   622.688    
                         clock uncertainty           -0.991   621.696    
    SLICE_X6Y30          FDRE (Setup_fdre_C_D)        0.113   621.809    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                        621.809    
                         arrival time                        -626.378    
  -------------------------------------------------------------------
                         slack                                 -4.569    

Slack (VIOLATED) :        -4.542ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.210ns  (clk_fpga_0 rise@620.000ns - clk_out1_clk_wiz_0 rise@619.789ns)
  Data Path Delay:        4.840ns  (logic 1.351ns (27.915%)  route 3.489ns (72.085%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 622.688 - 620.000 ) 
    Source Clock Delay      (SCD):    1.723ns = ( 621.513 - 619.789 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    619.789   619.789 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   619.789 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677   621.466    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   617.928 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   619.688    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   619.789 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.723   621.513    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.882   622.395 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[10]
                         net (fo=2, routed)           3.489   625.884    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh1_int[10]
    SLICE_X10Y30         LUT5 (Prop_lut5_I2_O)        0.124   626.008 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[10]_i_5/O
                         net (fo=1, routed)           0.000   626.008    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[10]_i_5_n_0
    SLICE_X10Y30         MUXF7 (Prop_muxf7_I1_O)      0.247   626.255 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[10]_i_2/O
                         net (fo=1, routed)           0.000   626.255    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[10]_i_2_n_0
    SLICE_X10Y30         MUXF8 (Prop_muxf8_I0_O)      0.098   626.353 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[10]_i_1/O
                         net (fo=1, routed)           0.000   626.353    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X10Y30         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   621.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   621.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.496   622.688    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y30         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000   622.688    
                         clock uncertainty           -0.991   621.697    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)        0.113   621.810    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                        621.810    
                         arrival time                        -626.353    
  -------------------------------------------------------------------
                         slack                                 -4.542    

Slack (VIOLATED) :        -4.541ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.210ns  (clk_fpga_0 rise@620.000ns - clk_out1_clk_wiz_0 rise@619.789ns)
  Data Path Delay:        4.895ns  (logic 1.351ns (27.599%)  route 3.544ns (72.401%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 622.742 - 620.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 621.510 - 619.789 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    619.789   619.789 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   619.789 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677   621.466    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   617.928 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   619.688    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   619.789 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.720   621.510    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882   622.392 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=2, routed)           3.544   625.936    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh2_int[5]
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124   626.060 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[5]_i_5/O
                         net (fo=1, routed)           0.000   626.060    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[5]_i_5_n_0
    SLICE_X4Y7           MUXF7 (Prop_muxf7_I1_O)      0.247   626.307 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[5]_i_2/O
                         net (fo=1, routed)           0.000   626.307    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[5]_i_2_n_0
    SLICE_X4Y7           MUXF8 (Prop_muxf8_I0_O)      0.098   626.405 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000   626.405    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X4Y7           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   621.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   621.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.550   622.742    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y7           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000   622.742    
                         clock uncertainty           -0.991   621.751    
    SLICE_X4Y7           FDRE (Setup_fdre_C_D)        0.113   621.864    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                        621.864    
                         arrival time                        -626.405    
  -------------------------------------------------------------------
                         slack                                 -4.541    

Slack (VIOLATED) :        -4.537ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.210ns  (clk_fpga_0 rise@620.000ns - clk_out1_clk_wiz_0 rise@619.789ns)
  Data Path Delay:        4.785ns  (logic 1.355ns (28.316%)  route 3.430ns (71.684%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 622.688 - 620.000 ) 
    Source Clock Delay      (SCD):    1.723ns = ( 621.513 - 619.789 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    619.789   619.789 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   619.789 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677   621.466    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   617.928 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   619.688    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   619.789 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.723   621.513    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882   622.395 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=2, routed)           3.430   625.825    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh1_int[13]
    SLICE_X7Y31          LUT5 (Prop_lut5_I2_O)        0.124   625.949 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[13]_i_5/O
                         net (fo=1, routed)           0.000   625.949    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[13]_i_5_n_0
    SLICE_X7Y31          MUXF7 (Prop_muxf7_I1_O)      0.245   626.194 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[13]_i_2/O
                         net (fo=1, routed)           0.000   626.194    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[13]_i_2_n_0
    SLICE_X7Y31          MUXF8 (Prop_muxf8_I0_O)      0.104   626.298 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.000   626.298    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X7Y31          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   621.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   621.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.496   622.688    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y31          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000   622.688    
                         clock uncertainty           -0.991   621.697    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)        0.064   621.761    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                        621.761    
                         arrival time                        -626.298    
  -------------------------------------------------------------------
                         slack                                 -4.537    

Slack (VIOLATED) :        -4.503ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.210ns  (clk_fpga_0 rise@620.000ns - clk_out1_clk_wiz_0 rise@619.789ns)
  Data Path Delay:        4.811ns  (logic 1.351ns (28.081%)  route 3.460ns (71.919%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 622.700 - 620.000 ) 
    Source Clock Delay      (SCD):    1.723ns = ( 621.513 - 619.789 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    619.789   619.789 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   619.789 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677   621.466    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   617.928 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   619.688    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   619.789 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.723   621.513    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882   622.395 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=2, routed)           3.460   625.855    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh1_int[4]
    SLICE_X10Y5          LUT5 (Prop_lut5_I2_O)        0.124   625.979 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[4]_i_5/O
                         net (fo=1, routed)           0.000   625.979    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[4]_i_5_n_0
    SLICE_X10Y5          MUXF7 (Prop_muxf7_I1_O)      0.247   626.226 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[4]_i_2/O
                         net (fo=1, routed)           0.000   626.226    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[4]_i_2_n_0
    SLICE_X10Y5          MUXF8 (Prop_muxf8_I0_O)      0.098   626.324 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000   626.324    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X10Y5          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   621.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   621.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.507   622.699    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y5          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000   622.699    
                         clock uncertainty           -0.991   621.708    
    SLICE_X10Y5          FDRE (Setup_fdre_C_D)        0.113   621.821    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                        621.821    
                         arrival time                        -626.324    
  -------------------------------------------------------------------
                         slack                                 -4.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.346ns (19.325%)  route 1.444ns (80.675%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.600     0.600    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.204     0.804 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[10]
                         net (fo=2, routed)           1.444     2.248    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh2_int[10]
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.045     2.293 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[10]_i_5/O
                         net (fo=1, routed)           0.000     2.293    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[10]_i_5_n_0
    SLICE_X10Y30         MUXF7 (Prop_muxf7_I1_O)      0.075     2.368 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[10]_i_2/O
                         net (fo=1, routed)           0.000     2.368    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[10]_i_2_n_0
    SLICE_X10Y30         MUXF8 (Prop_muxf8_I0_O)      0.022     2.390 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.390    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X10Y30         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.824     1.194    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y30         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.991     2.185    
    SLICE_X10Y30         FDRE (Hold_fdre_C_D)         0.134     2.319    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.346ns (19.497%)  route 1.429ns (80.503%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.600     0.600    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.204     0.804 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=2, routed)           1.429     2.233    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh2_int[6]
    SLICE_X9Y3           LUT5 (Prop_lut5_I0_O)        0.045     2.278 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[6]_i_5/O
                         net (fo=1, routed)           0.000     2.278    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[6]_i_5_n_0
    SLICE_X9Y3           MUXF7 (Prop_muxf7_I1_O)      0.074     2.352 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     2.352    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[6]_i_2_n_0
    SLICE_X9Y3           MUXF8 (Prop_muxf8_I0_O)      0.023     2.375 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.375    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X9Y3           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.834     1.204    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y3           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.991     2.195    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.105     2.300    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.346ns (19.126%)  route 1.463ns (80.874%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.600     0.600    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.204     0.804 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=2, routed)           1.463     2.267    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh2_int[1]
    SLICE_X8Y4           LUT5 (Prop_lut5_I0_O)        0.045     2.312 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[1]_i_5/O
                         net (fo=1, routed)           0.000     2.312    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[1]_i_5_n_0
    SLICE_X8Y4           MUXF7 (Prop_muxf7_I1_O)      0.075     2.387 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     2.387    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[1]_i_2_n_0
    SLICE_X8Y4           MUXF8 (Prop_muxf8_I0_O)      0.022     2.409 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.409    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X8Y4           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.834     1.204    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y4           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.991     2.195    
    SLICE_X8Y4           FDRE (Hold_fdre_C_D)         0.134     2.329    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.346ns (19.505%)  route 1.428ns (80.495%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.602     0.602    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      0.204     0.806 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[11]
                         net (fo=2, routed)           1.428     2.234    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh1_int[11]
    SLICE_X11Y29         LUT5 (Prop_lut5_I2_O)        0.045     2.279 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[11]_i_5/O
                         net (fo=1, routed)           0.000     2.279    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[11]_i_5_n_0
    SLICE_X11Y29         MUXF7 (Prop_muxf7_I1_O)      0.074     2.353 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     2.353    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[11]_i_2_n_0
    SLICE_X11Y29         MUXF8 (Prop_muxf8_I0_O)      0.023     2.376 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.376    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X11Y29         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.823     1.193    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y29         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.991     2.184    
    SLICE_X11Y29         FDRE (Hold_fdre_C_D)         0.105     2.289    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.346ns (18.662%)  route 1.508ns (81.338%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.602     0.602    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.204     0.806 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=2, routed)           1.508     2.314    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh1_int[4]
    SLICE_X10Y5          LUT5 (Prop_lut5_I2_O)        0.045     2.359 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[4]_i_5/O
                         net (fo=1, routed)           0.000     2.359    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[4]_i_5_n_0
    SLICE_X10Y5          MUXF7 (Prop_muxf7_I1_O)      0.075     2.434 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     2.434    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[4]_i_2_n_0
    SLICE_X10Y5          MUXF8 (Prop_muxf8_I0_O)      0.022     2.456 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.456    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X10Y5          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.834     1.204    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y5          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.991     2.195    
    SLICE_X10Y5          FDRE (Hold_fdre_C_D)         0.134     2.329    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.346ns (18.802%)  route 1.494ns (81.198%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.602     0.602    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     0.806 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=2, routed)           1.494     2.300    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh1_int[7]
    SLICE_X11Y7          LUT5 (Prop_lut5_I2_O)        0.045     2.345 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[7]_i_5/O
                         net (fo=1, routed)           0.000     2.345    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[7]_i_5_n_0
    SLICE_X11Y7          MUXF7 (Prop_muxf7_I1_O)      0.074     2.419 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     2.419    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[7]_i_2_n_0
    SLICE_X11Y7          MUXF8 (Prop_muxf8_I0_O)      0.023     2.442 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.442    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X11Y7          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.833     1.203    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y7          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.991     2.194    
    SLICE_X11Y7          FDRE (Hold_fdre_C_D)         0.105     2.299    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.346ns (18.896%)  route 1.485ns (81.104%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.600     0.600    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.204     0.804 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=2, routed)           1.485     2.289    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh2_int[8]
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.045     2.334 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[8]_i_5/O
                         net (fo=1, routed)           0.000     2.334    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[8]_i_5_n_0
    SLICE_X14Y30         MUXF7 (Prop_muxf7_I1_O)      0.074     2.408 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     2.408    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[8]_i_2_n_0
    SLICE_X14Y30         MUXF8 (Prop_muxf8_I0_O)      0.023     2.431 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.431    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X14Y30         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.821     1.191    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y30         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.991     2.182    
    SLICE_X14Y30         FDRE (Hold_fdre_C_D)         0.105     2.287    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.346ns (18.537%)  route 1.521ns (81.463%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.600     0.600    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.204     0.804 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[14]
                         net (fo=2, routed)           1.521     2.324    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh2_int[14]
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.045     2.369 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[14]_i_5/O
                         net (fo=1, routed)           0.000     2.369    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[14]_i_5_n_0
    SLICE_X6Y30          MUXF7 (Prop_muxf7_I1_O)      0.075     2.444 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[14]_i_2/O
                         net (fo=1, routed)           0.000     2.444    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[14]_i_2_n_0
    SLICE_X6Y30          MUXF8 (Prop_muxf8_I0_O)      0.022     2.466 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.466    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X6Y30          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.824     1.194    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y30          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.991     2.185    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.134     2.319    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.346ns (18.480%)  route 1.526ns (81.520%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.600     0.600    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      0.204     0.804 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[12]
                         net (fo=2, routed)           1.526     2.330    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampCh2_int[12]
    SLICE_X12Y31         LUT5 (Prop_lut5_I0_O)        0.045     2.375 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[12]_i_5/O
                         net (fo=1, routed)           0.000     2.375    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[12]_i_5_n_0
    SLICE_X12Y31         MUXF7 (Prop_muxf7_I1_O)      0.075     2.450 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     2.450    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[12]_i_2_n_0
    SLICE_X12Y31         MUXF8 (Prop_muxf8_I0_O)      0.022     2.472 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.472    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X12Y31         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.825     1.195    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y31         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.991     2.186    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.134     2.320    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.346ns (18.437%)  route 1.531ns (81.563%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.602     0.602    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     0.806 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=2, routed)           1.531     2.337    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampReadyReg/axi_rdata_reg[0]_i_2_0[0]
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.045     2.382 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampReadyReg/axi_rdata[0]_i_5/O
                         net (fo=1, routed)           0.000     2.382    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampReadyReg/axi_rdata[0]_i_5_n_0
    SLICE_X5Y4           MUXF7 (Prop_muxf7_I1_O)      0.074     2.456 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampReadyReg/axi_rdata_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     2.456    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampReadyReg/axi_rdata_reg[0]_i_2_n_0
    SLICE_X5Y4           MUXF8 (Prop_muxf8_I0_O)      0.023     2.479 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/sampReadyReg/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.479    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X5Y4           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.853     1.223    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y4           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.223    
                         clock uncertainty            0.991     2.214    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.105     2.319    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           68  Failing Endpoints,  Worst Slack      -14.595ns,  Total Violation     -466.471ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.595ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        12.361ns  (logic 5.939ns (48.045%)  route 6.422ns (51.955%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 661.703 - 660.211 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 662.977 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.669   662.977    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y19          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456   663.433 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q
                         net (fo=6, routed)           0.684   664.117    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out_0[14]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841   667.958 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out/P[19]
                         net (fo=217, routed)         1.360   669.318    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/P[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I2_O)        0.124   669.442 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/red[1]_i_318/O
                         net (fo=10, routed)          0.565   670.007    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/p_0_out
    SLICE_X8Y18          LUT3 (Prop_lut3_I0_O)        0.124   670.131 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/red[1]_i_334/O
                         net (fo=52, routed)          0.923   671.054    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelTrigVolt[3]
    SLICE_X7Y14          LUT6 (Prop_lut6_I4_O)        0.124   671.178 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_418/O
                         net (fo=1, routed)           0.426   671.604    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_418_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445   672.049 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red_reg[1]_i_168/CO[1]
                         net (fo=1, routed)           0.868   672.918    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/scoFace/leqOp519_in
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.329   673.247 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_56/O
                         net (fo=1, routed)           0.469   673.716    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_56_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.124   673.840 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_comp/O
                         net (fo=1, routed)           0.493   674.333    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.124   674.457 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_4/O
                         net (fo=1, routed)           0.282   674.740    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_4_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124   674.864 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_2/O
                         net (fo=7, routed)           0.351   675.214    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_2_n_0
    SLICE_X11Y23         LUT4 (Prop_lut4_I0_O)        0.124   675.339 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_1/O
                         net (fo=1, routed)           0.000   675.339    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/D[1]
    SLICE_X11Y23         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.492   661.703    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/CLK
    SLICE_X11Y23         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/red_reg[1]/C
                         clock pessimism              0.000   661.703    
                         clock uncertainty           -0.991   660.712    
    SLICE_X11Y23         FDRE (Setup_fdre_C_D)        0.032   660.744    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/red_reg[1]
  -------------------------------------------------------------------
                         required time                        660.744    
                         arrival time                        -675.338    
  -------------------------------------------------------------------
                         slack                                -14.595    

Slack (VIOLATED) :        -14.594ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        12.359ns  (logic 5.939ns (48.053%)  route 6.420ns (51.947%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 661.703 - 660.211 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 662.977 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.669   662.977    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y19          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456   663.433 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q
                         net (fo=6, routed)           0.684   664.117    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out_0[14]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841   667.958 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out/P[19]
                         net (fo=217, routed)         1.360   669.318    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/P[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I2_O)        0.124   669.442 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/red[1]_i_318/O
                         net (fo=10, routed)          0.565   670.007    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/p_0_out
    SLICE_X8Y18          LUT3 (Prop_lut3_I0_O)        0.124   670.131 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/red[1]_i_334/O
                         net (fo=52, routed)          0.923   671.054    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelTrigVolt[3]
    SLICE_X7Y14          LUT6 (Prop_lut6_I4_O)        0.124   671.178 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_418/O
                         net (fo=1, routed)           0.426   671.604    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_418_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445   672.049 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red_reg[1]_i_168/CO[1]
                         net (fo=1, routed)           0.868   672.918    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/scoFace/leqOp519_in
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.329   673.247 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_56/O
                         net (fo=1, routed)           0.469   673.716    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_56_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.124   673.840 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_comp/O
                         net (fo=1, routed)           0.493   674.333    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.124   674.457 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_4/O
                         net (fo=1, routed)           0.282   674.740    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_4_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124   674.864 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_2/O
                         net (fo=7, routed)           0.349   675.213    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_2_n_0
    SLICE_X11Y23         LUT2 (Prop_lut2_I1_O)        0.124   675.337 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/blue[1]_i_1/O
                         net (fo=1, routed)           0.000   675.337    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[1]_1
    SLICE_X11Y23         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.492   661.703    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/CLK
    SLICE_X11Y23         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[1]/C
                         clock pessimism              0.000   661.703    
                         clock uncertainty           -0.991   660.712    
    SLICE_X11Y23         FDRE (Setup_fdre_C_D)        0.031   660.743    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[1]
  -------------------------------------------------------------------
                         required time                        660.743    
                         arrival time                        -675.336    
  -------------------------------------------------------------------
                         slack                                -14.594    

Slack (VIOLATED) :        -14.591ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        12.356ns  (logic 5.939ns (48.064%)  route 6.417ns (51.936%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 661.703 - 660.211 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 662.977 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.669   662.977    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y19          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456   663.433 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q
                         net (fo=6, routed)           0.684   664.117    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out_0[14]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841   667.958 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out/P[19]
                         net (fo=217, routed)         1.360   669.318    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/P[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I2_O)        0.124   669.442 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/red[1]_i_318/O
                         net (fo=10, routed)          0.565   670.007    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/p_0_out
    SLICE_X8Y18          LUT3 (Prop_lut3_I0_O)        0.124   670.131 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/red[1]_i_334/O
                         net (fo=52, routed)          0.923   671.054    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelTrigVolt[3]
    SLICE_X7Y14          LUT6 (Prop_lut6_I4_O)        0.124   671.178 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_418/O
                         net (fo=1, routed)           0.426   671.604    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_418_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445   672.049 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red_reg[1]_i_168/CO[1]
                         net (fo=1, routed)           0.868   672.918    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/scoFace/leqOp519_in
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.329   673.247 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_56/O
                         net (fo=1, routed)           0.469   673.716    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_56_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.124   673.840 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_comp/O
                         net (fo=1, routed)           0.493   674.333    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.124   674.457 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_4/O
                         net (fo=1, routed)           0.282   674.740    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_4_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124   674.864 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_2/O
                         net (fo=7, routed)           0.346   675.209    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_2_n_0
    SLICE_X11Y23         LUT4 (Prop_lut4_I3_O)        0.124   675.333 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/blue[0]_i_1/O
                         net (fo=1, routed)           0.000   675.333    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[0]_0
    SLICE_X11Y23         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.492   661.703    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/CLK
    SLICE_X11Y23         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[0]/C
                         clock pessimism              0.000   661.703    
                         clock uncertainty           -0.991   660.712    
    SLICE_X11Y23         FDRE (Setup_fdre_C_D)        0.031   660.743    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[0]
  -------------------------------------------------------------------
                         required time                        660.743    
                         arrival time                        -675.333    
  -------------------------------------------------------------------
                         slack                                -14.591    

Slack (VIOLATED) :        -14.579ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        12.346ns  (logic 5.939ns (48.103%)  route 6.407ns (51.897%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 661.704 - 660.211 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 662.977 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.669   662.977    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y19          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456   663.433 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q
                         net (fo=6, routed)           0.684   664.117    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out_0[14]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841   667.958 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out/P[19]
                         net (fo=217, routed)         1.360   669.318    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/P[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I2_O)        0.124   669.442 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/red[1]_i_318/O
                         net (fo=10, routed)          0.565   670.007    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/p_0_out
    SLICE_X8Y18          LUT3 (Prop_lut3_I0_O)        0.124   670.131 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/red[1]_i_334/O
                         net (fo=52, routed)          0.923   671.054    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelTrigVolt[3]
    SLICE_X7Y14          LUT6 (Prop_lut6_I4_O)        0.124   671.178 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_418/O
                         net (fo=1, routed)           0.426   671.604    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_418_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445   672.049 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red_reg[1]_i_168/CO[1]
                         net (fo=1, routed)           0.868   672.918    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/scoFace/leqOp519_in
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.329   673.247 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_56/O
                         net (fo=1, routed)           0.469   673.716    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_56_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.124   673.840 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_comp/O
                         net (fo=1, routed)           0.493   674.333    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.124   674.457 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_4/O
                         net (fo=1, routed)           0.282   674.740    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_4_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124   674.864 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_2/O
                         net (fo=7, routed)           0.336   675.199    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_2_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.124   675.323 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/green[1]_i_1/O
                         net (fo=1, routed)           0.000   675.323    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]_1[1]
    SLICE_X13Y22         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.493   661.704    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/CLK
    SLICE_X13Y22         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[1]/C
                         clock pessimism              0.000   661.704    
                         clock uncertainty           -0.991   660.713    
    SLICE_X13Y22         FDRE (Setup_fdre_C_D)        0.032   660.745    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[1]
  -------------------------------------------------------------------
                         required time                        660.745    
                         arrival time                        -675.323    
  -------------------------------------------------------------------
                         slack                                -14.579    

Slack (VIOLATED) :        -14.555ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        12.370ns  (logic 5.939ns (48.010%)  route 6.431ns (51.990%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 661.703 - 660.211 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 662.977 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.669   662.977    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y19          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456   663.433 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q
                         net (fo=6, routed)           0.684   664.117    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out_0[14]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841   667.958 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out/P[19]
                         net (fo=217, routed)         1.360   669.318    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/P[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I2_O)        0.124   669.442 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/red[1]_i_318/O
                         net (fo=10, routed)          0.565   670.007    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/p_0_out
    SLICE_X8Y18          LUT3 (Prop_lut3_I0_O)        0.124   670.131 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/red[1]_i_334/O
                         net (fo=52, routed)          0.923   671.054    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelTrigVolt[3]
    SLICE_X7Y14          LUT6 (Prop_lut6_I4_O)        0.124   671.178 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_418/O
                         net (fo=1, routed)           0.426   671.604    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_418_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445   672.049 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red_reg[1]_i_168/CO[1]
                         net (fo=1, routed)           0.868   672.918    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/scoFace/leqOp519_in
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.329   673.247 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_56/O
                         net (fo=1, routed)           0.469   673.716    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_56_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.124   673.840 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_comp/O
                         net (fo=1, routed)           0.493   674.333    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.124   674.457 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_4/O
                         net (fo=1, routed)           0.282   674.740    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_4_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124   674.864 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_2/O
                         net (fo=7, routed)           0.360   675.224    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_2_n_0
    SLICE_X10Y23         LUT4 (Prop_lut4_I0_O)        0.124   675.348 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[0]_i_1/O
                         net (fo=1, routed)           0.000   675.348    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/D[0]
    SLICE_X10Y23         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.492   661.703    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/CLK
    SLICE_X10Y23         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/red_reg[0]/C
                         clock pessimism              0.000   661.703    
                         clock uncertainty           -0.991   660.712    
    SLICE_X10Y23         FDRE (Setup_fdre_C_D)        0.081   660.793    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/red_reg[0]
  -------------------------------------------------------------------
                         required time                        660.793    
                         arrival time                        -675.347    
  -------------------------------------------------------------------
                         slack                                -14.555    

Slack (VIOLATED) :        -14.449ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        12.213ns  (logic 5.939ns (48.627%)  route 6.274ns (51.373%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 661.704 - 660.211 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 662.977 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.669   662.977    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y19          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456   663.433 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q
                         net (fo=6, routed)           0.684   664.117    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out_0[14]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841   667.958 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out/P[19]
                         net (fo=217, routed)         1.360   669.318    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/P[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I2_O)        0.124   669.442 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/red[1]_i_318/O
                         net (fo=10, routed)          0.565   670.007    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/p_0_out
    SLICE_X8Y18          LUT3 (Prop_lut3_I0_O)        0.124   670.131 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/red[1]_i_334/O
                         net (fo=52, routed)          0.923   671.054    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelTrigVolt[3]
    SLICE_X7Y14          LUT6 (Prop_lut6_I4_O)        0.124   671.178 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_418/O
                         net (fo=1, routed)           0.426   671.604    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_418_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445   672.049 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red_reg[1]_i_168/CO[1]
                         net (fo=1, routed)           0.868   672.918    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/scoFace/leqOp519_in
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.329   673.247 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_56/O
                         net (fo=1, routed)           0.469   673.716    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_56_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.124   673.840 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_comp/O
                         net (fo=1, routed)           0.493   674.333    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.124   674.457 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_4/O
                         net (fo=1, routed)           0.282   674.740    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_4_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124   674.864 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_2/O
                         net (fo=7, routed)           0.203   675.066    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_2_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I4_O)        0.124   675.190 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/green[3]_i_1/O
                         net (fo=1, routed)           0.000   675.190    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]_1[2]
    SLICE_X11Y22         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.493   661.704    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/CLK
    SLICE_X11Y22         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]/C
                         clock pessimism              0.000   661.704    
                         clock uncertainty           -0.991   660.713    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)        0.029   660.742    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]
  -------------------------------------------------------------------
                         required time                        660.742    
                         arrival time                        -675.190    
  -------------------------------------------------------------------
                         slack                                -14.449    

Slack (VIOLATED) :        -14.444ns  (required time - arrival time)
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        12.210ns  (logic 5.939ns (48.639%)  route 6.271ns (51.361%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 661.704 - 660.211 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 662.977 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.669   662.977    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y19          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456   663.433 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q
                         net (fo=6, routed)           0.684   664.117    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out_0[14]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841   667.958 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out/P[19]
                         net (fo=217, routed)         1.360   669.318    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/P[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I2_O)        0.124   669.442 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/red[1]_i_318/O
                         net (fo=10, routed)          0.565   670.007    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/p_0_out
    SLICE_X8Y18          LUT3 (Prop_lut3_I0_O)        0.124   670.131 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/red[1]_i_334/O
                         net (fo=52, routed)          0.923   671.054    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelTrigVolt[3]
    SLICE_X7Y14          LUT6 (Prop_lut6_I4_O)        0.124   671.178 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_418/O
                         net (fo=1, routed)           0.426   671.604    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_418_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445   672.049 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red_reg[1]_i_168/CO[1]
                         net (fo=1, routed)           0.868   672.918    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/scoFace/leqOp519_in
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.329   673.247 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_56/O
                         net (fo=1, routed)           0.469   673.716    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_56_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.124   673.840 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_comp/O
                         net (fo=1, routed)           0.493   674.333    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.124   674.457 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_4/O
                         net (fo=1, routed)           0.282   674.740    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_4_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124   674.864 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_2/O
                         net (fo=7, routed)           0.200   675.063    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_2_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I4_O)        0.124   675.187 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/green[0]_i_1/O
                         net (fo=1, routed)           0.000   675.187    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]_1[0]
    SLICE_X11Y22         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.493   661.704    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/CLK
    SLICE_X11Y22         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[0]/C
                         clock pessimism              0.000   661.704    
                         clock uncertainty           -0.991   660.713    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)        0.031   660.744    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[0]
  -------------------------------------------------------------------
                         required time                        660.744    
                         arrival time                        -675.187    
  -------------------------------------------------------------------
                         slack                                -14.444    

Slack (VIOLATED) :        -7.464ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        4.423ns  (logic 0.642ns (14.515%)  route 3.781ns (85.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 661.756 - 660.211 ) 
    Source Clock Delay      (SCD):    2.957ns = ( 662.957 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.649   662.957    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518   663.475 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           1.205   664.680    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.124   664.804 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.576   667.380    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/AR[0]
    OLOGIC_X0Y19         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.546   661.756    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/pix_clk
    OLOGIC_X0Y19         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_s/CLKDIV
                         clock pessimism              0.000   661.756    
                         clock uncertainty           -0.991   660.765    
    OLOGIC_X0Y19         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   659.916    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_s
  -------------------------------------------------------------------
                         required time                        659.916    
                         arrival time                        -667.380    
  -------------------------------------------------------------------
                         slack                                 -7.464    

Slack (VIOLATED) :        -7.361ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        4.317ns  (logic 0.642ns (14.872%)  route 3.675ns (85.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 661.753 - 660.211 ) 
    Source Clock Delay      (SCD):    2.957ns = ( 662.957 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.649   662.957    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518   663.475 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           1.205   664.680    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.124   664.804 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.470   667.274    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/AR[0]
    OLOGIC_X0Y23         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.543   661.753    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/pix_clk
    OLOGIC_X0Y23         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_s/CLKDIV
                         clock pessimism              0.000   661.753    
                         clock uncertainty           -0.991   660.762    
    OLOGIC_X0Y23         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   659.913    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_s
  -------------------------------------------------------------------
                         required time                        659.913    
                         arrival time                        -667.274    
  -------------------------------------------------------------------
                         slack                                 -7.361    

Slack (VIOLATED) :        -7.340ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        4.302ns  (logic 0.642ns (14.924%)  route 3.660ns (85.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 661.759 - 660.211 ) 
    Source Clock Delay      (SCD):    2.957ns = ( 662.957 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.649   662.957    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518   663.475 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           1.205   664.680    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.124   664.804 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.455   667.259    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/AR[0]
    OLOGIC_X0Y18         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.549   661.759    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/pix_clk
    OLOGIC_X0Y18         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLKDIV
                         clock pessimism              0.000   661.759    
                         clock uncertainty           -0.991   660.768    
    OLOGIC_X0Y18         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   659.919    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m
  -------------------------------------------------------------------
                         required time                        659.919    
                         arrival time                        -667.259    
  -------------------------------------------------------------------
                         slack                                 -7.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.186ns (16.171%)  route 0.964ns (83.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.553     0.894    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y24         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=3, routed)           0.964     1.999    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/peripheral_aresetn[0]_repN_1_alias
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.045     2.044 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.044    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]_1[2]
    SLICE_X11Y22         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.821     0.821    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/CLK
    SLICE_X11Y22         FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.991     1.812    
    SLICE_X11Y22         FDRE (Hold_fdre_C_D)         0.091     1.903    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.209ns (18.409%)  route 0.926ns (81.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.547     0.888    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           0.307     1.359    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/peripheral_aresetn[0]_repN_alias
    SLICE_X23Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.404 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.619     2.023    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_1_n_0
    SLICE_X16Y6          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.831     0.831    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/CLK
    SLICE_X16Y6          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[1]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.991     1.822    
    SLICE_X16Y6          FDRE (Hold_fdre_C_R)         0.009     1.831    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.209ns (18.409%)  route 0.926ns (81.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.547     0.888    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           0.307     1.359    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/peripheral_aresetn[0]_repN_alias
    SLICE_X23Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.404 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.619     2.023    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_1_n_0
    SLICE_X16Y6          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.831     0.831    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/CLK
    SLICE_X16Y6          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[3]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.991     1.822    
    SLICE_X16Y6          FDRE (Hold_fdre_C_R)         0.009     1.831    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.209ns (18.409%)  route 0.926ns (81.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.547     0.888    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           0.307     1.359    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/peripheral_aresetn[0]_repN_alias
    SLICE_X23Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.404 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.619     2.023    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_1_n_0
    SLICE_X16Y6          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.831     0.831    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/CLK
    SLICE_X16Y6          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[4]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.991     1.822    
    SLICE_X16Y6          FDRE (Hold_fdre_C_R)         0.009     1.831    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.209ns (18.409%)  route 0.926ns (81.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.547     0.888    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           0.307     1.359    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/peripheral_aresetn[0]_repN_alias
    SLICE_X23Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.404 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.619     2.023    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_1_n_0
    SLICE_X16Y6          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.831     0.831    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/CLK
    SLICE_X16Y6          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[5]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.991     1.822    
    SLICE_X16Y6          FDRE (Hold_fdre_C_R)         0.009     1.831    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.209ns (18.320%)  route 0.932ns (81.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.547     0.888    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           0.307     1.359    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/peripheral_aresetn[0]_repN_alias
    SLICE_X23Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.404 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.625     2.028    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.831     0.831    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/CLK
    SLICE_X16Y4          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[6]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.991     1.822    
    SLICE_X16Y4          FDRE (Hold_fdre_C_R)         0.009     1.831    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.209ns (18.320%)  route 0.932ns (81.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.547     0.888    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           0.307     1.359    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/peripheral_aresetn[0]_repN_alias
    SLICE_X23Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.404 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.625     2.028    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.831     0.831    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/CLK
    SLICE_X16Y4          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[7]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.991     1.822    
    SLICE_X16Y4          FDRE (Hold_fdre_C_R)         0.009     1.831    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.209ns (18.320%)  route 0.932ns (81.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.547     0.888    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           0.307     1.359    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/peripheral_aresetn[0]_repN_alias
    SLICE_X23Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.404 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.625     2.028    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.831     0.831    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/CLK
    SLICE_X16Y4          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[8]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.991     1.822    
    SLICE_X16Y4          FDRE (Hold_fdre_C_R)         0.009     1.831    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.209ns (18.320%)  route 0.932ns (81.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.547     0.888    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           0.307     1.359    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/peripheral_aresetn[0]_repN_alias
    SLICE_X23Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.404 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.625     2.028    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.831     0.831    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/CLK
    SLICE_X16Y4          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[9]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.991     1.822    
    SLICE_X16Y4          FDRE (Hold_fdre_C_R)         0.009     1.831    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.209ns (18.455%)  route 0.923ns (81.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.547     0.888    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           0.307     1.359    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/peripheral_aresetn[0]_repN_alias
    SLICE_X23Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.404 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.616     2.020    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_1_n_0
    SLICE_X17Y4          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.831     0.831    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/CLK
    SLICE_X17Y4          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[0]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.991     1.822    
    SLICE_X17Y4          FDRE (Hold_fdre_C_R)        -0.018     1.804    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           42  Failing Endpoints,  Worst Slack       -5.469ns,  Total Violation     -222.920ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.469ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.808ns  (logic 0.642ns (22.867%)  route 2.166ns (77.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 661.692 - 660.211 ) 
    Source Clock Delay      (SCD):    2.957ns = ( 662.957 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.649   662.957    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518   663.475 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           1.205   664.680    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.124   664.804 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.961   665.765    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/AR[0]
    SLICE_X25Y27         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.481   661.692    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X25Y27         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[1]/C
                         clock pessimism              0.000   661.692    
                         clock uncertainty           -0.991   660.701    
    SLICE_X25Y27         FDCE (Recov_fdce_C_CLR)     -0.405   660.296    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                        660.296    
                         arrival time                        -665.765    
  -------------------------------------------------------------------
                         slack                                 -5.469    

Slack (VIOLATED) :        -5.469ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.808ns  (logic 0.642ns (22.867%)  route 2.166ns (77.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 661.692 - 660.211 ) 
    Source Clock Delay      (SCD):    2.957ns = ( 662.957 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.649   662.957    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518   663.475 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           1.205   664.680    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.124   664.804 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.961   665.765    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/AR[0]
    SLICE_X25Y27         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.481   661.692    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X25Y27         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.000   661.692    
                         clock uncertainty           -0.991   660.701    
    SLICE_X25Y27         FDCE (Recov_fdce_C_CLR)     -0.405   660.296    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        660.296    
                         arrival time                        -665.765    
  -------------------------------------------------------------------
                         slack                                 -5.469    

Slack (VIOLATED) :        -5.469ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.808ns  (logic 0.642ns (22.867%)  route 2.166ns (77.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 661.692 - 660.211 ) 
    Source Clock Delay      (SCD):    2.957ns = ( 662.957 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.649   662.957    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518   663.475 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           1.205   664.680    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.124   664.804 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.961   665.765    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/AR[0]
    SLICE_X25Y27         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.481   661.692    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X25Y27         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.000   661.692    
                         clock uncertainty           -0.991   660.701    
    SLICE_X25Y27         FDCE (Recov_fdce_C_CLR)     -0.405   660.296    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        660.296    
                         arrival time                        -665.765    
  -------------------------------------------------------------------
                         slack                                 -5.469    

Slack (VIOLATED) :        -5.469ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.808ns  (logic 0.642ns (22.867%)  route 2.166ns (77.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 661.692 - 660.211 ) 
    Source Clock Delay      (SCD):    2.957ns = ( 662.957 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.649   662.957    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518   663.475 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           1.205   664.680    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.124   664.804 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.961   665.765    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/AR[0]
    SLICE_X25Y27         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.481   661.692    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X25Y27         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[2]/C
                         clock pessimism              0.000   661.692    
                         clock uncertainty           -0.991   660.701    
    SLICE_X25Y27         FDCE (Recov_fdce_C_CLR)     -0.405   660.296    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                        660.296    
                         arrival time                        -665.765    
  -------------------------------------------------------------------
                         slack                                 -5.469    

Slack (VIOLATED) :        -5.469ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.808ns  (logic 0.642ns (22.867%)  route 2.166ns (77.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 661.692 - 660.211 ) 
    Source Clock Delay      (SCD):    2.957ns = ( 662.957 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.649   662.957    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518   663.475 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           1.205   664.680    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.124   664.804 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.961   665.765    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/AR[0]
    SLICE_X25Y27         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.481   661.692    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X25Y27         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[5]/C
                         clock pessimism              0.000   661.692    
                         clock uncertainty           -0.991   660.701    
    SLICE_X25Y27         FDCE (Recov_fdce_C_CLR)     -0.405   660.296    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                        660.296    
                         arrival time                        -665.765    
  -------------------------------------------------------------------
                         slack                                 -5.469    

Slack (VIOLATED) :        -5.469ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.808ns  (logic 0.642ns (22.867%)  route 2.166ns (77.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 661.692 - 660.211 ) 
    Source Clock Delay      (SCD):    2.957ns = ( 662.957 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.649   662.957    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518   663.475 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           1.205   664.680    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.124   664.804 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.961   665.765    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/AR[0]
    SLICE_X25Y27         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.481   661.692    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X25Y27         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.000   661.692    
                         clock uncertainty           -0.991   660.701    
    SLICE_X25Y27         FDCE (Recov_fdce_C_CLR)     -0.405   660.296    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        660.296    
                         arrival time                        -665.765    
  -------------------------------------------------------------------
                         slack                                 -5.469    

Slack (VIOLATED) :        -5.469ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.808ns  (logic 0.642ns (22.867%)  route 2.166ns (77.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 661.692 - 660.211 ) 
    Source Clock Delay      (SCD):    2.957ns = ( 662.957 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.649   662.957    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518   663.475 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           1.205   664.680    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.124   664.804 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.961   665.765    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/AR[0]
    SLICE_X25Y27         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.481   661.692    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X25Y27         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[5]/C
                         clock pessimism              0.000   661.692    
                         clock uncertainty           -0.991   660.701    
    SLICE_X25Y27         FDCE (Recov_fdce_C_CLR)     -0.405   660.296    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                        660.296    
                         arrival time                        -665.765    
  -------------------------------------------------------------------
                         slack                                 -5.469    

Slack (VIOLATED) :        -5.311ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.690ns  (logic 0.642ns (23.864%)  route 2.048ns (76.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 661.689 - 660.211 ) 
    Source Clock Delay      (SCD):    2.957ns = ( 662.957 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.649   662.957    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518   663.475 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           1.205   664.680    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.124   664.804 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.844   665.647    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/AR[0]
    SLICE_X24Y24         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.478   661.689    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X24Y24         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[0]/C
                         clock pessimism              0.000   661.689    
                         clock uncertainty           -0.991   660.698    
    SLICE_X24Y24         FDCE (Recov_fdce_C_CLR)     -0.361   660.337    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                        660.337    
                         arrival time                        -665.647    
  -------------------------------------------------------------------
                         slack                                 -5.311    

Slack (VIOLATED) :        -5.311ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.690ns  (logic 0.642ns (23.864%)  route 2.048ns (76.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 661.689 - 660.211 ) 
    Source Clock Delay      (SCD):    2.957ns = ( 662.957 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.649   662.957    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518   663.475 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           1.205   664.680    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.124   664.804 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.844   665.647    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/AR[0]
    SLICE_X24Y24         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.478   661.689    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X24Y24         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[0]/C
                         clock pessimism              0.000   661.689    
                         clock uncertainty           -0.991   660.698    
    SLICE_X24Y24         FDCE (Recov_fdce_C_CLR)     -0.361   660.337    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                        660.337    
                         arrival time                        -665.647    
  -------------------------------------------------------------------
                         slack                                 -5.311    

Slack (VIOLATED) :        -5.311ns  (required time - arrival time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - clk_fpga_0 rise@660.000ns)
  Data Path Delay:        2.690ns  (logic 0.642ns (23.864%)  route 2.048ns (76.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 661.689 - 660.211 ) 
    Source Clock Delay      (SCD):    2.957ns = ( 662.957 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   661.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   661.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.649   662.957    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518   663.475 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           1.205   664.680    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.124   664.804 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.844   665.647    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/AR[0]
    SLICE_X24Y24         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   660.211 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487   661.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   658.521 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   660.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   660.211 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.478   661.689    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X24Y24         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[1]/C
                         clock pessimism              0.000   661.689    
                         clock uncertainty           -0.991   660.698    
    SLICE_X24Y24         FDCE (Recov_fdce_C_CLR)     -0.361   660.337    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                        660.337    
                         arrival time                        -665.647    
  -------------------------------------------------------------------
                         slack                                 -5.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.209ns (21.786%)  route 0.750ns (78.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.547     0.888    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           0.480     1.531    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.576 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.271     1.847    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/AR[0]
    SLICE_X25Y28         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.816     0.816    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X25Y28         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[3]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.991     1.807    
    SLICE_X25Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.715    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.209ns (21.786%)  route 0.750ns (78.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.547     0.888    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           0.480     1.531    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.576 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.271     1.847    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/AR[0]
    SLICE_X25Y28         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.816     0.816    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X25Y28         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[2]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.991     1.807    
    SLICE_X25Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.715    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.209ns (21.786%)  route 0.750ns (78.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.547     0.888    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           0.480     1.531    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.576 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.271     1.847    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/AR[0]
    SLICE_X25Y28         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.816     0.816    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X25Y28         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[9]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.991     1.807    
    SLICE_X25Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.715    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.209ns (20.537%)  route 0.809ns (79.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.547     0.888    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           0.480     1.531    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.576 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.329     1.905    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/AR[0]
    SLICE_X24Y26         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.813     0.813    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X24Y26         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[0]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.991     1.804    
    SLICE_X24Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.737    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.209ns (20.537%)  route 0.809ns (79.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.547     0.888    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           0.480     1.531    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.576 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.329     1.905    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/AR[0]
    SLICE_X24Y26         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.813     0.813    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X24Y26         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[5]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.991     1.804    
    SLICE_X24Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.737    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.209ns (20.537%)  route 0.809ns (79.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.547     0.888    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           0.480     1.531    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.576 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.329     1.905    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/AR[0]
    SLICE_X24Y26         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.813     0.813    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X24Y26         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[6]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.991     1.804    
    SLICE_X24Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.737    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.209ns (20.537%)  route 0.809ns (79.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.547     0.888    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           0.480     1.531    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.576 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.329     1.905    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/AR[0]
    SLICE_X24Y26         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.813     0.813    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X24Y26         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[8]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.991     1.804    
    SLICE_X24Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.737    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.209ns (20.537%)  route 0.809ns (79.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.547     0.888    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           0.480     1.531    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.576 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.329     1.905    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/AR[0]
    SLICE_X24Y26         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.813     0.813    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X24Y26         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[9]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.991     1.804    
    SLICE_X24Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.737    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.209ns (20.537%)  route 0.809ns (79.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.547     0.888    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           0.480     1.531    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.576 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.329     1.905    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/AR[0]
    SLICE_X24Y26         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.813     0.813    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X24Y26         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.991     1.804    
    SLICE_X24Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.737    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.209ns (20.537%)  route 0.809ns (79.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.547     0.888    zyncoscope_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y25         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  zyncoscope_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=3, routed)           0.480     1.531    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/peripheral_aresetn[0]_repN_alias
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.576 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.329     1.905    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/AR[0]
    SLICE_X24Y26         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.813     0.813    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X24Y26         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[1]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.991     1.804    
    SLICE_X24Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.737    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.168    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zyncoscope_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.220ns  (logic 0.124ns (5.585%)  route 2.096ns (94.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.096     2.096    zyncoscope_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y33         LUT1 (Prop_lut1_I0_O)        0.124     2.220 r  zyncoscope_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.220    zyncoscope_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y33         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.488     2.680    zyncoscope_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y33         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zyncoscope_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.045ns (4.696%)  route 0.913ns (95.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.913     0.913    zyncoscope_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.958 r  zyncoscope_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.958    zyncoscope_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y33         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.821     1.191    zyncoscope_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y33         FDRE                                         r  zyncoscope_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606rd_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.888ns  (logic 4.705ns (39.577%)  route 7.183ns (60.423%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.680     2.988    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X7Y7           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.419     3.407 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[20]/Q
                         net (fo=4, routed)           0.851     4.258    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/Q[11]
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.299     4.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606cs_ext_INST_0_i_1/O
                         net (fo=2, routed)           1.562     6.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606cs_ext_INST_0_i_1_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.124     6.244 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606cs_ext_INST_0/O
                         net (fo=2, routed)           0.757     7.001    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606cs_ext
    SLICE_X6Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.125 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606convst_ext_INST_0_i_1/O
                         net (fo=2, routed)           0.477     7.602    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606convst_ext_INST_0_i_1_n_0
    SLICE_X6Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.726 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606rd_ext_INST_0/O
                         net (fo=1, routed)           3.535    11.261    an7606rd_ext_0_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.615    14.876 r  an7606rd_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000    14.876    an7606rd_ext_0
    Y17                                                               r  an7606rd_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606convst_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.757ns  (logic 4.657ns (39.612%)  route 7.100ns (60.388%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.680     2.988    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X7Y7           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.419     3.407 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[20]/Q
                         net (fo=4, routed)           0.851     4.258    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/Q[11]
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.299     4.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606cs_ext_INST_0_i_1/O
                         net (fo=2, routed)           1.562     6.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606cs_ext_INST_0_i_1_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.124     6.244 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606cs_ext_INST_0/O
                         net (fo=2, routed)           0.757     7.001    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606cs_ext
    SLICE_X6Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.125 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606convst_ext_INST_0_i_1/O
                         net (fo=2, routed)           0.173     7.298    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606convst_ext_INST_0_i_1_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.422 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606convst_ext_INST_0/O
                         net (fo=1, routed)           3.756    11.178    an7606convst_ext_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567    14.745 r  an7606convst_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000    14.745    an7606convst_ext_0
    R14                                                               r  an7606convst_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conversionPlusReadoutTime_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.164ns  (logic 4.476ns (40.094%)  route 6.688ns (59.906%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.680     2.988    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X7Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.419     3.407 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[16]/Q
                         net (fo=5, routed)           1.417     4.824    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/Q[9]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.296     5.120 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/sampleTimerRollover_ext_INST_0_i_1/O
                         net (fo=1, routed)           0.403     5.523    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/sampleTimerRollover_ext_INST_0_i_1_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.647 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/sampleTimerRollover_ext_INST_0/O
                         net (fo=2, routed)           0.744     6.391    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/sampleTimerRollover_ext
    SLICE_X12Y10         LUT2 (Prop_lut2_I1_O)        0.124     6.515 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/conversionPlusReadoutTime_ext_INST_0/O
                         net (fo=1, routed)           4.123    10.639    conversionPlusReadoutTime_ext_0_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.513    14.152 r  conversionPlusReadoutTime_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000    14.152    conversionPlusReadoutTime_ext_0
    K16                                                               r  conversionPlusReadoutTime_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sampleTimerRollover_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.761ns  (logic 4.360ns (40.517%)  route 6.401ns (59.483%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.680     2.988    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X7Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.419     3.407 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[16]/Q
                         net (fo=5, routed)           1.417     4.824    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/Q[9]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.296     5.120 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/sampleTimerRollover_ext_INST_0_i_1/O
                         net (fo=1, routed)           0.403     5.523    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/sampleTimerRollover_ext_INST_0_i_1_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.647 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/sampleTimerRollover_ext_INST_0/O
                         net (fo=2, routed)           4.581    10.228    sampleTimerRollover_ext_0_OBUF
    J16                  OBUF (Prop_obuf_I_O)         3.521    13.749 r  sampleTimerRollover_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000    13.749    sampleTimerRollover_ext_0
    J16                                                               r  sampleTimerRollover_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606cs_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.466ns  (logic 4.466ns (42.669%)  route 6.000ns (57.331%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.680     2.988    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X7Y7           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.419     3.407 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[20]/Q
                         net (fo=4, routed)           0.851     4.258    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/Q[11]
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.299     4.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606cs_ext_INST_0_i_1/O
                         net (fo=2, routed)           1.562     6.120    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606cs_ext_INST_0_i_1_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.124     6.244 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606cs_ext_INST_0/O
                         net (fo=2, routed)           3.587     9.830    an7606cs_ext_0_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.624    13.454 r  an7606cs_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000    13.454    an7606cs_ext_0
    V15                                                               r  an7606cs_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rollOver_ext_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.792ns  (logic 4.814ns (49.160%)  route 4.978ns (50.840%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.671     2.979    zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X21Y39         FDRE                                         r  zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.419     3.398 r  zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[3]/Q
                         net (fo=6, routed)           0.850     4.248    zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/Q[3]
    SLICE_X21Y39         LUT5 (Prop_lut5_I4_O)        0.326     4.574 r  zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/rollOver_ext_INST_0_i_1/O
                         net (fo=4, routed)           0.425     4.999    zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/rollOver_ext_INST_0_i_1_n_0
    SLICE_X21Y40         LUT4 (Prop_lut4_I0_O)        0.321     5.320 r  zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/rollOver_ext_INST_0/O
                         net (fo=10, routed)          3.704     9.023    rollOver_ext_1_OBUF
    J19                  OBUF (Prop_obuf_I_O)         3.748    12.771 r  rollOver_ext_1_OBUF_inst/O
                         net (fo=0)                   0.000    12.771    rollOver_ext_1
    J19                                                               r  rollOver_ext_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rollOver_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.717ns  (logic 4.355ns (44.823%)  route 5.361ns (55.177%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.669     2.977    zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X18Y36         FDRE                                         r  zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.419     3.396 r  zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[1]/Q
                         net (fo=8, routed)           0.853     4.249    zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/Q[1]
    SLICE_X18Y36         LUT5 (Prop_lut5_I2_O)        0.296     4.545 r  zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/rollOver_ext_INST_0_i_1/O
                         net (fo=4, routed)           0.514     5.059    zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/rollOver_ext_INST_0_i_1_n_0
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     5.183 r  zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/rollOver_ext_INST_0/O
                         net (fo=10, routed)          3.994     9.177    rollOver_ext_0_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.516    12.694 r  rollOver_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000    12.694    rollOver_ext_0
    E18                                                               r  rollOver_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/storing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerCh1_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.428ns  (logic 4.049ns (48.047%)  route 4.378ns (51.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.679     2.987    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/s00_axi_aclk
    SLICE_X8Y9           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/storing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     3.505 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/storing_reg/Q
                         net (fo=11, routed)          4.378     7.883    triggerCh1_ext_0_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.415 r  triggerCh1_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.415    triggerCh1_ext_0
    M14                                                               r  triggerCh1_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606reset_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.247ns  (logic 4.078ns (49.446%)  route 4.169ns (50.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.727     3.035    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X2Y7           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.456     3.491 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           4.169     7.660    an7606reset_ext_0_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         3.622    11.282 r  an7606reset_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.282    an7606reset_ext_0
    Y16                                                               r  an7606reset_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/manual_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerCh2_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.249ns  (logic 4.057ns (49.185%)  route 4.192ns (50.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.680     2.988    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/s00_axi_aclk
    SLICE_X10Y7          FDSE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/manual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDSE (Prop_fdse_C_Q)         0.518     3.506 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/manual_reg/Q
                         net (fo=7, routed)           4.192     7.698    triggerCh2_ext_0_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.539    11.237 r  triggerCh2_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.237    triggerCh2_ext_0
    M15                                                               r  triggerCh2_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/pwmSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwmSignal_ext_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.772ns  (logic 1.379ns (49.758%)  route 1.393ns (50.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.559     0.900    zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/s00_axi_aclk
    SLICE_X20Y40         FDRE                                         r  zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/pwmSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/pwmSignal_reg/Q
                         net (fo=1, routed)           1.393     2.456    pwmSignal_ext_1_OBUF
    F16                  OBUF (Prop_obuf_I_O)         1.215     3.671 r  pwmSignal_ext_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.671    pwmSignal_ext_1
    F16                                                               r  pwmSignal_ext_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/pwmSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwmSignal_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.818ns  (logic 1.353ns (48.015%)  route 1.465ns (51.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.561     0.901    zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/s00_axi_aclk
    SLICE_X19Y38         FDRE                                         r  zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/pwmSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/pwmSignal_reg/Q
                         net (fo=1, routed)           1.465     2.508    pwmSignal_ext_0_OBUF
    F17                  OBUF (Prop_obuf_I_O)         1.212     3.720 r  pwmSignal_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.720    pwmSignal_ext_0
    F17                                                               r  pwmSignal_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606rd_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.976ns  (logic 1.524ns (51.200%)  route 1.453ns (48.800%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.565     0.906    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X6Y7           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164     1.070 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[7]/Q
                         net (fo=5, routed)           0.231     1.301    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg_n_0_[7]
    SLICE_X6Y8           LUT5 (Prop_lut5_I3_O)        0.045     1.346 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606rd_ext_INST_0/O
                         net (fo=1, routed)           1.221     2.567    an7606rd_ext_0_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.315     3.882 r  an7606rd_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.882    an7606rd_ext_0
    Y17                                                               r  an7606rd_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rollOver_ext_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.004ns  (logic 1.491ns (49.647%)  route 1.513ns (50.353%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.559     0.900    zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X21Y40         FDRE                                         r  zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[7]/Q
                         net (fo=5, routed)           0.179     1.220    zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/Q[7]
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.042     1.262 r  zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/rollOver_ext_INST_0/O
                         net (fo=10, routed)          1.334     2.595    rollOver_ext_1_OBUF
    J19                  OBUF (Prop_obuf_I_O)         1.308     3.904 r  rollOver_ext_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.904    rollOver_ext_1
    J19                                                               r  rollOver_ext_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/manual_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerCh2_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.009ns  (logic 1.404ns (46.664%)  route 1.605ns (53.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.565     0.906    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/s00_axi_aclk
    SLICE_X10Y7          FDSE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/manual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDSE (Prop_fdse_C_Q)         0.164     1.070 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/manual_reg/Q
                         net (fo=7, routed)           1.605     2.674    triggerCh2_ext_0_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.914 r  triggerCh2_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.914    triggerCh2_ext_0
    M15                                                               r  triggerCh2_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rollOver_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.044ns  (logic 1.403ns (46.096%)  route 1.641ns (53.904%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.559     0.900    zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X18Y36         FDRE                                         r  zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[5]/Q
                         net (fo=7, routed)           0.235     1.276    zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/Q[5]
    SLICE_X19Y36         LUT4 (Prop_lut4_I1_O)        0.045     1.321 r  zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/rollOver_ext_INST_0/O
                         net (fo=10, routed)          1.406     2.727    rollOver_ext_0_OBUF
    E18                  OBUF (Prop_obuf_I_O)         1.217     3.944 r  rollOver_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.944    rollOver_ext_0
    E18                                                               r  rollOver_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606convst_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.045ns  (logic 1.499ns (49.223%)  route 1.546ns (50.777%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.565     0.906    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X7Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.047 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[11]/Q
                         net (fo=7, routed)           0.089     1.136    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/Q[7]
    SLICE_X6Y8           LUT6 (Prop_lut6_I4_O)        0.045     1.181 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606convst_ext_INST_0_i_1/O
                         net (fo=2, routed)           0.065     1.246    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606convst_ext_INST_0_i_1_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I0_O)        0.045     1.291 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606convst_ext_INST_0/O
                         net (fo=1, routed)           1.392     2.683    an7606convst_ext_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.950 r  an7606convst_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.950    an7606convst_ext_0
    R14                                                               r  an7606convst_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606reset_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.056ns  (logic 1.463ns (47.865%)  route 1.593ns (52.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.584     0.925    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X2Y7           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           1.593     2.659    an7606reset_ext_0_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         1.322     3.980 r  an7606reset_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.980    an7606reset_ext_0
    Y16                                                               r  an7606reset_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/storing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerCh1_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.100ns  (logic 1.396ns (45.027%)  route 1.704ns (54.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.565     0.906    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/s00_axi_aclk
    SLICE_X8Y9           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/storing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     1.070 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/storing_reg/Q
                         net (fo=11, routed)          1.704     2.774    triggerCh1_ext_0_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     4.006 r  triggerCh1_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.006    triggerCh1_ext_0
    M14                                                               r  triggerCh1_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606cs_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.101ns  (logic 1.510ns (48.687%)  route 1.591ns (51.313%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.584     0.925    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X2Y7           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.291     1.356    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/Q[2]
    SLICE_X5Y8           LUT6 (Prop_lut6_I2_O)        0.045     1.401 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606cs_ext_INST_0/O
                         net (fo=2, routed)           1.301     2.702    an7606cs_ext_0_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.324     4.026 r  an7606cs_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.026    an7606cs_ext_0
    V15                                                               r  an7606cs_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN_ext_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.347ns  (logic 2.346ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677     1.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.766     1.766    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.238 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.239    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_OB)    1.874     4.113 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     4.113    tmdsDataN_ext_0[0]
    W20                                                               r  tmdsDataN_ext_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP_ext_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 2.345ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677     1.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.766     1.766    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.238 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.239    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_O)     1.873     4.112 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     4.112    tmdsDataP_ext_0[0]
    V20                                                               r  tmdsDataP_ext_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN_ext_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.351ns  (logic 2.350ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677     1.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.760     1.760    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.232 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.233    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_OB)    1.878     4.111 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     4.111    tmdsDataN_ext_0[2]
    P20                                                               r  tmdsDataN_ext_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP_ext_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.350ns  (logic 2.349ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677     1.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.760     1.760    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.232 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.233    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_O)     1.877     4.110 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     4.110    tmdsDataP_ext_0[2]
    N20                                                               r  tmdsDataP_ext_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkN_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.349ns  (logic 2.348ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677     1.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.758    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.230 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.231    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_OB)    1.876     4.107 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     4.107    tmdsClkN_ext_0
    P19                                                               r  tmdsClkN_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkP_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.348ns  (logic 2.347ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677     1.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.758    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.230 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.231    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_O)     1.875     4.106 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     4.106    tmdsClkP_ext_0
    N18                                                               r  tmdsClkP_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN_ext_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.339ns  (logic 2.338ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677     1.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.762     1.762    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.234 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.235    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_OB)    1.866     4.102 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     4.102    tmdsDataN_ext_0[1]
    U20                                                               r  tmdsDataN_ext_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP_ext_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.338ns  (logic 2.337ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677     1.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.762     1.762    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.234 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.235    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_O)     1.865     4.101 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     4.101    tmdsDataP_ext_0[1]
    T20                                                               r  tmdsDataP_ext_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP_ext_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.992ns  (logic 0.991ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.576     0.576    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.753 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.754    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_O)     0.814     1.568 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.568    tmdsDataP_ext_0[1]
    T20                                                               r  tmdsDataP_ext_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN_ext_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.993ns  (logic 0.992ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.576     0.576    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.753 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.754    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_OB)    0.815     1.569 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.569    tmdsDataN_ext_0[1]
    U20                                                               r  tmdsDataN_ext_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkP_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 1.001ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.575    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.752 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.753    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_O)     0.824     1.576 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.576    tmdsClkP_ext_0
    N18                                                               r  tmdsClkP_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP_ext_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.999ns  (logic 0.998ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.578     0.578    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.755 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.756    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_O)     0.821     1.577 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.577    tmdsDataP_ext_0[0]
    V20                                                               r  tmdsDataP_ext_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkN_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.003ns  (logic 1.002ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.575    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.752 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.753    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_OB)    0.825     1.577 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.577    tmdsClkN_ext_0
    P19                                                               r  tmdsClkN_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN_ext_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.000ns  (logic 0.999ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.578     0.578    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.755 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.756    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_OB)    0.822     1.578 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.578    tmdsDataN_ext_0[0]
    W20                                                               r  tmdsDataN_ext_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP_ext_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.004ns  (logic 1.003ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.575    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.752 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.753    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_O)     0.826     1.578 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.578    tmdsDataP_ext_0[2]
    N20                                                               r  tmdsDataP_ext_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN_ext_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.005ns  (logic 1.004ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.575    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.752 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.753    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_OB)    0.827     1.579 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.579    tmdsDataN_ext_0[2]
    P20                                                               r  tmdsDataN_ext_0[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     40.000    40.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 f  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.677    41.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538    38.139 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760    39.899    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    40.000 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkf_buf/O
                         net (fo=1, routed)           1.677    41.677    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 an7606busy_ext_0
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.553ns  (logic 1.935ns (25.616%)  route 5.618ns (74.384%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an7606busy_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    an7606busy_ext_0
    W15                  IBUF (Prop_ibuf_I_O)         1.563     1.563 r  an7606busy_ext_0_IBUF_inst/O
                         net (fo=1, routed)           3.255     4.817    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606busy_ext
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.124     4.941 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6/O
                         net (fo=1, routed)           0.511     5.452    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.576 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.813     6.389    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1/O
                         net (fo=22, routed)          1.040     7.553    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.504     2.696    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X7Y9           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[17]/C

Slack:                    inf
  Source:                 an7606busy_ext_0
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 1.935ns (25.651%)  route 5.608ns (74.349%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an7606busy_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    an7606busy_ext_0
    W15                  IBUF (Prop_ibuf_I_O)         1.563     1.563 r  an7606busy_ext_0_IBUF_inst/O
                         net (fo=1, routed)           3.255     4.817    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606busy_ext
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.124     4.941 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6/O
                         net (fo=1, routed)           0.511     5.452    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.576 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.813     6.389    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1/O
                         net (fo=22, routed)          1.029     7.542    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1_n_0
    SLICE_X8Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.506     2.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X8Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[10]/C

Slack:                    inf
  Source:                 an7606busy_ext_0
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 1.935ns (25.651%)  route 5.608ns (74.349%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an7606busy_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    an7606busy_ext_0
    W15                  IBUF (Prop_ibuf_I_O)         1.563     1.563 r  an7606busy_ext_0_IBUF_inst/O
                         net (fo=1, routed)           3.255     4.817    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606busy_ext
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.124     4.941 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6/O
                         net (fo=1, routed)           0.511     5.452    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.576 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.813     6.389    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1/O
                         net (fo=22, routed)          1.029     7.542    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1_n_0
    SLICE_X8Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.506     2.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X8Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[15]/C

Slack:                    inf
  Source:                 an7606busy_ext_0
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 1.935ns (25.651%)  route 5.608ns (74.349%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an7606busy_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    an7606busy_ext_0
    W15                  IBUF (Prop_ibuf_I_O)         1.563     1.563 r  an7606busy_ext_0_IBUF_inst/O
                         net (fo=1, routed)           3.255     4.817    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606busy_ext
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.124     4.941 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6/O
                         net (fo=1, routed)           0.511     5.452    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.576 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.813     6.389    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1/O
                         net (fo=22, routed)          1.029     7.542    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1_n_0
    SLICE_X8Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.506     2.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X8Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[21]/C

Slack:                    inf
  Source:                 an7606busy_ext_0
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 1.935ns (25.651%)  route 5.608ns (74.349%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an7606busy_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    an7606busy_ext_0
    W15                  IBUF (Prop_ibuf_I_O)         1.563     1.563 r  an7606busy_ext_0_IBUF_inst/O
                         net (fo=1, routed)           3.255     4.817    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606busy_ext
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.124     4.941 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6/O
                         net (fo=1, routed)           0.511     5.452    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.576 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.813     6.389    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1/O
                         net (fo=22, routed)          1.029     7.542    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1_n_0
    SLICE_X8Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.506     2.698    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X8Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 an7606busy_ext_0
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.416ns  (logic 1.935ns (26.087%)  route 5.482ns (73.913%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an7606busy_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    an7606busy_ext_0
    W15                  IBUF (Prop_ibuf_I_O)         1.563     1.563 r  an7606busy_ext_0_IBUF_inst/O
                         net (fo=1, routed)           3.255     4.817    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606busy_ext
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.124     4.941 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6/O
                         net (fo=1, routed)           0.511     5.452    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.576 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.813     6.389    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1/O
                         net (fo=22, routed)          0.903     7.416    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.505     2.697    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X6Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[13]/C

Slack:                    inf
  Source:                 an7606busy_ext_0
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.416ns  (logic 1.935ns (26.087%)  route 5.482ns (73.913%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an7606busy_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    an7606busy_ext_0
    W15                  IBUF (Prop_ibuf_I_O)         1.563     1.563 r  an7606busy_ext_0_IBUF_inst/O
                         net (fo=1, routed)           3.255     4.817    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606busy_ext
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.124     4.941 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6/O
                         net (fo=1, routed)           0.511     5.452    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.576 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.813     6.389    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1/O
                         net (fo=22, routed)          0.903     7.416    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.505     2.697    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X6Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[14]/C

Slack:                    inf
  Source:                 an7606busy_ext_0
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.416ns  (logic 1.935ns (26.087%)  route 5.482ns (73.913%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an7606busy_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    an7606busy_ext_0
    W15                  IBUF (Prop_ibuf_I_O)         1.563     1.563 r  an7606busy_ext_0_IBUF_inst/O
                         net (fo=1, routed)           3.255     4.817    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606busy_ext
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.124     4.941 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6/O
                         net (fo=1, routed)           0.511     5.452    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.576 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.813     6.389    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1/O
                         net (fo=22, routed)          0.903     7.416    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.505     2.697    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X6Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[9]/C

Slack:                    inf
  Source:                 an7606busy_ext_0
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.412ns  (logic 1.935ns (26.103%)  route 5.477ns (73.897%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an7606busy_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    an7606busy_ext_0
    W15                  IBUF (Prop_ibuf_I_O)         1.563     1.563 r  an7606busy_ext_0_IBUF_inst/O
                         net (fo=1, routed)           3.255     4.817    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606busy_ext
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.124     4.941 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6/O
                         net (fo=1, routed)           0.511     5.452    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.576 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.813     6.389    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1/O
                         net (fo=22, routed)          0.899     7.412    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1_n_0
    SLICE_X7Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.505     2.697    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X7Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[11]/C

Slack:                    inf
  Source:                 an7606busy_ext_0
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.412ns  (logic 1.935ns (26.103%)  route 5.477ns (73.897%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an7606busy_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    an7606busy_ext_0
    W15                  IBUF (Prop_ibuf_I_O)         1.563     1.563 r  an7606busy_ext_0_IBUF_inst/O
                         net (fo=1, routed)           3.255     4.817    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/an7606busy_ext
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.124     4.941 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6/O
                         net (fo=1, routed)           0.511     5.452    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.576 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.813     6.389    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_3_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1/O
                         net (fo=22, routed)          0.899     7.412    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1_n_0
    SLICE_X7Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.505     2.697    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/s00_axi_aclk
    SLICE_X7Y8           FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 an7606data_ext_0[7]
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.244ns (19.573%)  route 1.001ns (80.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an7606data_ext_0[7] (IN)
                         net (fo=0)                   0.000     0.000    an7606data_ext_0[7]
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  an7606data_ext_0_IBUF[7]_inst/O
                         net (fo=3, routed)           1.001     1.245    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/an7606data_ext[7]
    SLICE_X12Y9          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.833     1.203    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/s00_axi_aclk
    SLICE_X12Y9          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/q_reg[7]/C

Slack:                    inf
  Source:                 an7606data_ext_0[6]
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.240ns (18.452%)  route 1.062ns (81.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  an7606data_ext_0[6] (IN)
                         net (fo=0)                   0.000     0.000    an7606data_ext_0[6]
    V18                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  an7606data_ext_0_IBUF[6]_inst/O
                         net (fo=3, routed)           1.062     1.302    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/an7606data_ext[6]
    SLICE_X10Y8          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.833     1.203    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/s00_axi_aclk
    SLICE_X10Y8          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/q_reg[6]/C

Slack:                    inf
  Source:                 an7606data_ext_0[3]
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.219ns (16.784%)  route 1.085ns (83.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  an7606data_ext_0[3] (IN)
                         net (fo=0)                   0.000     0.000    an7606data_ext_0[3]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  an7606data_ext_0_IBUF[3]_inst/O
                         net (fo=3, routed)           1.085     1.304    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/an7606data_ext[3]
    SLICE_X10Y8          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.833     1.203    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/s00_axi_aclk
    SLICE_X10Y8          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/q_reg[3]/C

Slack:                    inf
  Source:                 an7606data_ext_0[2]
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.222ns (16.430%)  route 1.127ns (83.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  an7606data_ext_0[2] (IN)
                         net (fo=0)                   0.000     0.000    an7606data_ext_0[2]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  an7606data_ext_0_IBUF[2]_inst/O
                         net (fo=3, routed)           1.127     1.348    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/an7606data_ext[2]
    SLICE_X11Y8          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.833     1.203    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/s00_axi_aclk
    SLICE_X11Y8          FDRE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/currRegisterCh1/q_reg[2]/C

Slack:                    inf
  Source:                 an7606data_ext_0[7]
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.244ns (17.101%)  route 1.181ns (82.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an7606data_ext_0[7] (IN)
                         net (fo=0)                   0.000     0.000    an7606data_ext_0[7]
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  an7606data_ext_0_IBUF[7]_inst/O
                         net (fo=3, routed)           1.181     1.425    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y1          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.875     1.245    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 an7606data_ext_0[6]
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.240ns (16.672%)  route 1.201ns (83.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  an7606data_ext_0[6] (IN)
                         net (fo=0)                   0.000     0.000    an7606data_ext_0[6]
    V18                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  an7606data_ext_0_IBUF[6]_inst/O
                         net (fo=3, routed)           1.201     1.441    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.871     1.241    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 an7606data_ext_0[3]
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.219ns (14.614%)  route 1.279ns (85.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  an7606data_ext_0[3] (IN)
                         net (fo=0)                   0.000     0.000    an7606data_ext_0[3]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  an7606data_ext_0_IBUF[3]_inst/O
                         net (fo=3, routed)           1.279     1.498    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y1          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.875     1.245    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 an7606data_ext_0[2]
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.222ns (14.236%)  route 1.335ns (85.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  an7606data_ext_0[2] (IN)
                         net (fo=0)                   0.000     0.000    an7606data_ext_0[2]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  an7606data_ext_0_IBUF[2]_inst/O
                         net (fo=3, routed)           1.335     1.556    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.871     1.241    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 an7606data_ext_0[6]
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.578ns  (logic 0.240ns (15.221%)  route 1.338ns (84.779%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  an7606data_ext_0[6] (IN)
                         net (fo=0)                   0.000     0.000    an7606data_ext_0[6]
    V18                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  an7606data_ext_0_IBUF[6]_inst/O
                         net (fo=3, routed)           1.338     1.578    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y1          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.875     1.245    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 an7606data_ext_0[7]
                            (input port)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.600ns  (logic 0.244ns (15.228%)  route 1.356ns (84.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an7606data_ext_0[7] (IN)
                         net (fo=0)                   0.000     0.000    an7606data_ext_0[7]
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  an7606data_ext_0_IBUF[7]_inst/O
                         net (fo=3, routed)           1.356     1.600    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.871     1.241    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.196ns  (logic 0.124ns (2.386%)  route 5.072ns (97.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.496     2.496    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     2.620 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.576     5.196    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/AR[0]
    OLOGIC_X0Y19         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487     1.487    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.546     1.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/pix_clk
    OLOGIC_X0Y19         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.090ns  (logic 0.124ns (2.436%)  route 4.966ns (97.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.496     2.496    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     2.620 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.470     5.090    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/AR[0]
    OLOGIC_X0Y23         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487     1.487    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.543     1.543    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/pix_clk
    OLOGIC_X0Y23         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.075ns  (logic 0.124ns (2.443%)  route 4.951ns (97.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.496     2.496    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     2.620 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.455     5.075    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/AR[0]
    OLOGIC_X0Y18         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487     1.487    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.549     1.549    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/pix_clk
    OLOGIC_X0Y18         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.019ns  (logic 0.124ns (2.470%)  route 4.895ns (97.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.496     2.496    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     2.620 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.400     5.019    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/AR[0]
    OLOGIC_X0Y24         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487     1.487    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.543     1.543    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/pix_clk
    OLOGIC_X0Y24         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.998ns  (logic 0.124ns (2.481%)  route 4.874ns (97.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.496     2.496    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     2.620 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.378     4.998    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/AR[0]
    OLOGIC_X0Y20         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487     1.487    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.546     1.546    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/pix_clk
    OLOGIC_X0Y20         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.986ns  (logic 0.124ns (2.487%)  route 4.862ns (97.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.496     2.496    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     2.620 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.366     4.986    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/AR[0]
    OLOGIC_X0Y17         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487     1.487    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.549     1.549    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/pix_clk
    OLOGIC_X0Y17         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.889ns  (logic 0.124ns (2.536%)  route 4.765ns (97.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.496     2.496    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     2.620 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.269     4.889    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/AR[0]
    OLOGIC_X0Y21         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487     1.487    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.545     1.545    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/pix_clk
    OLOGIC_X0Y21         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 0.124ns (2.543%)  route 4.752ns (97.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.496     2.496    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     2.620 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.257     4.876    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/AR[0]
    OLOGIC_X0Y22         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487     1.487    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.545     1.545    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/pix_clk
    OLOGIC_X0Y22         OSERDESE2                                    r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.581ns  (logic 0.124ns (3.463%)  route 3.457ns (96.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.496     2.496    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     2.620 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.961     3.581    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/AR[0]
    SLICE_X25Y27         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487     1.487    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.481     1.481    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X25Y27         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[1]/C

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.581ns  (logic 0.124ns (3.463%)  route 3.457ns (96.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.496     2.496    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     2.620 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.961     3.581    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/AR[0]
    SLICE_X25Y27         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        1.487     1.487    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.481     1.481    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X25Y27         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.045ns (3.077%)  route 1.417ns (96.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.147     1.147    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.192 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.271     1.462    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/AR[0]
    SLICE_X25Y28         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.816     0.816    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X25Y28         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[3]/C

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.045ns (3.077%)  route 1.417ns (96.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.147     1.147    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.192 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.271     1.462    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/AR[0]
    SLICE_X25Y28         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.816     0.816    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X25Y28         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[2]/C

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.045ns (3.077%)  route 1.417ns (96.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.147     1.147    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.192 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.271     1.462    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/AR[0]
    SLICE_X25Y28         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.816     0.816    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X25Y28         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[9]/C

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.504ns  (logic 0.045ns (2.992%)  route 1.459ns (97.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.147     1.147    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.192 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.313     1.504    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/AR[0]
    SLICE_X25Y26         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.813     0.813    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X25Y26         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt_reg[2]/C

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.504ns  (logic 0.045ns (2.992%)  route 1.459ns (97.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.147     1.147    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.192 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.313     1.504    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/AR[0]
    SLICE_X25Y26         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.813     0.813    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X25Y26         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt_reg[3]/C

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.504ns  (logic 0.045ns (2.992%)  route 1.459ns (97.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.147     1.147    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.192 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.313     1.504    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/AR[0]
    SLICE_X25Y26         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.813     0.813    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X25Y26         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt_reg[4]/C

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.504ns  (logic 0.045ns (2.992%)  route 1.459ns (97.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.147     1.147    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.192 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.313     1.504    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/AR[0]
    SLICE_X25Y26         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.813     0.813    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X25Y26         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[4]/C

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.504ns  (logic 0.045ns (2.992%)  route 1.459ns (97.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.147     1.147    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.192 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.313     1.504    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/AR[0]
    SLICE_X25Y26         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.813     0.813    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X25Y26         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[6]/C

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.504ns  (logic 0.045ns (2.992%)  route 1.459ns (97.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.147     1.147    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.192 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.313     1.504    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/AR[0]
    SLICE_X25Y26         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.813     0.813    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X25Y26         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[7]/C

Slack:                    inf
  Source:                 zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.504ns  (logic 0.045ns (2.992%)  route 1.459ns (97.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.147     1.147    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.192 f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.313     1.504    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/AR[0]
    SLICE_X25Y26         FDCE                                         f  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zyncoscope_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1626, routed)        0.812     0.812    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.813     0.813    zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X25Y26         FDCE                                         r  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[8]/C





