// ---- elementwise ----
kernel void advance_position_i32(device int* position [[buffer(0)]]) {
    position[0] += 1;
}

kernel void add_f32(device const float* a   [[buffer(0)]],
                    device const float* b   [[buffer(1)]],
                    device float*       dst [[buffer(2)]],
                    constant uint&      n   [[buffer(3)]],
                    uint gid [[thread_position_in_grid]]) {
    if (gid < n) dst[gid] = a[gid] + b[gid];
}

// Broadcast bias add (Qwen2/2.5 q/k/v `Wx + b`): dst[i] = x[i] + bias[i % n] over `total = rows*n`
// elements. Params: n = bias length / row width, total = rows*n.
struct AddBiasParams { uint n; uint total; };
kernel void add_bias_f32(device const float* x    [[buffer(0)]],
                         device const float* bias [[buffer(1)]],
                         device float*       dst  [[buffer(2)]],
                         constant AddBiasParams& p [[buffer(3)]],
                         uint gid [[thread_position_in_grid]]) {
    if (gid < p.total) dst[gid] = x[gid] + bias[gid % p.n];
}

// Broadcast multiply (diffusion-gemma router input scale): dst[i] = x[i] * vec[i % n] over
// `total = rows*n` elements. The multiplicative twin of `add_bias_f32`.
struct MulVecParams { uint n; uint total; };
kernel void mul_vec_f32(device const float* x    [[buffer(0)]],
                        device const float* vec_ [[buffer(1)]],
                        device float*       dst  [[buffer(2)]],
                        constant MulVecParams& p [[buffer(3)]],
                        uint gid [[thread_position_in_grid]]) {
    if (gid < p.total) dst[gid] = x[gid] * vec_[gid % p.n];
}

struct ScaleParams { float s; uint n; };
kernel void scale_f32(device const float* x   [[buffer(0)]],
                      device float*       dst [[buffer(1)]],
                      constant ScaleParams& p [[buffer(2)]],
                      uint gid [[thread_position_in_grid]]) {
    if (gid < p.n) dst[gid] = x[gid] * p.s;
}

struct SoftcapParams { float cap; uint n; };
kernel void softcap_f32(device const float* x   [[buffer(0)]],
                        device float*       dst [[buffer(1)]],
                        constant SoftcapParams& p [[buffer(2)]],
                        uint gid [[thread_position_in_grid]]) {
    if (gid < p.n) dst[gid] = p.cap * tanh(x[gid] / p.cap);
}

// ---- norms: one SIMD group (32 lanes) per normalized group. Lanes stride the group, `simd_sum`
// reduces the sum-of-squares, then all 32 write the scaled output in parallel. (Decode has rows=1,
// so the old one-thread-per-row kernel ran the whole reduction on a single thread — pathological.)
struct RmsParams { uint rows; uint dim; float eps; };
kernel void rmsnorm_f32(device const float* x   [[buffer(0)]],
                        device const float* w   [[buffer(1)]],
                        device float*       dst [[buffer(2)]],
                        constant RmsParams& p   [[buffer(3)]],
                        uint gid  [[thread_position_in_grid]],
                        uint lane [[thread_index_in_simdgroup]]) {
    uint row = gid / 32u;
    if (row >= p.rows) return;
    uint base = row * p.dim;
    float ss = 0.0f;
    for (uint i = lane; i < p.dim; i += 32u) { float v = x[base + i]; ss += v * v; }
    ss = simd_sum(ss) / (float)p.dim;
    float s = 1.0f / sqrt(ss + p.eps);
    for (uint i = lane; i < p.dim; i += 32u) dst[base + i] = x[base + i] * s * w[i];
}

// Wide RMSNorm for DECODE (rows == 1): 8 simdgroups (256 threads) cooperate on the one row.
// The 32-lane kernel is latency-bound on its dim/32 serial loads — ~20 us per launch at
// dim=1152 (the counter profiler's first catch: gemma decode fires 105 of these per token,
// 20% of its GPU time). Partials fold through threadgroup memory; every thread re-sums the 8
// partials to skip a second barrier.
kernel void rmsnorm_wide_f32(device const float* x   [[buffer(0)]],
                             device const float* w   [[buffer(1)]],
                             device float*       dst [[buffer(2)]],
                             constant RmsParams& p   [[buffer(3)]],
                             uint tid  [[thread_position_in_threadgroup]],
                             uint row  [[threadgroup_position_in_grid]],
                             uint sg   [[simdgroup_index_in_threadgroup]],
                             uint lane [[thread_index_in_simdgroup]]) {
    threadgroup float red[8];
    if (row >= p.rows) return;
    uint base = row * p.dim;
    float ss = 0.0f;
    for (uint i = tid; i < p.dim; i += 256u) {
        float v = x[base + i];
        ss += v * v;
    }
    ss = simd_sum(ss);
    if (lane == 0u) red[sg] = ss;
    threadgroup_barrier(mem_flags::mem_threadgroup);
    float tot = red[0] + red[1] + red[2] + red[3] + red[4] + red[5] + red[6] + red[7];
    float s = 1.0f / sqrt(tot / (float)p.dim + p.eps);
    for (uint i = tid; i < p.dim; i += 256u) dst[base + i] = x[base + i] * s * w[i];
}

// Wide decode RMSNorm with 16-byte loads/stores. Apple GPUs prefer the existing 256-thread
// launch width here: the float4 stream measured 23-43% faster at dim 2048..5376, while raising
// the threadgroup to Vulkan's 1024-thread form was slower. Host gating guarantees dim % 4 == 0,
// so every row base is naturally float4-aligned.
kernel void rmsnorm_vec4_f32(device const float4* x   [[buffer(0)]],
                             device const float4* w   [[buffer(1)]],
                             device float4*       dst [[buffer(2)]],
                             constant RmsParams& p    [[buffer(3)]],
                             uint tid  [[thread_position_in_threadgroup]],
                             uint row  [[threadgroup_position_in_grid]],
                             uint sg   [[simdgroup_index_in_threadgroup]],
                             uint lane [[thread_index_in_simdgroup]]) {
    threadgroup float red[8];
    if (row >= p.rows) return;
    uint n4 = p.dim / 4u;
    uint base = row * n4;
    float ss = 0.0f;
    for (uint i = tid; i < n4; i += 256u) {
        float4 v = x[base + i];
        ss += dot(v, v);
    }
    ss = simd_sum(ss);
    if (lane == 0u) red[sg] = ss;
    threadgroup_barrier(mem_flags::mem_threadgroup);
    float tot = red[0] + red[1] + red[2] + red[3] + red[4] + red[5] + red[6] + red[7];
    float s = 1.0f / sqrt(tot / (float)p.dim + p.eps);
    for (uint i = tid; i < n4; i += 256u) dst[base + i] = x[base + i] * s * w[i];
}

// Mean-centred LayerNorm — llama.cpp's LLM_NORM (`ggml_norm`, then the weight multiply and bias
// add of `llm_graph_context::build_norm`):
//   mean = sum(x)/dim;  var = sum((x-mean)^2)/dim;  dst[i] = (x[i]-mean)*rsqrt(var+eps)*w[i]+b[i]
// `var` is the BIASED estimator (divided by dim, not dim-1) and `eps` sits INSIDE the sqrt, added
// to the variance — both read off `ggml_compute_forward_norm_f32`. One simdgroup per row like
// `rmsnorm_f32`, but TWO `simd_sum`s: the mean must land before any variance term can be formed.
// deepseek32's `indexer_k_norm` (`Op::LayerNorm`) is the only user — the family's one non-RMS norm.
kernel void layernorm_f32(device const float* x   [[buffer(0)]],
                          device const float* w   [[buffer(1)]],
                          device const float* b   [[buffer(2)]],
                          device float*       dst [[buffer(3)]],
                          constant RmsParams& p   [[buffer(4)]],
                          uint gid  [[thread_position_in_grid]],
                          uint lane [[thread_index_in_simdgroup]]) {
    uint row = gid / 32u;
    if (row >= p.rows) return;
    uint base = row * p.dim;
    float sum = 0.0f;
    for (uint i = lane; i < p.dim; i += 32u) sum += x[base + i];
    float mean = simd_sum(sum) / (float)p.dim;
    float vsum = 0.0f;
    for (uint i = lane; i < p.dim; i += 32u) { float d = x[base + i] - mean; vsum += d * d; }
    float s = 1.0f / sqrt(simd_sum(vsum) / (float)p.dim + p.eps);
    for (uint i = lane; i < p.dim; i += 32u) dst[base + i] = (x[base + i] - mean) * s * w[i] + b[i];
}

// Row-wise softmax: dst[r,:] = softmax(x[r,:] * scale), one threadgroup (8 simdgroups) per row —
// diffusion-gemma's in-graph self-conditioning (see docs/diffusion-gemma.md's Phase-B and the
// reference's `dg_canvas_embed`). Same wide-launch shape as `rmsnorm_wide_f32` since the row width
// (vocab) is large. NOTE: unlike the rest of this backend, this kernel is UNVERIFIED on real
// Metal hardware (added blind, following the CPU/Vulkan implementations — see infr-vulkan's
// `softmax.comp` for the sibling shader this mirrors).
struct SoftmaxParams { uint rows; uint dim; float scale; };
kernel void softmax_wide_f32(device const float* x   [[buffer(0)]],
                             device float*       dst [[buffer(1)]],
                             constant SoftmaxParams& p [[buffer(2)]],
                             uint tid  [[thread_position_in_threadgroup]],
                             uint row  [[threadgroup_position_in_grid]],
                             uint sg   [[simdgroup_index_in_threadgroup]],
                             uint lane [[thread_index_in_simdgroup]]) {
    threadgroup float red[8];
    if (row >= p.rows) return;
    uint base = row * p.dim;

    // row max (numerically stable exp)
    float m = -INFINITY;
    for (uint i = tid; i < p.dim; i += 256u) {
        m = max(m, x[base + i] * p.scale);
    }
    m = simd_max(m);
    if (lane == 0u) red[sg] = m;
    threadgroup_barrier(mem_flags::mem_threadgroup);
    float m0 = max(max(max(red[0], red[1]), max(red[2], red[3])),
                   max(max(red[4], red[5]), max(red[6], red[7])));
    threadgroup_barrier(mem_flags::mem_threadgroup); // every thread read `red[]` before it's reused

    // row sum of exp(x*scale - m0)
    float s = 0.0f;
    for (uint i = tid; i < p.dim; i += 256u) {
        s += exp(x[base + i] * p.scale - m0);
    }
    s = simd_sum(s);
    if (lane == 0u) red[sg] = s;
    threadgroup_barrier(mem_flags::mem_threadgroup);
    float tot = red[0] + red[1] + red[2] + red[3] + red[4] + red[5] + red[6] + red[7];
    float inv = 1.0f / tot;

    for (uint i = tid; i < p.dim; i += 256u) {
        dst[base + i] = exp(x[base + i] * p.scale - m0) * inv;
    }
}

// per-head RMSNorm: one SIMD group (32 lanes) per (row, head), weight indexed within head_dim.
struct QkNormParams { uint rows; uint n_head; uint head_dim; float eps; };
kernel void qknorm_f32(device const float* x   [[buffer(0)]],
                       device const float* w   [[buffer(1)]],
                       device float*       dst [[buffer(2)]],
                       constant QkNormParams& p [[buffer(3)]],
                       uint gid  [[thread_position_in_grid]],
                       uint lane [[thread_index_in_simdgroup]]) {
    uint grp = gid / 32u;
    if (grp >= p.rows * p.n_head) return;
    uint base = grp * p.head_dim;
    float ss = 0.0f;
    for (uint i = lane; i < p.head_dim; i += 32u) { float v = x[base + i]; ss += v * v; }
    ss = simd_sum(ss) / (float)p.head_dim;
    float s = 1.0f / sqrt(ss + p.eps);
    for (uint i = lane; i < p.head_dim; i += 32u) dst[base + i] = x[base + i] * s * w[i];
}

// WEIGHTLESS per-head RMSNorm (Op::QkNorm { weight: None }) — deepseek4's bare per-head
// `ggml_rms_norm` on Q, which has no `attn_q_norm` tensor to bind. Identical 32-lane reduction to
// qknorm_f32 above; a separate kernel rather than a `has_w` flag because Metal wants every declared
// buffer argument bound, and a dummy ones-vector is exactly the fake operand `weight: None` exists
// to avoid.
kernel void qknorm_nw_f32(device const float* x   [[buffer(0)]],
                          device float*       dst [[buffer(1)]],
                          constant QkNormParams& p [[buffer(2)]],
                          uint gid  [[thread_position_in_grid]],
                          uint lane [[thread_index_in_simdgroup]]) {
    uint grp = gid / 32u;
    if (grp >= p.rows * p.n_head) return;
    uint base = grp * p.head_dim;
    float ss = 0.0f;
    for (uint i = lane; i < p.head_dim; i += 32u) { float v = x[base + i]; ss += v * v; }
    ss = simd_sum(ss) / (float)p.head_dim;
    float s = 1.0f / sqrt(ss + p.eps);
    for (uint i = lane; i < p.head_dim; i += 32u) dst[base + i] = x[base + i] * s;
}

// Qwen3.5 DeltaNet output normalization: per-head RMSNorm followed by an elementwise SiLU gate.
// This keeps qknorm_f32's exact 32-lane reduction and folds the dependent GatedAct dispatch into
// the store pass. x and dst may alias; simd_sum completes every lane's reads before stores begin.
kernel void gated_rmsnorm_f32(device const float* x    [[buffer(0)]],
                              device const float* w    [[buffer(1)]],
                              device const float* gate [[buffer(2)]],
                              device float*       dst  [[buffer(3)]],
                              constant QkNormParams& p [[buffer(4)]],
                              uint gid  [[thread_position_in_grid]],
                              uint lane [[thread_index_in_simdgroup]]) {
    uint grp = gid / 32u;
    if (grp >= p.rows * p.n_head) return;
    uint base = grp * p.head_dim;
    float ss = 0.0f;
    for (uint i = lane; i < p.head_dim; i += 32u) {
        float v = x[base + i];
        ss += v * v;
    }
    float s = 1.0f / sqrt(simd_sum(ss) / (float)p.head_dim + p.eps);
    for (uint i = lane; i < p.head_dim; i += 32u) {
        uint at = base + i;
        float z = gate[at];
        float silu = z / (1.0f + exp(-z));
        dst[at] = x[at] * s * w[i] * silu;
    }
}

// Greedy argmax over `n` logits → token id (one 256-thread threadgroup, strided scan +
// threadgroup tree-reduce). Strict > keeps the lowest index on ties, matching the host argmax
// (same contract as the Vulkan argmax.comp). The id is written as a u32 bit-pattern into the
// f32 output slot — greedy decode reads back 4 bytes instead of the [vocab] logits.
struct ArgmaxParams { uint n; };
kernel void argmax_f32(device const float* logits [[buffer(0)]],
                       device uint*        out_id [[buffer(1)]],
                       constant ArgmaxParams& p   [[buffer(2)]],
                       uint t [[thread_position_in_threadgroup]]) {
    threadgroup float sval[256];
    threadgroup uint  sidx[256];
    float best = -INFINITY;
    uint bi = 0u;
    for (uint i = t; i < p.n; i += 256u) {
        if (logits[i] > best) { best = logits[i]; bi = i; }
    }
    sval[t] = best;
    sidx[t] = bi;
    threadgroup_barrier(mem_flags::mem_threadgroup);
    for (uint s = 128u; s > 0u; s /= 2u) {
        if (t < s && sval[t + s] > sval[t]) {
            sval[t] = sval[t + s];
            sidx[t] = sidx[t + s];
        }
        threadgroup_barrier(mem_flags::mem_threadgroup);
    }
    if (t == 0u) { out_id[0] = sidx[0]; }
}

struct ArgmaxSplitParams { uint n; uint chunk; };
kernel void argmax_f32_stage1(device const float* logits [[buffer(0)]],
                              device float*       out_val [[buffer(1)]],
                              device uint*        out_idx [[buffer(2)]],
                              constant ArgmaxSplitParams& p [[buffer(3)]],
                              uint t [[thread_position_in_threadgroup]],
                              uint group [[threadgroup_position_in_grid]]) {
    threadgroup float sval[256];
    threadgroup uint  sidx[256];
    uint base = group * p.chunk;
    uint end = min(base + p.chunk, p.n);
    float best = -INFINITY;
    uint bi = base;
    for (uint i = base + t; i < end; i += 256u) {
        float v = logits[i];
        if (v > best || (v == best && i < bi)) { best = v; bi = i; }
    }
    sval[t] = best;
    sidx[t] = bi;
    threadgroup_barrier(mem_flags::mem_threadgroup);
    for (uint s = 128u; s > 0u; s /= 2u) {
        if (t < s) {
            float v = sval[t + s];
            uint i = sidx[t + s];
            if (v > sval[t] || (v == sval[t] && i < sidx[t])) {
                sval[t] = v;
                sidx[t] = i;
            }
        }
        threadgroup_barrier(mem_flags::mem_threadgroup);
    }
    if (t == 0u) { out_val[group] = sval[0]; out_idx[group] = sidx[0]; }
}

kernel void argmax_f32_stage2(device const float* values [[buffer(0)]],
                              device const uint*  indices [[buffer(1)]],
                              device uint*        out_id  [[buffer(2)]],
                              constant ArgmaxParams& p    [[buffer(3)]],
                              uint t [[thread_position_in_threadgroup]]) {
    threadgroup float sval[256];
    threadgroup uint  sidx[256];
    float best = -INFINITY;
    uint bi = 0u;
    for (uint i = t; i < p.n; i += 256u) {
        float v = values[i];
        uint idx = indices[i];
        if (v > best || (v == best && idx < bi)) { best = v; bi = idx; }
    }
    sval[t] = best;
    sidx[t] = bi;
    threadgroup_barrier(mem_flags::mem_threadgroup);
    for (uint s = 128u; s > 0u; s /= 2u) {
        if (t < s) {
            float v = sval[t + s];
            uint i = sidx[t + s];
            if (v > sval[t] || (v == sval[t] && i < sidx[t])) {
                sval[t] = v;
                sidx[t] = i;
            }
        }
        threadgroup_barrier(mem_flags::mem_threadgroup);
    }
    if (t == 0u) { out_id[0] = sidx[0]; }
}

// GPU stochastic sampling over VOCAB-scale logits (Op::Sample): temperature + top-k + top-p,
// IDENTICAL order of operations to the host `sample_logits` (infr-cpu's Op::Sample arm) given the
// same uniform draw `u`, so the same `u` picks the same token (modulo exact-tie order — ties are
// legitimately unspecified, same caveat as the Vulkan sample_topk.comp reference).
//
// Correctness-first single-threadgroup version (this is the reference backend): `top_k` (bounded
// 2..=64 by the caller) selection is done via `top_k` sequential parallel-max reductions (each an
// argmax_f32-shaped strided-scan + threadgroup tree-reduce), skipping indices already selected in
// earlier rounds — descending order falls out for free since round `j` finds the (j+1)-th largest.
// This re-scans the `n` logits `top_k` times instead of Vulkan's one-pass radix select; fine for a
// per-token decode op where correctness, not throughput, is the bar. Phase 2 (single lane) mirrors
// the host: softmax(temp) over the selected set, nucleus (top-p) cutoff, inverse-CDF walk with `u`.
#define SAMPLE_KMAX 64u
struct SampleParams { uint n; uint top_k; float temp; float top_p; };
inline void sample_f32_finish(float uniform,
                              device uint* out_id,
                              constant SampleParams& p,
                              uint k,
                              threadgroup float* gval,
                              threadgroup uint* gidx) {
    float maxl = gval[0];
    float sum = 0.0f;
    for (uint j = 0u; j < k; j++) {
        float pr = exp((gval[j] - maxl) / p.temp);
        gval[j] = pr;
        sum += pr;
    }
    for (uint j = 0u; j < k; j++) { gval[j] /= sum; }
    float cum = 0.0f;
    uint cutoff = k;
    for (uint j = 0u; j < k; j++) {
        cum += gval[j];
        if (cum >= p.top_p) { cutoff = j + 1u; break; }
    }
    float total = 0.0f;
    for (uint j = 0u; j < cutoff; j++) { total += gval[j]; }
    float r = uniform * total;
    uint tok = gidx[cutoff - 1u];
    float acc = 0.0f;
    for (uint j = 0u; j < cutoff; j++) {
        acc += gval[j];
        if (r <= acc) { tok = gidx[j]; break; }
    }
    out_id[0] = tok;
}

inline void sample_f32_impl(device const float* logits,
                            float uniform,
                            device uint* out_id,
                            constant SampleParams& p,
                            uint t,
                            threadgroup float* sval,
                            threadgroup uint* sidx,
                            threadgroup float* gval,
                            threadgroup uint* gidx) {
    // Clamp like the host (`k = top_k.min(logits.len())`) — defensive against a vocab smaller
    // than top_k; never triggers in practice (vocab >> 64).
    uint k = min(p.top_k, p.n);
    k = min(k, SAMPLE_KMAX);
    for (uint iter = 0u; iter < k; iter++) {
        float best = -1e30f;
        uint bi = 0u;
        for (uint i = t; i < p.n; i += 256u) {
            bool used = false;
            for (uint j = 0u; j < iter; j++) {
                if (gidx[j] == i) { used = true; break; }
            }
            if (!used && logits[i] > best) { best = logits[i]; bi = i; }
        }
        sval[t] = best;
        sidx[t] = bi;
        threadgroup_barrier(mem_flags::mem_threadgroup);
        for (uint s = 128u; s > 0u; s /= 2u) {
            if (t < s && sval[t + s] > sval[t]) {
                sval[t] = sval[t + s];
                sidx[t] = sidx[t + s];
            }
            threadgroup_barrier(mem_flags::mem_threadgroup);
        }
        if (t == 0u) {
            gval[iter] = sval[0];
            gidx[iter] = sidx[0];
        }
        threadgroup_barrier(mem_flags::mem_threadgroup);
    }
    // Phase 2 (single lane): softmax(temp), nucleus cutoff, inverse-CDF sample.
    if (t == 0u) {
        sample_f32_finish(uniform, out_id, p, k, gval, gidx);
    }
}

kernel void sample_f32(device const float* logits [[buffer(0)]],
                       device const float* u_buf  [[buffer(1)]],
                       device uint*        out_id [[buffer(2)]],
                       constant SampleParams& p    [[buffer(3)]],
                       uint t [[thread_position_in_threadgroup]]) {
    threadgroup float sval[256];
    threadgroup uint  sidx[256];
    threadgroup float gval[SAMPLE_KMAX];
    threadgroup uint  gidx[SAMPLE_KMAX];
    sample_f32_impl(logits, u_buf[0], out_id, p, t, sval, sidx, gval, gidx);
}

// Record-once decode variant: params are fixed in the tape, while the bound position and the
// runner's 64-slot uniform ring change per token.
kernel void sample_f32_dyn(device const float* logits    [[buffer(0)]],
                           device const float* u_buf     [[buffer(1)]],
                           device const int*   positions [[buffer(2)]],
                           device uint*        out_id    [[buffer(3)]],
                           constant SampleParams& p       [[buffer(4)]],
                           uint t [[thread_position_in_threadgroup]]) {
    threadgroup float sval[256];
    threadgroup uint  sidx[256];
    threadgroup float gval[SAMPLE_KMAX];
    threadgroup uint  gidx[SAMPLE_KMAX];
    sample_f32_impl(
        logits, u_buf[(uint)positions[0] & 63u], out_id, p, t, sval, sidx, gval, gidx
    );
}

struct SampleSplitParams { uint n; uint top_k; uint chunk; };
kernel void sample_f32_stage1(device const float* logits [[buffer(0)]],
                              device float*       out_val [[buffer(1)]],
                              device uint*        out_idx [[buffer(2)]],
                              constant SampleSplitParams& p [[buffer(3)]],
                              uint t [[thread_position_in_threadgroup]],
                              uint group [[threadgroup_position_in_grid]]) {
    threadgroup float sval[256];
    threadgroup uint  sidx[256];
    uint base = group * p.chunk;
    uint end = min(base + p.chunk, p.n);
    uint k = min(p.top_k, SAMPLE_KMAX);
    // A 4K chunk gives each lane at most 16 strided logits. Once a lane wins a reduction,
    // remember that local slot directly instead of comparing every logit with all prior winners.
    uint used_mask = 0u;
    for (uint iter = 0u; iter < k; iter++) {
        float best = -INFINITY;
        uint bi = base;
        uint slot = 0u;
        for (uint i = base + t; i < end; i += 256u, slot++) {
            float v = logits[i];
            if ((used_mask & (1u << slot)) == 0u &&
                (v > best || (v == best && i < bi))) {
                best = v;
                bi = i;
            }
        }
        sval[t] = best;
        sidx[t] = bi;
        threadgroup_barrier(mem_flags::mem_threadgroup);
        for (uint s = 128u; s > 0u; s /= 2u) {
            if (t < s) {
                float v = sval[t + s];
                uint i = sidx[t + s];
                if (v > sval[t] || (v == sval[t] && i < sidx[t])) {
                    sval[t] = v;
                    sidx[t] = i;
                }
            }
            threadgroup_barrier(mem_flags::mem_threadgroup);
        }
        uint winner = sidx[0];
        uint lane_base = base + t;
        if (winner >= lane_base && winner < end) {
            uint delta = winner - lane_base;
            if (delta % 256u == 0u) {
                uint slot = delta / 256u;
                used_mask |= 1u << slot;
            }
        }
        if (t == 0u) {
            uint out = group * k + iter;
            out_val[out] = sval[0];
            out_idx[out] = sidx[0];
        }
        threadgroup_barrier(mem_flags::mem_threadgroup);
    }
}

inline void sample_f32_stage2_impl(device const float* values,
                                   device const uint* indices,
                                   float uniform,
                                   device uint* out_id,
                                   constant SampleParams& p,
                                   uint t,
                                   threadgroup float* sval,
                                   threadgroup uint* sidx,
                                   threadgroup float* gval,
                                   threadgroup uint* gidx,
                                   threadgroup uint* gslot) {
    uint k = min(min(p.top_k, p.n), SAMPLE_KMAX);
    for (uint iter = 0u; iter < k; iter++) {
        float best = -INFINITY;
        uint bi = 0u;
        for (uint i = t; i < p.n; i += 256u) {
            bool used = false;
            for (uint j = 0u; j < iter; j++) {
                if (gslot[j] == i) { used = true; break; }
            }
            float v = values[i];
            uint idx = indices[i];
            if (!used && (v > best || (v == best && idx < indices[bi]))) {
                best = v;
                bi = i;
            }
        }
        sval[t] = best;
        sidx[t] = bi;
        threadgroup_barrier(mem_flags::mem_threadgroup);
        for (uint s = 128u; s > 0u; s /= 2u) {
            if (t < s) {
                float v = sval[t + s];
                uint slot = sidx[t + s];
                if (v > sval[t] || (v == sval[t] && indices[slot] < indices[sidx[t]])) {
                    sval[t] = v;
                    sidx[t] = slot;
                }
            }
            threadgroup_barrier(mem_flags::mem_threadgroup);
        }
        if (t == 0u) {
            uint slot = sidx[0];
            gval[iter] = sval[0];
            gidx[iter] = indices[slot];
            gslot[iter] = slot;
        }
        threadgroup_barrier(mem_flags::mem_threadgroup);
    }
    if (t == 0u) {
        sample_f32_finish(uniform, out_id, p, k, gval, gidx);
    }
}

kernel void sample_f32_stage2(device const float* values [[buffer(0)]],
                              device const uint*  indices [[buffer(1)]],
                              device const float* u_buf   [[buffer(2)]],
                              device uint*        out_id  [[buffer(3)]],
                              constant SampleParams& p    [[buffer(4)]],
                              uint t [[thread_position_in_threadgroup]]) {
    threadgroup float sval[256];
    threadgroup uint  sidx[256];
    threadgroup float gval[SAMPLE_KMAX];
    threadgroup uint  gidx[SAMPLE_KMAX];
    threadgroup uint  gslot[SAMPLE_KMAX];
    sample_f32_stage2_impl(
        values, indices, u_buf[0], out_id, p, t, sval, sidx, gval, gidx, gslot
    );
}

kernel void sample_f32_stage2_dyn(device const float* values    [[buffer(0)]],
                                  device const uint*  indices   [[buffer(1)]],
                                  device const float* u_buf     [[buffer(2)]],
                                  device const int*   positions [[buffer(3)]],
                                  device uint*        out_id    [[buffer(4)]],
                                  constant SampleParams& p      [[buffer(5)]],
                                  uint t [[thread_position_in_threadgroup]]) {
    threadgroup float sval[256];
    threadgroup uint  sidx[256];
    threadgroup float gval[SAMPLE_KMAX];
    threadgroup uint  gidx[SAMPLE_KMAX];
    threadgroup uint  gslot[SAMPLE_KMAX];
    sample_f32_stage2_impl(
        values, indices, u_buf[(uint)positions[0] & 63u], out_id, p,
        t, sval, sidx, gval, gidx, gslot
    );
}

// ---- DeepSeek V4 Sinkhorn hyper-connections (`Op::HyperConnectMix` / `Pre` / `Post`).
//
// Ports of the Vulkan `hyper_mix.comp`, `hyper_pre.comp` and `hyper_post.comp` — same arithmetic,
// same loop structure, same accumulation orders. See `Op::HyperConnectMix`'s doc for the contract;
// the details that still RUN when got wrong (comb's `dst + hc*src` index, the asymmetric iteration
// count, the four eps sites, pre's `+eps` vs post's `x2`) are pinned by `infr-llama`'s
// `hyper_connect_*` tests against a from-definition reference.
//
// Must equal `infr_core::graph::HYPER_CONNECT_MAX_MULT`; the host refuses a wider `hc` before
// encoding, which is the only thing keeping `m` in range.
constant constexpr uint HC_MAX = 8u;

struct HyperMixParams {
    uint  rows;
    uint  hc;
    uint  mix_dim;   // (2 + hc)*hc for the wrapping form, hc for the head form
    float eps;
    uint  n_iter;
};

// The gate + Sinkhorn body, shared by both entry points. `post`/`comb` are null in the head form
// (`build_hc_head`), whose `mixes` is the `pre` chunk alone read at the SAME indices.
static inline void hyper_mix_one(device const float* mixes,
                                 device const float* scl,
                                 device const float* bse,
                                 device float*       pre,
                                 device float*       post,
                                 device float*       comb,
                                 constant HyperMixParams& p,
                                 uint t) {
    if (t >= p.rows) return;
    uint hc = p.hc;
    uint mb = t * p.mix_dim;

    for (uint h = 0u; h < hc; ++h) {
        float z = mixes[mb + h] * scl[0] + bse[h];
        // sigmoid then + eps — the fourth eps site, distinct from Sinkhorn's three.
        pre[t*hc + h] = 1.0f / (1.0f + exp(-z)) + p.eps;
    }
    if (comb == nullptr) return;

    for (uint h = 0u; h < hc; ++h) {
        float z = mixes[mb + hc + h] * scl[1] + bse[hc + h];
        // sigmoid then x2 — NOT + eps. Adjacent chunk of the same tensor, different tail.
        post[t*hc + h] = 2.0f / (1.0f + exp(-z));
    }

    float m[HC_MAX*HC_MAX];
    uint n = hc*hc;
    for (uint i = 0u; i < n; ++i) {
        // comb's chunk starts at 2*hc and `dst` is its FAST axis (`dst + hc*src`).
        m[i] = mixes[mb + 2u*hc + i] * scl[2] + bse[2u*hc + i];
    }
    // Softmax over dst (a contiguous run of hc per src column), then the post-softmax + eps.
    for (uint src = 0u; src < hc; ++src) {
        uint o = src*hc;
        float mx = m[o];
        for (uint d = 1u; d < hc; ++d) { mx = max(mx, m[o + d]); }
        float s = 0.0f;
        for (uint d = 0u; d < hc; ++d) { m[o + d] = exp(m[o + d] - mx); s += m[o + d]; }
        for (uint d = 0u; d < hc; ++d) { m[o + d] = m[o + d] / s + p.eps; }
    }
    // The ASYMMETRIC loop: `n_iter` normalisations over src, `n_iter - 1` over dst, starting AND
    // ending with an over-src one (`it > 0` reproduces the reference's `for (i = 1; i < n_iter)`).
    for (uint it = 0u; it < p.n_iter; ++it) {
        if (it > 0u) {
            for (uint src = 0u; src < hc; ++src) {
                uint o = src*hc;
                float s = 0.0f;
                for (uint d = 0u; d < hc; ++d) { s += m[o + d]; }
                s += p.eps;
                for (uint d = 0u; d < hc; ++d) { m[o + d] /= s; }
            }
        }
        for (uint d = 0u; d < hc; ++d) {
            float s = 0.0f;
            for (uint src = 0u; src < hc; ++src) { s += m[d + hc*src]; }
            s += p.eps;
            for (uint src = 0u; src < hc; ++src) { m[d + hc*src] /= s; }
        }
    }
    for (uint i = 0u; i < n; ++i) { comb[t*n + i] = m[i]; }
}

// `build_hc_head`'s form: `pre` only.
kernel void hyper_mix_f32(device const float* mixes [[buffer(0)]],
                          device const float* scl   [[buffer(1)]],
                          device const float* bse   [[buffer(2)]],
                          device float*       pre   [[buffer(3)]],
                          constant HyperMixParams& p [[buffer(4)]],
                          uint t [[thread_position_in_grid]]) {
    hyper_mix_one(mixes, scl, bse, pre, nullptr, nullptr, p, t);
}

// The sublayer-wrapping form: `pre`, `post` and the Sinkhorn-normalised `comb`.
kernel void hyper_mix_gates_f32(device const float* mixes [[buffer(0)]],
                                device const float* scl   [[buffer(1)]],
                                device const float* bse   [[buffer(2)]],
                                device float*       pre   [[buffer(3)]],
                                device float*       post  [[buffer(4)]],
                                device float*       comb  [[buffer(5)]],
                                constant HyperMixParams& p [[buffer(6)]],
                                uint t [[thread_position_in_grid]]) {
    hyper_mix_one(mixes, scl, bse, pre, post, comb, p, t);
}

struct HyperConnParams { uint hc; uint n_embd; uint total; };

// `Op::HyperConnectPre`: dst[t, i] = sum_h x[t, h, i] * w[t, h], h ASCENDING. One thread per
// output element.
kernel void hyper_pre_f32(device const float* x   [[buffer(0)]],
                          device const float* w   [[buffer(1)]],
                          device float*       dst [[buffer(2)]],
                          constant HyperConnParams& p [[buffer(3)]],
                          uint i [[thread_position_in_grid]]) {
    if (i >= p.total) return;
    uint t = i / p.n_embd;
    uint e = i - t*p.n_embd;
    float acc = 0.0f;
    for (uint h = 0u; h < p.hc; ++h) {
        acc = fma(x[(t*p.hc + h)*p.n_embd + e], w[t*p.hc + h], acc);
    }
    dst[i] = acc;
}

// `Op::HyperConnectPost`: dst[t, d, i] = x[t,i]*post[t,d] + sum_src res[t,src,i]*comb[t, d+hc*src].
// One thread per output element.
kernel void hyper_post_f32(device const float* x    [[buffer(0)]],
                           device const float* res  [[buffer(1)]],
                           device const float* post [[buffer(2)]],
                           device const float* comb [[buffer(3)]],
                           device float*       dst  [[buffer(4)]],
                           constant HyperConnParams& p [[buffer(5)]],
                           uint i [[thread_position_in_grid]]) {
    if (i >= p.total) return;
    uint r = i / p.n_embd;          // t*hc + d
    uint e = i - r*p.n_embd;
    uint t = r / p.hc;
    uint d = r - t*p.hc;
    float acc = x[t*p.n_embd + e] * post[t*p.hc + d];
    for (uint src = 0u; src < p.hc; ++src) {
        acc = fma(res[(t*p.hc + src)*p.n_embd + e], comb[t*p.hc*p.hc + d + p.hc*src], acc);
    }
    dst[i] = acc;
}

// `Op::CompressPool` (DeepSeek V4 compressor pooling): per channel, softmax `scores` over the
// WINDOW axis — not over n_embd — then average `values` under those weights.
//
//   m        = max_w scores[b, w, c]
//   dst[b,c] = (sum_w values[b, w, c]*exp(scores[b, w, c] - m)) / (sum_w exp(scores[b, w, c] - m))
//
// The max-subtract is what makes the `-inf` sentinel rows weigh exactly zero; a window that is
// ENTIRELY `-inf` writes 0.0 (a deliberate deviation from ggml's NaN — see `Op::CompressPool`).
// One thread per output element, each walking its own window.
struct CompressPoolParams { uint window; uint n_embd; uint total; };

kernel void compress_pool_f32(device const float* values [[buffer(0)]],
                              device const float* scores [[buffer(1)]],
                              device float*       dst    [[buffer(2)]],
                              constant CompressPoolParams& p [[buffer(3)]],
                              uint i [[thread_position_in_grid]]) {
    if (i >= p.total) return;
    uint b = i / p.n_embd;
    uint c = i - b*p.n_embd;
    uint base = b*p.window*p.n_embd + c;

    float m = -INFINITY;
    for (uint w = 0u; w < p.window; ++w) {
        m = max(m, scores[base + w*p.n_embd]);
    }
    if (isinf(m) && m < 0.0f) { dst[i] = 0.0f; return; }

    float acc = 0.0f;
    float den = 0.0f;
    for (uint w = 0u; w < p.window; ++w) {
        float e = exp(scores[base + w*p.n_embd] - m);
        den += e;
        acc = fma(values[base + w*p.n_embd], e, acc);
    }
    dst[i] = acc / den;
}
