** Name: SimpleOpAmp138

.MACRO SimpleOpAmp138 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 inputVoltageBiasXXnXX1 inputVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=5e-6 W=116e-6
mDiodeTransistorNmos2 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=5e-6 W=258e-6
mDiodeTransistorPmos3 ibias ibias sourcePmos sourcePmos pmos4 L=1e-6 W=20e-6
mDiodeTransistorPmos4 FirstStageYinnerOutputLoad1 FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=1e-6 W=38e-6
mDiodeTransistorPmos5 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 sourcePmos sourcePmos pmos4 L=1e-6 W=38e-6
mNormalTransistorNmos6 out inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=5e-6 W=128e-6
mNormalTransistorNmos7 FirstStageYinnerOutputLoad1 inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=5e-6 W=128e-6
mNormalTransistorNmos8 FirstStageYinnerTransistorStack1Load2 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=5e-6 W=569e-6
mNormalTransistorNmos9 FirstStageYinnerTransistorStack2Load2 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=5e-6 W=569e-6
mNormalTransistorPmos10 inputVoltageBiasXXnXX1 ibias sourcePmos sourcePmos pmos4 L=1e-6 W=293e-6
mNormalTransistorPmos11 out FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=1e-6 W=38e-6
mNormalTransistorPmos12 out in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=3e-6 W=597e-6
mNormalTransistorPmos13 FirstStageYinnerOutputLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=3e-6 W=597e-6
mNormalTransistorPmos14 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack2Load1 sourcePmos sourcePmos pmos4 L=1e-6 W=38e-6
mNormalTransistorPmos15 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=1e-6 W=600e-6
Capacitor1 out sourceNmos 10e-12
.EOM SimpleOpAmp138

** Expected Performance Values: 
** Gain: 50 dB
** Power consumption: 4.15901 mW
** Area: 13487 (mu_m)^2
** Transit frequency: 23.0031 MHz
** Transit frequency with error factor: 23.0032 MHz
** Slew rate: 29.9635 V/mu_s
** Phase margin: 83.0789Â°
** CMRR: 94 dB
** VoutMax: 3 V
** VoutMin: 0.980001 V
** VcmMax: 4.06001 V
** VcmMin: 0.0100001 V


** Expected Currents: 
** NormalTransistorPmos: -148.012 muA
** DiodeTransistorPmos: -179.106 muA
** NormalTransistorPmos: -179.106 muA
** NormalTransistorPmos: -179.107 muA
** DiodeTransistorPmos: -179.106 muA
** NormalTransistorNmos: 331.944 muA
** NormalTransistorNmos: 331.944 muA
** NormalTransistorNmos: 331.945 muA
** NormalTransistorNmos: 331.944 muA
** NormalTransistorPmos: -305.673 muA
** NormalTransistorPmos: -152.836 muA
** NormalTransistorPmos: -152.836 muA
** DiodeTransistorNmos: 148.013 muA
** DiodeTransistorNmos: 148.014 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.26801  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXnXX1: 1.26901  V
** out: 2.5  V
** outSourceVoltageBiasXXnXX1: 0.590001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerOutputLoad1: 2.84501  V
** innerTransistorStack1Load1: 3.92001  V
** innerTransistorStack1Load2: 0.471001  V
** innerTransistorStack2Load1: 3.92501  V
** innerTransistorStack2Load2: 0.471001  V
** sourceTransconductance: 3.27101  V


.END