Release 13.3 - xst O.76xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ddr2_rtl_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ddr2_rtl_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ddr2_rtl_top"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : ddr2_rtl_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/ila_cmd_gen.v" in library work
Compiling verilog file "ipcore_dir/ila_rd_fifo.v" in library work
Module <ila_cmd_gen> compiled
Compiling verilog file "ipcore_dir/ila_ddr_sdram.v" in library work
Module <ila_rd_fifo> compiled
Compiling verilog file "ipcore_dir/ila_data_gen.v" in library work
Module <ila_ddr_sdram> compiled
Compiling verilog file "ipcore_dir/ila_data_format.v" in library work
Module <ila_data_gen> compiled
Compiling verilog file "ipcore_dir/ila_chipscope_wr_fifo.v" in library work
Module <ila_data_format> compiled
Compiling verilog file "ipcore_dir/fifo_wr.v" in library work
Module <ila_chipscope_wr_fifo> compiled
Compiling verilog file "ipcore_dir/fifo_1.v" in library work
Module <fifo_wr> compiled
Compiling verilog file "ipcore_dir/fifo.v" in library work
Module <fifo_1> compiled
Compiling verilog file "ipcore_dir/dout_ila_final.v" in library work
Module <fifo> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr_sdram.v" in library work
Module <dout_ila_final> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_usr_wr.v" in library work
Module <ddr_sdram> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_usr_top.v" in library work
Module <ddr2_usr_wr> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_usr_rd.v" in library work
Module <ddr2_usr_top> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_usr_addr_fifo.v" in library work
Module <ddr2_usr_rd> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_top.v" in library work
Module <ddr2_usr_addr_fifo> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_write.v" in library work
Module <ddr2_top> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_top.v" in library work
Module <ddr2_phy_write> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_io.v" in library work
Module <ddr2_phy_top> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_init.v" in library work
Module <ddr2_phy_io> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_dqs_iob.v" in library work
Module <ddr2_phy_init> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_dm_iob.v" in library work
Module <ddr2_phy_dqs_iob> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_calib.v" in library work
Module <ddr2_phy_dm_iob> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_infrastructure.v" in library work
Module <ddr2_phy_calib> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_chipscope.v" in library work
Module <ddr2_infrastructure> compiled
Module <icon4> compiled
Module <vio_async_in192> compiled
Module <vio_async_in96> compiled
Module <vio_async_in100> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_ctrl.v" in library work
Module <vio_sync_out32> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_dq_iob.v" in library work
Module <ddr2_ctrl> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_ctl_io.v" in library work
Module <ddr2_phy_dq_iob> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_mem_if_top.v" in library work
Module <ddr2_phy_ctl_io> compiled
Compiling verilog file "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_idelay_ctrl.v" in library work
Module <ddr2_mem_if_top> compiled
Compiling verilog file "data_gen.v" in library work
Module <ddr2_idelay_ctrl> compiled
Compiling verilog file "cmd_gen.v" in library work
Module <data_gen> compiled
Compiling verilog file "addr_gen.v" in library work
Module <cmd_gen> compiled
Compiling verilog file "wr_fifo.v" in library work
Module <addr_gen> compiled
Compiling verilog file "rd_fifo.v" in library work
Module <wr_fifo> compiled
Compiling verilog file "pll_gen.v" in library work
Module <rd_fifo> compiled
Compiling verilog file "ipcore_dir/icon_ddr2_rtl.v" in library work
Module <pll_gen> compiled
Compiling verilog file "ipcore_dir/fifo_clk.v" in library work
Module <icon_ddr2_rtl> compiled
Compiling verilog file "fifo_control.v" in library work
Module <fifo_clk> compiled
Compiling verilog file "din_gen.v" in library work
Module <fifo_control> compiled
Compiling verilog file "ddr_sdram_top.v" in library work
Module <din_gen> compiled
Compiling verilog file "data_format_out.v" in library work
Module <ddr_sdram_top> compiled
Compiling verilog file "data_format.v" in library work
Module <data_format_out> compiled
Compiling verilog file "ddr2_rtl_top.v" in library work
Module <data_format_in> compiled
Module <ddr2_rtl_top> compiled
No errors in compilation
Analysis of file <"ddr2_rtl_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ddr2_rtl_top> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	APPDATA_WIDTH = "00000000000000000000000001000000"
	BANK_WIDTH = "00000000000000000000000000000011"
	BURST_LEN = "00000000000000000000000000001000"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000001111101000000"
	CLK_TYPE = "SINGLE_ENDED"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000010"
	DATA_WIDTH = "00000000000000000000000000100000"
	DEBUG_EN = "00000000000000000000000000000000"
	DLL_FREQ_MODE = "HIGH"
	DM_WIDTH = "00000000000000000000000000000100"
	DO_WIDTH = "00000000000000000000000001000000"
	DQS_BITS = "00000000000000000000000000000010"
	DQS_WIDTH = "00000000000000000000000000000100"
	DQ_BITS = "00000000000000000000000000000101"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000000100000"
	ECC_ENABLE = "00000000000000000000000000000000"
	HIGH_PERFORMANCE_MODE = "TRUE"
	MULTI_BANK_EN = "00000000000000000000000000000001"
	NOCLK200 = "00000000000000000000000000000000"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000010"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	RST_ACT_LOW = "00000000000000000000000000000001"
	SIM_ONLY = "00000000000000000000000000000000"
	TRAS = "00000000000000001001110001000000"
	TRCD = "00000000000000000011101010011000"
	TREFI_NS = "00000000000000000001111001111000"
	TRFC = "00000000000000011111001000001100"
	TRP = "00000000000000000011101010011000"
	TRTP = "00000000000000000001110101001100"
	TWO_T_TIME_EN = "00000000000000000000000000000000"
	TWR = "00000000000000000011101010011000"
	TWTR = "00000000000000000001110101001100"

Analyzing hierarchy for module <pll_gen> in library <work>.

Analyzing hierarchy for module <din_gen> in library <work>.

Analyzing hierarchy for module <data_format_in> in library <work> with parameters.
	DI_WIDTH = "00000000000000000000000000100000"
	DO_WIDTH = "00000000000000000000000001000000"
	WIDTH_CH = "00000000000000000000000000000010"

Analyzing hierarchy for module <wr_fifo> in library <work> with parameters.
	DATA_WIDTH = "00000000000000000000000001000000"
	WRITE_BURST = "00000000000000000000000000001000"

Analyzing hierarchy for module <fifo_control> in library <work> with parameters.
	BANK_WIDTH = "00000000000000000000000000000011"
	COL_WIDTH = "00000000000000000000000000001010"
	DATA_WIDTH = "00000000000000000000000001000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	WRITE_BURST = "00000000000000000000000000001000"

Analyzing hierarchy for module <rd_fifo> in library <work> with parameters.
	DATA_WIDTH = "00000000000000000000000001000000"
	WRITE_BURST = "00000000000000000000000000001000"

Analyzing hierarchy for module <data_format_out> in library <work> with parameters.
	DIV_WIDTH = "00000000000000000000000000000010"
	DI_WIDTH = "00000000000000000000000001000000"
	DO_WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <ddr_sdram_top> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	APPDATA_WIDTH = "00000000000000000000000001000000"
	BANK_WIDTH = "00000000000000000000000000000011"
	BURST_LEN = "00000000000000000000000000001000"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000001111101000000"
	CLK_TYPE = "SINGLE_ENDED"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000010"
	DEBUG_EN = "00000000000000000000000000000000"
	DLL_FREQ_MODE = "HIGH"
	DM_WIDTH = "00000000000000000000000000000100"
	DQS_BITS = "00000000000000000000000000000010"
	DQS_WIDTH = "00000000000000000000000000000100"
	DQ_BITS = "00000000000000000000000000000101"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000000100000"
	ECC_ENABLE = "00000000000000000000000000000000"
	HIGH_PERFORMANCE_MODE = "TRUE"
	MULTI_BANK_EN = "00000000000000000000000000000001"
	NOCLK200 = "00000000000000000000000000000000"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000010"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	RST_ACT_LOW = "00000000000000000000000000000001"
	SIM_ONLY = "00000000000000000000000000000000"
	TRAS = "00000000000000001001110001000000"
	TRCD = "00000000000000000011101010011000"
	TREFI_NS = "00000000000000000001111001111000"
	TRFC = "00000000000000011111001000001100"
	TRP = "00000000000000000011101010011000"
	TRTP = "00000000000000000001110101001100"
	TWO_T_TIME_EN = "00000000000000000000000000000000"
	TWR = "00000000000000000011101010011000"
	TWTR = "00000000000000000001110101001100"

Analyzing hierarchy for module <addr_gen> in library <work> with parameters.
	BANK_WIDTH = "00000000000000000000000000000011"
	COL_WIDTH = "00000000000000000000000000001010"
	DATA_WIDTH = "00000000000000000000000001000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	WRITE_BURST = "00000000000000000000000000001000"

Analyzing hierarchy for module <data_gen> in library <work> with parameters.
	BURST_LENGTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	HALF_WIDTH = "00000000000000000000000000100000"
	WRITE_BURST = "00000000000000000000000000001000"
	WR_FOURTH_DATA = "11"
	WR_IDLE_FIRST_DATA = "00"
	WR_SECOND_DATA = "01"
	WR_THIRD_DATA = "10"

Analyzing hierarchy for module <cmd_gen> in library <work> with parameters.
	BURST_LEN_DIV2 = "00000000000000000000000000000100"
	DATA_WIDTH = "00000000000000000000000001000000"
	DDR_BUF = "0100"
	FIFO_RD = "0010"
	IDLE = "0000"
	RD_DDR = "0101"
	WAIT_0 = "0001"
	WAIT_1 = "0011"
	WAIT_2 = "0110"
	WAIT_FIFO_8 = "0111"
	WRITE_BURST = "00000000000000000000000000001000"

Analyzing hierarchy for module <ddr_sdram> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	APPDATA_WIDTH = "00000000000000000000000001000000"
	BANK_WIDTH = "00000000000000000000000000000011"
	BURST_LEN = "00000000000000000000000000001000"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000001111101000000"
	CLK_TYPE = "SINGLE_ENDED"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000010"
	DEBUG_EN = "00000000000000000000000000000000"
	DLL_FREQ_MODE = "HIGH"
	DM_WIDTH = "00000000000000000000000000000100"
	DQS_BITS = "00000000000000000000000000000010"
	DQS_WIDTH = "00000000000000000000000000000100"
	DQ_BITS = "00000000000000000000000000000101"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000000100000"
	ECC_ENABLE = "00000000000000000000000000000000"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = "00000000000000000000000000000001"
	NOCLK200 = "00000000000000000000000000000000"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000010"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	RST_ACT_LOW = "00000000000000000000000000000001"
	SIM_ONLY = "00000000000000000000000000000000"
	TRAS = "00000000000000001001110001000000"
	TRCD = "00000000000000000011101010011000"
	TREFI_NS = "00000000000000000001111001111000"
	TRFC = "00000000000000011111001000001100"
	TRP = "00000000000000000011101010011000"
	TRTP = "00000000000000000001110101001100"
	TWO_T_TIME_EN = "00000000000000000000000000000000"
	TWR = "00000000000000000011101010011000"
	TWTR = "00000000000000000001110101001100"

Analyzing hierarchy for module <ddr2_idelay_ctrl> in library <work> with parameters.
	IODELAY_GRP = "IODELAY_MIG"

Analyzing hierarchy for module <ddr2_infrastructure> in library <work> with parameters.
	CLK_GENERATOR = "PLL"
	CLK_PERIOD = "00000000000000000001111101000000"
	CLK_PERIOD_INT = "00000000000000000000000000001000"
	CLK_PERIOD_NS = 8.000000
	CLK_TYPE = "SINGLE_ENDED"
	DLL_FREQ_MODE = "HIGH"
	NOCLK200 = "00000000000000000000000000000000"
	RST_ACT_LOW = "00000000000000000000000000000001"
	RST_SYNC_NUM = "00000000000000000000000000011001"

Analyzing hierarchy for module <ddr2_top> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	APPDATA_WIDTH = "00000000000000000000000001000000"
	BANK_WIDTH = "00000000000000000000000000000011"
	BURST_LEN = "00000000000000000000000000001000"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000001111101000000"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000010"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_WIDTH = "00000000000000000000000000000100"
	DQS_BITS = "00000000000000000000000000000010"
	DQS_WIDTH = "00000000000000000000000000000100"
	DQ_BITS = "00000000000000000000000000000101"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000000100000"
	ECC_ENABLE = "00000000000000000000000000000000"
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = "00000000000000000000000000000001"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000010"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	SIM_ONLY = "00000000000000000000000000000000"
	TRAS = "00000000000000001001110001000000"
	TRCD = "00000000000000000011101010011000"
	TREFI_NS = "00000000000000000001111001111000"
	TRFC = "00000000000000011111001000001100"
	TRP = "00000000000000000011101010011000"
	TRTP = "00000000000000000001110101001100"
	TWO_T_TIME_EN = "00000000000000000000000000000000"
	TWR = "00000000000000000011101010011000"
	TWTR = "00000000000000000001110101001100"
	USE_DM_PORT = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_mem_if_top> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	APPDATA_WIDTH = "00000000000000000000000001000000"
	BANK_WIDTH = "00000000000000000000000000000011"
	BURST_LEN = "00000000000000000000000000001000"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000001111101000000"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000010"
	DDR_TYPE = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_WIDTH = "00000000000000000000000000000100"
	DQS_BITS = "00000000000000000000000000000010"
	DQS_WIDTH = "00000000000000000000000000000100"
	DQ_BITS = "00000000000000000000000000000101"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000000100000"
	ECC_ENABLE = "00000000000000000000000000000000"
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = "00000000000000000000000000000001"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000010"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	SIM_ONLY = "00000000000000000000000000000000"
	TRAS = "00000000000000001001110001000000"
	TRCD = "00000000000000000011101010011000"
	TREFI_NS = "00000000000000000001111001111000"
	TRFC = "00000000000000011111001000001100"
	TRP = "00000000000000000011101010011000"
	TRTP = "00000000000000000001110101001100"
	TWO_T_TIME_EN = "00000000000000000000000000000000"
	TWR = "00000000000000000011101010011000"
	TWTR = "00000000000000000001110101001100"
	USE_DM_PORT = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_phy_top> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BANK_WIDTH = "00000000000000000000000000000011"
	BURST_LEN = "00000000000000000000000000001000"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000001111101000000"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000010"
	DDR_TYPE = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_WIDTH = "00000000000000000000000000000100"
	DQS_BITS = "00000000000000000000000000000010"
	DQS_WIDTH = "00000000000000000000000000000100"
	DQ_BITS = "00000000000000000000000000000101"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000000100000"
	ECC_ENABLE = "00000000000000000000000000000000"
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000010"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	SIM_ONLY = "00000000000000000000000000000000"
	TWO_T_TIME_EN = "00000000000000000000000000000000"
	TWR = "00000000000000000011101010011000"
	USE_DM_PORT = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_usr_top> in library <work> with parameters.
	APPDATA_WIDTH = "00000000000000000000000001000000"
	BANK_WIDTH = "00000000000000000000000000000011"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	DQS_WIDTH = "00000000000000000000000000000100"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000000100000"
	ECC_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"

Analyzing hierarchy for module <ddr2_ctrl> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BANK_RANGE_END = "00000000000000000000000000011001"
	BANK_RANGE_START = "00000000000000000000000000010111"
	BANK_WIDTH = "00000000000000000000000000000011"
	BURST_LEN = "00000000000000000000000000001000"
	BURST_LEN_DIV2 = "00000000000000000000000000000100"
	CAS_LAT = "00000000000000000000000000000100"
	CAS_LAT_RD = 4
	CLK_PERIOD = "00000000000000000001111101000000"
	CMP_BANK_RANGE_END = "00000000000000000000000000001111"
	CMP_BANK_RANGE_START = "00000000000000000000000000001101"
	CMP_CS_RANGE_END = "00000000000000000000000000001111"
	CMP_CS_RANGE_START = "00000000000000000000000000010000"
	CMP_ROW_RANGE_END = "00000000000000000000000000001100"
	CMP_ROW_RANGE_START = "00000000000000000000000000000000"
	CMP_WIDTH = "00000000000000000000000000010000"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_BITS_FIX = "00000000000000000000000000000001"
	CS_NUM = "00000000000000000000000000000001"
	CS_RANGE_END = "00000000000000000000000000011001"
	CS_RANGE_START = "00000000000000000000000000011010"
	CTRL_ACTIVE = "00101"
	CTRL_ACTIVE_WAIT = "00110"
	CTRL_AUTO_REFRESH = "00011"
	CTRL_AUTO_REFRESH_WAIT = "00100"
	CTRL_BURST_READ = "00111"
	CTRL_BURST_WRITE = "01001"
	CTRL_IDLE = "00000"
	CTRL_PRECHARGE = "00001"
	CTRL_PRECHARGE_WAIT = "00010"
	CTRL_PRECHARGE_WAIT1 = "01011"
	CTRL_READ_WAIT = "01000"
	CTRL_WRITE_WAIT = "01010"
	DDR_TYPE = "00000000000000000000000000000001"
	ECC_ENABLE = "00000000000000000000000000000000"
	MULTI_BANK_EN = "00000000000000000000000000000001"
	OPEN_BANK_NUM = "00000000000000000000000000000100"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_RANGE_END = "00000000000000000000000000010110"
	ROW_RANGE_START = "00000000000000000000000000001010"
	ROW_WIDTH = "00000000000000000000000000001101"
	TRAS = "00000000000000001001110001000000"
	TRAS_COUNT = "00000000000000000000000000000110"
	TRAS_CYC = 6
	TRCD = "00000000000000000011101010011000"
	TRCD_COUNT = "00000000000000000000000000000010"
	TRCD_CYC = 2
	TREFI_COUNT = "00000000000000000000001111001110"
	TREFI_NS = "00000000000000000001111001111000"
	TRFC = "00000000000000011111001000001100"
	TRFC_COUNT = "00000000000000000000000000010000"
	TRFC_CYC = 16
	TRP = "00000000000000000011101010011000"
	TRP_COUNT = "00000000000000000000000000000011"
	TRP_CYC = 3
	TRRD = "00000000000000000010011100010000"
	TRRD_COUNT = "00000000000000000000000000000010"
	TRRD_CYC = 2
	TRTP = "00000000000000000001110101001100"
	TRTP_COUNT = "00000000000000000000000000000100"
	TRTP_CYC = 4
	TRTP_TMP_MIN = 2
	TRTW_COUNT = "00000000000000000000000000001000"
	TRTW_CYC = "00000000000000000000000000001000"
	TWO_T_TIME_EN = "00000000000000000000000000000000"
	TWR = "00000000000000000011101010011000"
	TWR_COUNT = "00000000000000000000000000001001"
	TWR_CYC = 9
	TWTR = "00000000000000000001110101001100"
	TWTR_COUNT = "00000000000000000000000000001001"
	TWTR_CYC = 9
	TWTR_TMP_MIN = 2
	WR_LAT = 3

Analyzing hierarchy for module <ddr2_phy_write> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CS_NUM = "00000000000000000000000000000001"
	DDR1 = "00000000000000000000000000000000"
	DDR2 = "00000000000000000000000000000001"
	DDR3 = "00000000000000000000000000000010"
	DDR_TYPE = "00000000000000000000000000000001"
	DQ_WIDTH = "00000000000000000000000000100000"
	ECC_ENABLE = "00000000000000000000000000000000"
	MASK_WIDTH = "00000000000000000000000000000100"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WR_LATENCY = "00000000000000000000000000000011"
	REG_ENABLE = "00000000000000000000000000000000"
	WR_LATENCY = "00000000000000000000000000000011"

Analyzing hierarchy for module <ddr2_phy_io> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CLK_PERIOD = "00000000000000000001111101000000"
	CLK_WIDTH = "00000000000000000000000000000010"
	DDR_TYPE = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_TO_BYTE_RATIO = "00000000000000000000000000000001"
	DM_WIDTH = "00000000000000000000000000000100"
	DQS_BITS = "00000000000000000000000000000010"
	DQS_WIDTH = "00000000000000000000000000000100"
	DQ_BITS = "00000000000000000000000000000101"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000000100000"
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	ODT_WIDTH = "00000000000000000000000000000010"
	REG_ENABLE = "00000000000000000000000000000000"
	SIM_ONLY = "00000000000000000000000000000000"
	USE_DM_PORT = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_phy_ctl_io> in library <work> with parameters.
	BANK_WIDTH = "00000000000000000000000000000011"
	CKE_WIDTH = "00000000000000000000000000000001"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000010"
	DDR_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000010"
	ROW_WIDTH = "00000000000000000000000000001101"
	TWO_T_TIME_EN = "00000000000000000000000000000000"

Analyzing hierarchy for module <ddr2_phy_init> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BANK_WIDTH = "00000000000000000000000000000011"
	BURST_LEN = "00000000000000000000000000001000"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000001111101000000"
	CNTNEXT_CMD = "1111111"
	CNTNEXT_RD = "1111"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_BITS_FIX = "00000000000000000000000000000001"
	CS_NUM = "00000000000000000000000000000001"
	DDR1 = "00000000000000000000000000000000"
	DDR2 = "00000000000000000000000000000001"
	DDR3 = "00000000000000000000000000000010"
	DDR_TYPE = "00000000000000000000000000000001"
	DQ_WIDTH = "00000000000000000000000000100000"
	INIT_AUTO_REFRESH = "01010"
	INIT_AUTO_REFRESH_WAIT = "10000"
	INIT_CAL1_READ = "00000"
	INIT_CAL1_READ_WAIT = "10100"
	INIT_CAL1_WRITE = "00100"
	INIT_CAL1_WRITE_READ = "10011"
	INIT_CAL2_READ = "00001"
	INIT_CAL2_READ_WAIT = "10110"
	INIT_CAL2_WRITE = "00101"
	INIT_CAL2_WRITE_READ = "10101"
	INIT_CAL3_READ = "00010"
	INIT_CAL3_READ_WAIT = "11000"
	INIT_CAL3_WRITE = "00110"
	INIT_CAL3_WRITE_READ = "10111"
	INIT_CAL4_READ = "00011"
	INIT_CAL4_READ_WAIT = "11001"
	INIT_CAL4_WRITE = "11101"
	INIT_CAL4_WRITE_READ = "11110"
	INIT_CALIB_REF = "11010"
	INIT_CNTR_AR_1 = "1000"
	INIT_CNTR_AR_2 = "1001"
	INIT_CNTR_CNT_200_WAIT = "0110"
	INIT_CNTR_DEEP_MEM = "1101"
	INIT_CNTR_DONE = "1110"
	INIT_CNTR_EMR2_INIT = "0010"
	INIT_CNTR_EMR3_INIT = "0011"
	INIT_CNTR_EMR_DEF_OCD = "1011"
	INIT_CNTR_EMR_EN_DLL = "0100"
	INIT_CNTR_EMR_EXIT_OCD = "1100"
	INIT_CNTR_INIT = "0000"
	INIT_CNTR_MR_ACT_DLL = "1010"
	INIT_CNTR_MR_RST_DLL = "0101"
	INIT_CNTR_PRECH_1 = "0001"
	INIT_CNTR_PRECH_2 = "0111"
	INIT_CNT_200 = "01100"
	INIT_CNT_200_WAIT = "01101"
	INIT_DEEP_MEMORY_ST = "10001"
	INIT_DUMMY_ACTIVE = "10010"
	INIT_DUMMY_ACTIVE_WAIT = "00111"
	INIT_IDLE = "01011"
	INIT_LOAD_MODE = "01001"
	INIT_MODE_REGISTER_WAIT = "01111"
	INIT_PRECHARGE = "01000"
	INIT_PRECHARGE_WAIT = "01110"
	INIT_WAIT_DLLK_ZQINIT = "11100"
	INIT_ZQCL = "11011"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000010"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	SIM_ONLY = "00000000000000000000000000000000"
	TWO_T_TIME_EN = "00000000000000000000000000000000"
	TWR = "00000000000000000011101010011000"
	WR_RECOVERY = 2

Analyzing hierarchy for module <ddr2_usr_rd> in library <work> with parameters.
	APPDATA_WIDTH = "00000000000000000000000001000000"
	DQS_WIDTH = "00000000000000000000000000000100"
	DQ_PER_DQS = "00000000000000000000000000001000"
	ECC_ENABLE = "00000000000000000000000000000000"
	ECC_WIDTH = "00000000000000000000000001001000"
	RDF_FIFO_NUM = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_usr_addr_fifo> in library <work> with parameters.
	BANK_WIDTH = "00000000000000000000000000000011"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"

Analyzing hierarchy for module <ddr2_usr_wr> in library <work> with parameters.
	APPDATA_WIDTH = "00000000000000000000000001000000"
	BANK_WIDTH = "00000000000000000000000000000011"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	DQ_WIDTH = "00000000000000000000000000100000"
	ECC_ENABLE = "00000000000000000000000000000000"
	MASK_WIDTH = "00000000000000000000000000000100"
	ROW_WIDTH = "00000000000000000000000000001101"
	WDF_FIFO_NUM = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_phy_calib> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BIT_TIME_TAPS = 53
	CAL1_CALC_IDEL = "1000"
	CAL1_DEC_IDEL = "1001"
	CAL1_DONE = "1010"
	CAL1_FIND_FIRST_EDGE = "0011"
	CAL1_FIND_SECOND_EDGE = "0110"
	CAL1_FIRST_EDGE_IDEL_WAIT = "0100"
	CAL1_FOUND_FIRST_EDGE_WAIT = "0101"
	CAL1_IDLE = "0000"
	CAL1_INC_IDEL = "0010"
	CAL1_INIT = "0001"
	CAL1_SECOND_EDGE_IDEL_WAIT = "0111"
	CAL2_DEC_IDEL = "0111"
	CAL2_DONE = "1000"
	CAL2_FIND_EDGE_IDEL_WAIT_NEG = "0110"
	CAL2_FIND_EDGE_IDEL_WAIT_POS = "0100"
	CAL2_FIND_EDGE_NEG = "0101"
	CAL2_FIND_EDGE_POS = "0011"
	CAL2_IDLE = "0000"
	CAL2_INIT = "0001"
	CAL2_INIT_IDEL_WAIT = "0010"
	CAL3_DETECT = "010"
	CAL3_DONE = "100"
	CAL3_IDLE = "000"
	CAL3_INIT = "001"
	CAL3_RDEN_PIPE_CLR_WAIT = "011"
	CAL3_RDEN_SRL_DLY_DELTA = "00000000000000000000000000000110"
	CAL4_ADJ_IDEL = "110"
	CAL4_DONE = "111"
	CAL4_FIND_EDGE = "011"
	CAL4_FIND_WINDOW = "010"
	CAL4_IDEL_BIT_VAL = "00000000000000000000000000100000"
	CAL4_IDEL_WAIT = "100"
	CAL4_IDLE = "000"
	CAL4_INIT = "001"
	CAL4_RDEN_PIPE_CLR_WAIT = "101"
	CALIB_RDEN_PIPE_LEN = "00000000000000000000000000011111"
	CAS_LAT = "00000000000000000000000000000100"
	CAS_LAT_RDEN = "00000000000000000000000000000100"
	CLK_PERIOD = "00000000000000000001111101000000"
	DEBUG_EN = "00000000000000000000000000000000"
	DQS_BITS = "00000000000000000000000000000010"
	DQS_BITS_FIX = "00000000000000000000000000000010"
	DQS_WIDTH = "00000000000000000000000000000100"
	DQ_BITS = "00000000000000000000000000000101"
	DQ_IDEL_INIT = "000000"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000000100000"
	GATE_BASE_DELAY = "00000000000000000000000000000001"
	GATE_BASE_INIT = "00000000000000000000000000000000"
	IDEL_SET_VAL = "111"
	MIN_WIN_SIZE = "00000000000000000000000000000101"
	RDEN_BASE_DELAY = "00000000000000000000000000000100"
	REG_ENABLE = "00000000000000000000000000000000"
	SIM_ONLY = "00000000000000000000000000000000"

Analyzing hierarchy for module <ddr2_phy_dm_iob> in library <work>.

Analyzing hierarchy for module <ddr2_phy_dqs_iob> in library <work> with parameters.
	DDR_TYPE = "00000000000000000000000000000001"
	DQS_NET_DELAY = 0.800000
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"

Analyzing hierarchy for module <ddr2_phy_dq_iob> in library <work> with parameters.
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ddr2_rtl_top>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	APPDATA_WIDTH = 32'sb00000000000000000000000001000000
	BANK_WIDTH = 32'sb00000000000000000000000000000011
	BURST_LEN = 32'sb00000000000000000000000000001000
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	CLK_TYPE = "SINGLE_ENDED"
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000010
	DATA_WIDTH = 32'sb00000000000000000000000000100000
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DLL_FREQ_MODE = "HIGH"
	DM_WIDTH = 32'sb00000000000000000000000000000100
	DO_WIDTH = 32'sb00000000000000000000000001000000
	DQS_BITS = 32'sb00000000000000000000000000000010
	DQS_WIDTH = 32'sb00000000000000000000000000000100
	DQ_BITS = 32'sb00000000000000000000000000000101
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000000100000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	HIGH_PERFORMANCE_MODE = "TRUE"
	MULTI_BANK_EN = 32'sb00000000000000000000000000000001
	NOCLK200 = 32'sb00000000000000000000000000000000
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000010
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	RST_ACT_LOW = 32'sb00000000000000000000000000000001
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TRAS = 32'sb00000000000000001001110001000000
	TRCD = 32'sb00000000000000000011101010011000
	TREFI_NS = 32'sb00000000000000000001111001111000
	TRFC = 32'sb00000000000000011111001000001100
	TRP = 32'sb00000000000000000011101010011000
	TRTP = 32'sb00000000000000000001110101001100
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000000
	TWR = 32'sb00000000000000000011101010011000
	TWTR = 32'sb00000000000000000001110101001100
WARNING:Xst:2211 - "ipcore_dir/fifo_clk.v" line 307: Instantiating black box module <fifo_clk>.
WARNING:Xst:2211 - "ipcore_dir/icon_ddr2_rtl.v" line 325: Instantiating black box module <icon_ddr2_rtl>.
WARNING:Xst:852 - "ddr2_rtl_top.v" line 531: Unconnected input port 'rd_data_count' of instance 'fifo_control' is tied to GND.
WARNING:Xst:852 - "ddr2_rtl_top.v" line 531: Unconnected input port 'wr_data_count' of instance 'fifo_control' is tied to GND.
Module <ddr2_rtl_top> is correct for synthesis.
 
Analyzing module <pll_gen> in library <work>.
Module <pll_gen> is correct for synthesis.
 
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKFBOUT_MULT =  20" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKFBOUT_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKIN1_PERIOD =  20.000000" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKIN2_PERIOD =  10.000000" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT0_DIVIDE =  20" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT0_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT1_DIVIDE =  10" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT1_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT2_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT2_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT3_DIVIDE =  5" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT3_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT4_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLKOUT5_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "COMPENSATION =  INTERNAL" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "REF_JITTER =  0.000000" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <pll_gen>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <PLL_ADV_INST> in unit <pll_gen>.
Analyzing module <din_gen> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/ila_data_gen.v" line 383: Instantiating black box module <ila_data_gen>.
Module <din_gen> is correct for synthesis.
 
Analyzing module <data_format_in> in library <work>.
	DI_WIDTH = 32'sb00000000000000000000000000100000
	DO_WIDTH = 32'sb00000000000000000000000001000000
	WIDTH_CH = 32'sb00000000000000000000000000000010
WARNING:Xst:2211 - "ipcore_dir/ila_data_format.v" line 99: Instantiating black box module <ila_data_format>.
Module <data_format_in> is correct for synthesis.
 
Analyzing module <wr_fifo> in library <work>.
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	WRITE_BURST = 32'sb00000000000000000000000000001000
WARNING:Xst:2211 - "ipcore_dir/fifo_wr.v" line 73: Instantiating black box module <fifo_wr>.
WARNING:Xst:2211 - "ipcore_dir/ila_chipscope_wr_fifo.v" line 102: Instantiating black box module <ila_chipscope_wr_fifo>.
Module <wr_fifo> is correct for synthesis.
 
Analyzing module <fifo_control> in library <work>.
	BANK_WIDTH = 32'sb00000000000000000000000000000011
	COL_WIDTH = 32'sb00000000000000000000000000001010
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	WRITE_BURST = 32'sb00000000000000000000000000001000
Module <fifo_control> is correct for synthesis.
 
Analyzing module <addr_gen> in library <work>.
	BANK_WIDTH = 32'sb00000000000000000000000000000011
	COL_WIDTH = 32'sb00000000000000000000000000001010
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	WRITE_BURST = 32'sb00000000000000000000000000001000
Module <addr_gen> is correct for synthesis.
 
Analyzing module <data_gen> in library <work>.
	BURST_LENGTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	HALF_WIDTH = 32'sb00000000000000000000000000100000
	WRITE_BURST = 32'sb00000000000000000000000000001000
	WR_FOURTH_DATA = 2'b11
	WR_IDLE_FIRST_DATA = 2'b00
	WR_SECOND_DATA = 2'b01
	WR_THIRD_DATA = 2'b10
Module <data_gen> is correct for synthesis.
 
Analyzing module <cmd_gen> in library <work>.
	BURST_LEN_DIV2 = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	DDR_BUF = 4'b0100
	FIFO_RD = 4'b0010
	IDLE = 4'b0000
	RD_DDR = 4'b0101
	WAIT_0 = 4'b0001
	WAIT_1 = 4'b0011
	WAIT_2 = 4'b0110
	WAIT_FIFO_8 = 4'b0111
	WRITE_BURST = 32'sb00000000000000000000000000001000
WARNING:Xst:2211 - "ipcore_dir/ila_cmd_gen.v" line 460: Instantiating black box module <ila_cmd_gen>.
Module <cmd_gen> is correct for synthesis.
 
Analyzing module <rd_fifo> in library <work>.
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	WRITE_BURST = 32'sb00000000000000000000000000001000
WARNING:Xst:2211 - "ipcore_dir/fifo_1.v" line 102: Instantiating black box module <fifo_1>.
WARNING:Xst:2211 - "ipcore_dir/ila_rd_fifo.v" line 124: Instantiating black box module <ila_rd_fifo>.
Module <rd_fifo> is correct for synthesis.
 
Analyzing module <data_format_out> in library <work>.
	DIV_WIDTH = 32'sb00000000000000000000000000000010
	DI_WIDTH = 32'sb00000000000000000000000001000000
	DO_WIDTH = 32'sb00000000000000000000000000100000
WARNING:Xst:2211 - "ipcore_dir/dout_ila_final.v" line 75: Instantiating black box module <dout_ila_final>.
WARNING:Xst:2211 - "ipcore_dir/fifo.v" line 120: Instantiating black box module <fifo>.
Module <data_format_out> is correct for synthesis.
 
Analyzing module <ddr_sdram_top> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	APPDATA_WIDTH = 32'sb00000000000000000000000001000000
	BANK_WIDTH = 32'sb00000000000000000000000000000011
	BURST_LEN = 32'sb00000000000000000000000000001000
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	CLK_TYPE = "SINGLE_ENDED"
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000010
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DLL_FREQ_MODE = "HIGH"
	DM_WIDTH = 32'sb00000000000000000000000000000100
	DQS_BITS = 32'sb00000000000000000000000000000010
	DQS_WIDTH = 32'sb00000000000000000000000000000100
	DQ_BITS = 32'sb00000000000000000000000000000101
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000000100000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	HIGH_PERFORMANCE_MODE = "TRUE"
	MULTI_BANK_EN = 32'sb00000000000000000000000000000001
	NOCLK200 = 32'sb00000000000000000000000000000000
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000010
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	RST_ACT_LOW = 32'sb00000000000000000000000000000001
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TRAS = 32'sb00000000000000001001110001000000
	TRCD = 32'sb00000000000000000011101010011000
	TREFI_NS = 32'sb00000000000000000001111001111000
	TRFC = 32'sb00000000000000011111001000001100
	TRP = 32'sb00000000000000000011101010011000
	TRTP = 32'sb00000000000000000001110101001100
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000000
	TWR = 32'sb00000000000000000011101010011000
	TWTR = 32'sb00000000000000000001110101001100
WARNING:Xst:2211 - "ipcore_dir/ila_ddr_sdram.v" line 196: Instantiating black box module <ila_ddr_sdram>.
Module <ddr_sdram_top> is correct for synthesis.
 
Analyzing module <ddr_sdram> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	APPDATA_WIDTH = 32'sb00000000000000000000000001000000
	BANK_WIDTH = 32'sb00000000000000000000000000000011
	BURST_LEN = 32'sb00000000000000000000000000001000
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	CLK_TYPE = "SINGLE_ENDED"
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000010
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DLL_FREQ_MODE = "HIGH"
	DM_WIDTH = 32'sb00000000000000000000000000000100
	DQS_BITS = 32'sb00000000000000000000000000000010
	DQS_WIDTH = 32'sb00000000000000000000000000000100
	DQ_BITS = 32'sb00000000000000000000000000000101
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000000100000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = 32'sb00000000000000000000000000000001
	NOCLK200 = 32'sb00000000000000000000000000000000
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000010
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	RST_ACT_LOW = 32'sb00000000000000000000000000000001
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TRAS = 32'sb00000000000000001001110001000000
	TRCD = 32'sb00000000000000000011101010011000
	TREFI_NS = 32'sb00000000000000000001111001111000
	TRFC = 32'sb00000000000000011111001000001100
	TRP = 32'sb00000000000000000011101010011000
	TRTP = 32'sb00000000000000000001110101001100
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000000
	TWR = 32'sb00000000000000000011101010011000
	TWTR = 32'sb00000000000000000001110101001100
Module <ddr_sdram> is correct for synthesis.
 
Analyzing module <ddr2_idelay_ctrl> in library <work>.
	IODELAY_GRP = "IODELAY_MIG"
Module <ddr2_idelay_ctrl> is correct for synthesis.
 
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_idelayctrl> in unit <ddr2_idelay_ctrl>.
Analyzing module <ddr2_infrastructure> in library <work>.
	CLK_GENERATOR = "PLL"
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	CLK_PERIOD_INT = 32'sb00000000000000000000000000001000
	CLK_PERIOD_NS = 8.000000
	CLK_TYPE = "SINGLE_ENDED"
	DLL_FREQ_MODE = "HIGH"
	NOCLK200 = 32'sb00000000000000000000000000000000
	RST_ACT_LOW = 32'sb00000000000000000000000000000001
	RST_SYNC_NUM = 32'sb00000000000000000000000000011001
Module <ddr2_infrastructure> is correct for synthesis.
 
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKFBOUT_MULT =  8" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKFBOUT_PHASE =  0.000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKIN1_PERIOD =  8.000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKIN2_PERIOD =  10.000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT0_DIVIDE =  8" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.500000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT0_PHASE =  0.000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT1_DIVIDE =  8" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.500000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT1_PHASE =  90.000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT2_DIVIDE =  16" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.500000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT2_PHASE =  0.000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT3_DIVIDE =  1" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.500000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT3_PHASE =  0.000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.500000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT4_PHASE =  0.000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.500000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT5_PHASE =  0.000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "EN_REL =  FALSE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "REF_JITTER =  0.005000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set property "syn_maxfan = 10" for signal <rst200_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst90_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rstdiv0_sync_r>.
Analyzing module <ddr2_top> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	APPDATA_WIDTH = 32'sb00000000000000000000000001000000
	BANK_WIDTH = 32'sb00000000000000000000000000000011
	BURST_LEN = 32'sb00000000000000000000000000001000
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000010
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_WIDTH = 32'sb00000000000000000000000000000100
	DQS_BITS = 32'sb00000000000000000000000000000010
	DQS_WIDTH = 32'sb00000000000000000000000000000100
	DQ_BITS = 32'sb00000000000000000000000000000101
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000000100000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = 32'sb00000000000000000000000000000001
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000010
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TRAS = 32'sb00000000000000001001110001000000
	TRCD = 32'sb00000000000000000011101010011000
	TREFI_NS = 32'sb00000000000000000001111001111000
	TRFC = 32'sb00000000000000011111001000001100
	TRP = 32'sb00000000000000000011101010011000
	TRTP = 32'sb00000000000000000001110101001100
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000000
	TWR = 32'sb00000000000000000011101010011000
	TWTR = 32'sb00000000000000000001110101001100
	USE_DM_PORT = 32'sb00000000000000000000000000000001
Module <ddr2_top> is correct for synthesis.
 
Analyzing module <ddr2_mem_if_top> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	APPDATA_WIDTH = 32'sb00000000000000000000000001000000
	BANK_WIDTH = 32'sb00000000000000000000000000000011
	BURST_LEN = 32'sb00000000000000000000000000001000
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_WIDTH = 32'sb00000000000000000000000000000100
	DQS_BITS = 32'sb00000000000000000000000000000010
	DQS_WIDTH = 32'sb00000000000000000000000000000100
	DQ_BITS = 32'sb00000000000000000000000000000101
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000000100000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = 32'sb00000000000000000000000000000001
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000010
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TRAS = 32'sb00000000000000001001110001000000
	TRCD = 32'sb00000000000000000011101010011000
	TREFI_NS = 32'sb00000000000000000001111001111000
	TRFC = 32'sb00000000000000011111001000001100
	TRP = 32'sb00000000000000000011101010011000
	TRTP = 32'sb00000000000000000001110101001100
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000000
	TWR = 32'sb00000000000000000011101010011000
	TWTR = 32'sb00000000000000000001110101001100
	USE_DM_PORT = 32'sb00000000000000000000000000000001
Module <ddr2_mem_if_top> is correct for synthesis.
 
Analyzing module <ddr2_phy_top> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BANK_WIDTH = 32'sb00000000000000000000000000000011
	BURST_LEN = 32'sb00000000000000000000000000001000
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_WIDTH = 32'sb00000000000000000000000000000100
	DQS_BITS = 32'sb00000000000000000000000000000010
	DQS_WIDTH = 32'sb00000000000000000000000000000100
	DQ_BITS = 32'sb00000000000000000000000000000101
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000000100000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000010
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000000
	TWR = 32'sb00000000000000000011101010011000
	USE_DM_PORT = 32'sb00000000000000000000000000000001
Module <ddr2_phy_top> is correct for synthesis.
 
Analyzing module <ddr2_phy_write> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CS_NUM = 32'sb00000000000000000000000000000001
	DDR1 = 32'sb00000000000000000000000000000000
	DDR2 = 32'sb00000000000000000000000000000001
	DDR3 = 32'sb00000000000000000000000000000010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DQ_WIDTH = 32'sb00000000000000000000000000100000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	MASK_WIDTH = 32'sb00000000000000000000000000000100
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WR_LATENCY = 32'sb00000000000000000000000000000011
	REG_ENABLE = 32'sb00000000000000000000000000000000
	WR_LATENCY = 32'sb00000000000000000000000000000011
Module <ddr2_phy_write> is correct for synthesis.
 
    Set property "syn_maxfan = 10" for signal <rst90_r>.
Analyzing module <ddr2_phy_io> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_TO_BYTE_RATIO = 32'sb00000000000000000000000000000001
	DM_WIDTH = 32'sb00000000000000000000000000000100
	DQS_BITS = 32'sb00000000000000000000000000000010
	DQS_WIDTH = 32'sb00000000000000000000000000000100
	DQ_BITS = 32'sb00000000000000000000000000000101
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000000100000
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	ODT_WIDTH = 32'sb00000000000000000000000000000010
	REG_ENABLE = 32'sb00000000000000000000000000000000
	SIM_ONLY = 32'sb00000000000000000000000000000000
	USE_DM_PORT = 32'sb00000000000000000000000000000001
Module <ddr2_phy_io> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_ck[0].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "INIT =  0" for instance <gen_ck[0].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_ck[0].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ck[0].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ck[0].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ck[0].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_ck[1].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "INIT =  0" for instance <gen_ck[1].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_ck[1].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ck[1].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ck[1].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ck[1].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "KEEP =  TRUE" for signal <en_dqs>.
    Set property "syn_keep = 1" for signal <en_dqs>.
Analyzing module <ddr2_phy_calib> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BIT_TIME_TAPS = 53
	CAL1_CALC_IDEL = 4'b1000
	CAL1_DEC_IDEL = 4'b1001
	CAL1_DONE = 4'b1010
	CAL1_FIND_FIRST_EDGE = 4'b0011
	CAL1_FIND_SECOND_EDGE = 4'b0110
	CAL1_FIRST_EDGE_IDEL_WAIT = 4'b0100
	CAL1_FOUND_FIRST_EDGE_WAIT = 4'b0101
	CAL1_IDLE = 4'b0000
	CAL1_INC_IDEL = 4'b0010
	CAL1_INIT = 4'b0001
	CAL1_SECOND_EDGE_IDEL_WAIT = 4'b0111
	CAL2_DEC_IDEL = 4'b0111
	CAL2_DONE = 4'b1000
	CAL2_FIND_EDGE_IDEL_WAIT_NEG = 4'b0110
	CAL2_FIND_EDGE_IDEL_WAIT_POS = 4'b0100
	CAL2_FIND_EDGE_NEG = 4'b0101
	CAL2_FIND_EDGE_POS = 4'b0011
	CAL2_IDLE = 4'b0000
	CAL2_INIT = 4'b0001
	CAL2_INIT_IDEL_WAIT = 4'b0010
	CAL3_DETECT = 3'b010
	CAL3_DONE = 3'b100
	CAL3_IDLE = 3'b000
	CAL3_INIT = 3'b001
	CAL3_RDEN_PIPE_CLR_WAIT = 3'b011
	CAL3_RDEN_SRL_DLY_DELTA = 32'sb00000000000000000000000000000110
	CAL4_ADJ_IDEL = 3'b110
	CAL4_DONE = 3'b111
	CAL4_FIND_EDGE = 3'b011
	CAL4_FIND_WINDOW = 3'b010
	CAL4_IDEL_BIT_VAL = 32'b00000000000000000000000000100000
	CAL4_IDEL_WAIT = 3'b100
	CAL4_IDLE = 3'b000
	CAL4_INIT = 3'b001
	CAL4_RDEN_PIPE_CLR_WAIT = 3'b101
	CALIB_RDEN_PIPE_LEN = 32'sb00000000000000000000000000011111
	CAS_LAT = 32'sb00000000000000000000000000000100
	CAS_LAT_RDEN = 32'sb00000000000000000000000000000100
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DQS_BITS = 32'sb00000000000000000000000000000010
	DQS_BITS_FIX = 32'sb00000000000000000000000000000010
	DQS_WIDTH = 32'sb00000000000000000000000000000100
	DQ_BITS = 32'sb00000000000000000000000000000101
	DQ_IDEL_INIT = 6'b000000
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000000100000
	GATE_BASE_DELAY = 32'sb00000000000000000000000000000001
	GATE_BASE_INIT = 32'sb00000000000000000000000000000000
	IDEL_SET_VAL = 3'b111
	MIN_WIN_SIZE = 32'sb00000000000000000000000000000101
	RDEN_BASE_DELAY = 32'sb00000000000000000000000000000100
	REG_ENABLE = 32'sb00000000000000000000000000000000
	SIM_ONLY = 32'sb00000000000000000000000000000000
"ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_calib.v" line 589: Found FullParallel Case directive in module <ddr2_phy_calib>.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <ddr2_phy_calib> is correct for synthesis.
 
    Set user-defined property "INIT =  00000000" for instance <u_calib_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <u_calib_rden_srl_out_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <u_calib_rden_srl_out_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[0].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[0].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[1].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[1].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[2].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[2].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[3].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[3].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[0].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[0].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[1].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[1].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[2].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[2].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[3].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[3].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[4].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[4].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[0].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[0].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[1].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[1].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[2].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[2].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[3].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[3].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[4].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[4].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[5].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[5].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[6].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[6].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[7].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[7].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[8].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[8].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[9].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[9].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[10].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[10].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[11].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[11].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[12].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[12].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[13].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[13].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[14].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[14].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[15].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[15].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[16].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[16].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[17].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[17].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[18].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[18].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[19].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[19].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[0].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[0].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[0].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[1].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[1].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[1].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[2].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[2].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[2].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[3].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[3].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[3].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[0].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[0].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[1].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[1].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[2].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[2].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[3].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[3].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[4].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[4].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[5].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[5].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[6].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[6].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[7].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[7].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[8].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[8].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[9].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[9].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[10].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[10].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[11].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[11].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[12].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[12].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[13].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[13].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[14].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[14].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[15].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[15].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[16].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[16].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[17].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[17].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[18].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[18].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[19].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[19].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[0].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[0].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[0].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[1].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[1].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[1].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[2].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[2].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[2].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[3].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[3].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[3].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
Analyzing module <ddr2_phy_dm_iob> in library <work>.
Module <ddr2_phy_dm_iob> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <u_dm_ce> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <u_dm_ce> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "DRIVE =  12" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
Analyzing module <ddr2_phy_dqs_iob> in library <work>.
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DQS_NET_DELAY = 0.800000
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
WARNING:Xst:916 - "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_dqs_iob.v" line 157: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_dqs_iob.v" line 158: Delay is ignored for synthesis.
Module <ddr2_phy_dqs_iob> is correct for synthesis.
 
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "INIT =  0" for instance <u_iddr_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IOB =  FORCE" for instance <u_iddr_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_iddr_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <u_oddr_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "INIT =  1" for instance <u_tri_state_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IOB =  FORCE" for instance <u_tri_state_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_tri_state_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "S =  TRUE" for signal <dqs_oe_n_r>.
    Set property "syn_preserve = 1" for signal <dqs_oe_n_r>.
    Set property "syn_keep = 1" for signal <en_dqs_sync>.
    Set property "syn_preserve = 1" for signal <dqs_rst_n_r>.
    Set user-defined property "KEEP =  true" for signal <dqs_rst_n_r>.
Analyzing module <ddr2_phy_dq_iob> in library <work>.
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
Module <ddr2_phy_dq_iob> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DRIVE =  12" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT_Q1 =  0" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT_Q2 =  0" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "XIL_PAR_DELAY =  0 ps" for signal <stg2b_out_rise>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg2b_out_rise>.
    Set property "syn_keep = 1" for signal <stg2b_out_rise>.
    Set user-defined property "KEEP =  TRUE" for signal <stg2b_out_rise> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  0 ps" for signal <stg2b_out_fall>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg2b_out_fall>.
    Set property "syn_keep = 1" for signal <stg2b_out_fall>.
    Set user-defined property "KEEP =  TRUE" for signal <stg2b_out_fall> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  650 ps" for signal <stg1_out_rise_sg1>.
    Set user-defined property "XIL_PAR_SKEW =  70 ps" for signal <stg1_out_rise_sg1>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_rise_sg1>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_sg1>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_sg1> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  575 ps" for signal <stg1_out_rise_sg2>.
    Set user-defined property "XIL_PAR_SKEW =  65 ps" for signal <stg1_out_rise_sg2>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_rise_sg2>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_sg2>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_sg2> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  515 ps" for signal <stg1_out_rise_sg3>.
    Set user-defined property "XIL_PAR_SKEW =  55 ps" for signal <stg1_out_rise_sg3>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_rise_sg3>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_sg3>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_sg3> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  650 ps" for signal <stg1_out_fall_sg1>.
    Set user-defined property "XIL_PAR_SKEW =  70 ps" for signal <stg1_out_fall_sg1>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_fall_sg1>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_sg1>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_sg1> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  575 ps" for signal <stg1_out_fall_sg2>.
    Set user-defined property "XIL_PAR_SKEW =  65 ps" for signal <stg1_out_fall_sg2>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_fall_sg2>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_sg2>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_sg2> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  515 ps" for signal <stg1_out_fall_sg3>.
    Set user-defined property "XIL_PAR_SKEW =  55 ps" for signal <stg1_out_fall_sg3>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_fall_sg3>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_sg3>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_sg3> (previous value was "KEEP soft").
Analyzing module <ddr2_phy_ctl_io> in library <work>.
	BANK_WIDTH = 32'sb00000000000000000000000000000011
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000010
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000000
Module <ddr2_phy_ctl_io> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <u_ff_ras_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <u_ff_ras_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_ff_ras_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <u_ff_cas_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <u_ff_cas_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_ff_cas_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <u_ff_we_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <u_ff_we_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_ff_we_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_odt_ddr2.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_odt_ddr2.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_odt_ddr2.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_odt_ddr2.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_odt_ddr2.gen_odt[1].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_odt_ddr2.gen_odt[1].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_odt_ddr2.gen_odt[1].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_odt_ddr2.gen_odt[1].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_cs_n[0]..u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_cs_n[0]..u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_cs_n[0]..u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_cs_n[0]..u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_cs_n[1]..u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_cs_n[1]..u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_cs_n[1]..u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_cs_n[1]..u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[0].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[0].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[0].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[1].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[1].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[1].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[2].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[2].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[2].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[3].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[3].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[3].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[4].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[4].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[4].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[5].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[5].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[5].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[6].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[6].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[6].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[7].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[7].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[7].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[8].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[8].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[8].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[9].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[9].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[9].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[10].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[10].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[10].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[11].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[11].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[11].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[12].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[12].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[12].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_ba[0].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[0].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_ba[0].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_ba[1].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[1].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_ba[1].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_ba[2].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[2].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_ba[2].u_ff_ba> in unit <ddr2_phy_ctl_io>.
Analyzing module <ddr2_phy_init> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BANK_WIDTH = 32'sb00000000000000000000000000000011
	BURST_LEN = 32'sb00000000000000000000000000001000
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	CNTNEXT_CMD = 7'b1111111
	CNTNEXT_RD = 4'b1111
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_BITS_FIX = 32'sb00000000000000000000000000000001
	CS_NUM = 32'sb00000000000000000000000000000001
	DDR1 = 32'sb00000000000000000000000000000000
	DDR2 = 32'sb00000000000000000000000000000001
	DDR3 = 32'sb00000000000000000000000000000010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DQ_WIDTH = 32'sb00000000000000000000000000100000
	INIT_AUTO_REFRESH = 5'b01010
	INIT_AUTO_REFRESH_WAIT = 5'b10000
	INIT_CAL1_READ = 5'b00000
	INIT_CAL1_READ_WAIT = 5'b10100
	INIT_CAL1_WRITE = 5'b00100
	INIT_CAL1_WRITE_READ = 5'b10011
	INIT_CAL2_READ = 5'b00001
	INIT_CAL2_READ_WAIT = 5'b10110
	INIT_CAL2_WRITE = 5'b00101
	INIT_CAL2_WRITE_READ = 5'b10101
	INIT_CAL3_READ = 5'b00010
	INIT_CAL3_READ_WAIT = 5'b11000
	INIT_CAL3_WRITE = 5'b00110
	INIT_CAL3_WRITE_READ = 5'b10111
	INIT_CAL4_READ = 5'b00011
	INIT_CAL4_READ_WAIT = 5'b11001
	INIT_CAL4_WRITE = 5'b11101
	INIT_CAL4_WRITE_READ = 5'b11110
	INIT_CALIB_REF = 5'b11010
	INIT_CNTR_AR_1 = 4'b1000
	INIT_CNTR_AR_2 = 4'b1001
	INIT_CNTR_CNT_200_WAIT = 4'b0110
	INIT_CNTR_DEEP_MEM = 4'b1101
	INIT_CNTR_DONE = 4'b1110
	INIT_CNTR_EMR2_INIT = 4'b0010
	INIT_CNTR_EMR3_INIT = 4'b0011
	INIT_CNTR_EMR_DEF_OCD = 4'b1011
	INIT_CNTR_EMR_EN_DLL = 4'b0100
	INIT_CNTR_EMR_EXIT_OCD = 4'b1100
	INIT_CNTR_INIT = 4'b0000
	INIT_CNTR_MR_ACT_DLL = 4'b1010
	INIT_CNTR_MR_RST_DLL = 4'b0101
	INIT_CNTR_PRECH_1 = 4'b0001
	INIT_CNTR_PRECH_2 = 4'b0111
	INIT_CNT_200 = 5'b01100
	INIT_CNT_200_WAIT = 5'b01101
	INIT_DEEP_MEMORY_ST = 5'b10001
	INIT_DUMMY_ACTIVE = 5'b10010
	INIT_DUMMY_ACTIVE_WAIT = 5'b00111
	INIT_IDLE = 5'b01011
	INIT_LOAD_MODE = 5'b01001
	INIT_MODE_REGISTER_WAIT = 5'b01111
	INIT_PRECHARGE = 5'b01000
	INIT_PRECHARGE_WAIT = 5'b01110
	INIT_WAIT_DLLK_ZQINIT = 5'b11100
	INIT_ZQCL = 5'b11011
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000010
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000000
	TWR = 32'sb00000000000000000011101010011000
	WR_RECOVERY = 2
"ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_init.v" line 857: Found Parallel Case directive in module <ddr2_phy_init>.
"ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_init.v" line 854: Found FullParallel Case directive in module <ddr2_phy_init>.
Module <ddr2_phy_init> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <u_ff_phy_init_data_sel> in unit <ddr2_phy_init>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <u_ff_phy_init_data_sel> in unit <ddr2_phy_init>.
Analyzing module <ddr2_usr_top> in library <work>.
	APPDATA_WIDTH = 32'sb00000000000000000000000001000000
	BANK_WIDTH = 32'sb00000000000000000000000000000011
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	DQS_WIDTH = 32'sb00000000000000000000000000000100
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000000100000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
Module <ddr2_usr_top> is correct for synthesis.
 
Analyzing module <ddr2_usr_rd> in library <work>.
	APPDATA_WIDTH = 32'sb00000000000000000000000001000000
	DQS_WIDTH = 32'sb00000000000000000000000000000100
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	ECC_WIDTH = 32'sb00000000000000000000000001001000
	RDF_FIFO_NUM = 32'sb00000000000000000000000000000001
Module <ddr2_usr_rd> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[0].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[0].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[1].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[1].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[2].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[2].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[3].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[3].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set property "syn_preserve = 1" for signal <rden_sel_r>.
Analyzing module <ddr2_usr_addr_fifo> in library <work>.
	BANK_WIDTH = 32'sb00000000000000000000000000000011
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
Module <ddr2_usr_addr_fifo> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  0007" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "ALMOST_FULL_OFFSET =  000F" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "DATA_WIDTH =  36" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "DO_REG =  1" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "EN_SYN =  TRUE" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
Analyzing module <ddr2_usr_wr> in library <work>.
	APPDATA_WIDTH = 32'sb00000000000000000000000001000000
	BANK_WIDTH = 32'sb00000000000000000000000000000011
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	DQ_WIDTH = 32'sb00000000000000000000000000100000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	MASK_WIDTH = 32'sb00000000000000000000000000000100
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	WDF_FIFO_NUM = 32'sb00000000000000000000000000000001
Module <ddr2_usr_wr> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  007" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "ALMOST_FULL_OFFSET =  00F" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "DO_REG =  1" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_SYN =  FALSE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
Analyzing module <ddr2_ctrl> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BANK_RANGE_END = 32'sb00000000000000000000000000011001
	BANK_RANGE_START = 32'sb00000000000000000000000000010111
	BANK_WIDTH = 32'sb00000000000000000000000000000011
	BURST_LEN = 32'sb00000000000000000000000000001000
	BURST_LEN_DIV2 = 32'sb00000000000000000000000000000100
	CAS_LAT = 32'sb00000000000000000000000000000100
	CAS_LAT_RD = 4
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	CMP_BANK_RANGE_END = 32'sb00000000000000000000000000001111
	CMP_BANK_RANGE_START = 32'sb00000000000000000000000000001101
	CMP_CS_RANGE_END = 32'sb00000000000000000000000000001111
	CMP_CS_RANGE_START = 32'sb00000000000000000000000000010000
	CMP_ROW_RANGE_END = 32'sb00000000000000000000000000001100
	CMP_ROW_RANGE_START = 32'sb00000000000000000000000000000000
	CMP_WIDTH = 32'sb00000000000000000000000000010000
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_BITS_FIX = 32'sb00000000000000000000000000000001
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_RANGE_END = 32'sb00000000000000000000000000011001
	CS_RANGE_START = 32'sb00000000000000000000000000011010
	CTRL_ACTIVE = 5'b00101
	CTRL_ACTIVE_WAIT = 5'b00110
	CTRL_AUTO_REFRESH = 5'b00011
	CTRL_AUTO_REFRESH_WAIT = 5'b00100
	CTRL_BURST_READ = 5'b00111
	CTRL_BURST_WRITE = 5'b01001
	CTRL_IDLE = 5'b00000
	CTRL_PRECHARGE = 5'b00001
	CTRL_PRECHARGE_WAIT = 5'b00010
	CTRL_PRECHARGE_WAIT1 = 5'b01011
	CTRL_READ_WAIT = 5'b01000
	CTRL_WRITE_WAIT = 5'b01010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	MULTI_BANK_EN = 32'sb00000000000000000000000000000001
	OPEN_BANK_NUM = 32'sb00000000000000000000000000000100
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_RANGE_END = 32'sb00000000000000000000000000010110
	ROW_RANGE_START = 32'sb00000000000000000000000000001010
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	TRAS = 32'sb00000000000000001001110001000000
	TRAS_COUNT = 32'sb00000000000000000000000000000110
	TRAS_CYC = 6
	TRCD = 32'sb00000000000000000011101010011000
	TRCD_COUNT = 32'sb00000000000000000000000000000010
	TRCD_CYC = 2
	TREFI_COUNT = 32'sb00000000000000000000001111001110
	TREFI_NS = 32'sb00000000000000000001111001111000
	TRFC = 32'sb00000000000000011111001000001100
	TRFC_COUNT = 32'sb00000000000000000000000000010000
	TRFC_CYC = 16
	TRP = 32'sb00000000000000000011101010011000
	TRP_COUNT = 32'sb00000000000000000000000000000011
	TRP_CYC = 3
	TRRD = 32'sb00000000000000000010011100010000
	TRRD_COUNT = 32'sb00000000000000000000000000000010
	TRRD_CYC = 2
	TRTP = 32'sb00000000000000000001110101001100
	TRTP_COUNT = 32'sb00000000000000000000000000000100
	TRTP_CYC = 4
	TRTP_TMP_MIN = 2
	TRTW_COUNT = 32'sb00000000000000000000000000001000
	TRTW_CYC = 32'sb00000000000000000000000000001000
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000000
	TWR = 32'sb00000000000000000011101010011000
	TWR_COUNT = 32'sb00000000000000000000000000001001
	TWR_CYC = 9
	TWTR = 32'sb00000000000000000001110101001100
	TWTR_COUNT = 32'sb00000000000000000000000000001001
	TWTR_CYC = 9
	TWTR_TMP_MIN = 2
	WR_LAT = 3
"ipcore_dir/ddr_sdram/user_design/rtl/ddr2_ctrl.v" line 880: Found FullParallel Case directive in module <ddr2_ctrl>.
Module <ddr2_ctrl> is correct for synthesis.
 
    Set property "syn_preserve = 1" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r> (previous value was "false").
    Set property "syn_maxfan = 10" for signal <rst_r1>.
    Set property "shreg_extract = no" for signal <rst_r1>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <rd_en> in unit <din_gen> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <buffer> in unit <data_format_in> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <ddr2_phy_calib> has a constant value of 1000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <calib_err<0>> in unit <ddr2_phy_calib> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <calib_err<1>> in unit <ddr2_phy_calib> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rcd_cnt_ok_r> in unit <ddr2_ctrl> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <addr_gen>.
    Related source file is "addr_gen.v".
WARNING:Xst:646 - Signal <wr_addr_en_reg1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_addr_reg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_addr_reg1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_addr_reg0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rd_addr_en_reg1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 31-bit latch for signal <af_addr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 3-bit register for signal <cmd>.
    Found 31-bit up accumulator for signal <rd_addr>.
    Found 31-bit up accumulator for signal <wr_addr>.
    Found 31-bit comparator equal for signal <addr_confilct$cmp_eq0000> created at line 96.
    Found 31-bit comparator less for signal <addr_confilct$cmp_lt0000> created at line 96.
    Found 1-bit register for signal <rd_addr_en_reg0>.
    Found 1-bit register for signal <wr_addr_en_reg0>.
    Summary:
	inferred   2 Accumulator(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <addr_gen> synthesized.


Synthesizing Unit <data_gen>.
    Related source file is "data_gen.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <wr_state> of Case statement line 185 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <wr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <wr_state>.
    Found 32-bit register for signal <wr_data_fall>.
    Found 32-bit register for signal <wr_data_rise>.
    Found 1-bit register for signal <wr_data_vd>.
    Found 4-bit register for signal <wr_state>.
    Summary:
	inferred  65 D-type flip-flop(s).
Unit <data_gen> synthesized.


Synthesizing Unit <ddr2_ctrl>.
    Related source file is "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_ctrl.v".
WARNING:Xst:646 - Signal <two_t_enable_r1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sb_open_add_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bank_hit_r1<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <af_addr_r3<30:26>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <af_addr_r3<9:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <two_t_enable_r<1>> equivalent to <ddr_cas_n_r> has been removed
    Register <two_t_enable_r<0>> equivalent to <ddr_ras_n_r> has been removed
    Register <two_t_enable_r<2>> equivalent to <ddr_we_n_r> has been removed
    Found finite state machine <FSM_0> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 70                                             |
    | Inputs             | 21                                             |
    | Outputs            | 13                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_r1                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <state_r1>.
    Found 1-bit register for signal <ctrl_rden>.
    Found 1-bit register for signal <ctrl_wren>.
    Found 16-bit register for signal <act_addr_r>.
    Found 31-bit register for signal <af_addr_r1>.
    Found 31-bit register for signal <af_addr_r2>.
    Found 31-bit register for signal <af_addr_r3>.
    Found 3-bit register for signal <af_cmd_r1>.
    Found 3-bit register for signal <af_cmd_r2>.
    Found 1-bit register for signal <af_valid_r>.
    Found 1-bit register for signal <af_valid_r1>.
    Found 1-bit register for signal <af_valid_r2>.
    Found 2-bit up counter for signal <auto_cnt_r>.
    Found 1-bit register for signal <auto_ref_r>.
    Found 64-bit register for signal <bank_cmp_addr_r>.
    Found 1-bit register for signal <bank_conflict_r>.
    Found 3-bit comparator equal for signal <bank_hit_0$cmp_eq0000> created at line 483.
    Found 3-bit comparator equal for signal <bank_hit_1$cmp_eq0000> created at line 483.
    Found 3-bit comparator equal for signal <bank_hit_2$cmp_eq0000> created at line 483.
    Found 3-bit comparator equal for signal <bank_hit_3$cmp_eq0000> created at line 483.
    Found 4-bit register for signal <bank_hit_r>.
    Found 4-bit register for signal <bank_hit_r1>.
    Found 4-bit register for signal <bank_valid_r>.
    Found 1-bit register for signal <conflict_detect_r>.
    Found 1-bit register for signal <conflict_resolved_r>.
    Found 16-bit comparator equal for signal <conflict_resolved_r$cmp_eq0000> created at line 462.
    Found 1-bit register for signal <ctrl_af_rden_r>.
    Found 13-bit register for signal <ddr_addr_r>.
    Found 3-bit register for signal <ddr_ba_r>.
    Found 1-bit register for signal <ddr_cas_n_r>.
    Found 1-bit register for signal <ddr_cs_n_r<0>>.
    Found 1-bit register for signal <ddr_ras_n_r>.
    Found 1-bit register for signal <ddr_we_n_r>.
    Found 1-bit register for signal <no_precharge_r1>.
    Found 1-bit register for signal <no_precharge_wait_r>.
    Found 1-bit register for signal <phy_init_done_r>.
    Found 5-bit register for signal <precharge_ok_cnt_r>.
    Found 5-bit comparator lessequal for signal <precharge_ok_cnt_r$cmp_le0000> created at line 759.
    Found 5-bit comparator less for signal <precharge_ok_cnt_r$cmp_lt0000> created at line 754.
    Found 5-bit subtractor for signal <precharge_ok_cnt_r$share0000>.
    Found 1-bit register for signal <precharge_ok_r>.
    Found 5-bit comparator lessequal for signal <precharge_ok_r$cmp_le0000> created at line 772.
    Found 5-bit down counter for signal <ras_cnt_r>.
    Found 4-bit down counter for signal <rcd_cnt_r>.
    Found 1-bit register for signal <rd_af_flag_r>.
    Found 1-bit register for signal <rd_flag_r>.
    Found 5-bit down counter for signal <rd_to_wr_cnt_r>.
    Found 1-bit register for signal <rd_to_wr_ok_r>.
    Found 5-bit comparator lessequal for signal <rd_to_wr_ok_r$cmp_le0000> created at line 807.
    Found 3-bit down counter for signal <rdburst_cnt_r>.
    Found 3-bit comparator greatequal for signal <rdburst_cnt_r$cmp_ge0000> created at line 622.
    Found 1-bit register for signal <rdburst_ok_r>.
    Found 4-bit comparator lessequal for signal <rdburst_ok_r$cmp_le0000> created at line 644.
    Found 1-bit register for signal <rdburst_rden_ok_r>.
    Found 1-bit register for signal <ref_flag_r>.
    Found 1-bit register for signal <refi_cnt_ok_r>.
    Found 12-bit up counter for signal <refi_cnt_r>.
    Found 8-bit down counter for signal <rfc_cnt_r>.
    Found 1-bit register for signal <rfc_ok_r>.
    Found 8-bit comparator lessequal for signal <rfc_ok_r$cmp_le0000> created at line 697.
    Found 4-bit register for signal <row_conflict_r>.
    Found 13-bit comparator not equal for signal <row_miss>.
    Found 1-bit register for signal <rp_cnt_ok_r>.
    Found 4-bit comparator lessequal for signal <rp_cnt_ok_r$cmp_le0000> created at line 682.
    Found 4-bit down counter for signal <rp_cnt_r>.
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <rst_r1>.
    Found 1-bit register for signal <sm_rden_r>.
    Found 2-bit comparator less for signal <state_r$cmp_lt0000> created at line 923.
    Found 12-bit register for signal <state_r1>.
    Found 1-bit register for signal <trrd_cnt_ok_r>.
    Found 3-bit comparator lessequal for signal <trrd_cnt_ok_r$cmp_le0000> created at line 728.
    Found 3-bit down counter for signal <trrd_cnt_r>.
    Found 1-bit register for signal <wr_flag_r>.
    Found 5-bit down counter for signal <wr_to_rd_cnt_r>.
    Found 1-bit register for signal <wr_to_rd_ok_r>.
    Found 5-bit comparator lessequal for signal <wr_to_rd_ok_r$cmp_le0000> created at line 790.
    Found 3-bit down counter for signal <wrburst_cnt_r>.
    Found 3-bit comparator greatequal for signal <wrburst_cnt_r$cmp_ge0000> created at line 583.
    Found 1-bit register for signal <wrburst_ok_r>.
    Found 3-bit comparator lessequal for signal <wrburst_ok_r$cmp_le0000> created at line 602.
    Found 1-bit register for signal <wrburst_wren_ok_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  11 Counter(s).
	inferred 263 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  22 Comparator(s).
Unit <ddr2_ctrl> synthesized.


Synthesizing Unit <ddr2_phy_write>.
    Related source file is "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_write.v".
WARNING:Xst:646 - Signal <wr_stages<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wdf_mask_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wdf_ecc_mask> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_dm_error_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_dm_error_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <dqs_oe_n>.
    Found 2-bit register for signal <dq_oe_n>.
    Found 1-bit register for signal <dm_ce>.
    Found 1-bit register for signal <dqs_rst_n>.
    Found 1-bit register for signal <calib_rden_90_r>.
    Found 1-bit register for signal <dm_ce_r>.
    Found 2-bit register for signal <dq_oe_270>.
    Found 2-bit register for signal <dq_oe_n_90_r1>.
    Found 1-bit register for signal <dqs_oe_270>.
    Found 1-bit register for signal <dqs_oe_n_180_r1>.
    Found 1-bit register for signal <dqs_rst_270>.
    Found 1-bit register for signal <dqs_rst_n_180_r1>.
    Found 32-bit register for signal <init_data_f>.
    Found 32-bit register for signal <init_data_r>.
    Found 4-bit up counter for signal <init_wdf_cnt_r>.
    Found 1-bit register for signal <rst90_r>.
    Found 64-bit register for signal <wdf_data_r>.
    Found 8-bit register for signal <wdf_mask_r>.
    Found 1-bit register for signal <wdf_rden_270>.
    Found 1-bit register for signal <wdf_rden_90_r>.
    Found 1-bit register for signal <wdf_rden_90_r1>.
    Found 3-bit register for signal <wr_stages<3:1>>.
    Summary:
	inferred   1 Counter(s).
	inferred 158 D-type flip-flop(s).
Unit <ddr2_phy_write> synthesized.


Synthesizing Unit <pll_gen>.
    Related source file is "pll_gen.v".
Unit <pll_gen> synthesized.


Synthesizing Unit <din_gen>.
    Related source file is "din_gen.v".
WARNING:Xst:1780 - Signal <wr_en_buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <trig0<90:66>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000.
WARNING:Xst:1780 - Signal <rd_en_reg1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_en_reg0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <delay_cnt_rd> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000.
    Register <wr_en> equivalent to <delay_flag_buf0> has been removed
    Found 13-bit up counter for signal <delay_cnt>.
    Found 1-bit register for signal <delay_flag>.
    Found 13-bit comparator lessequal for signal <delay_flag$cmp_le0000> created at line 134.
    Found 1-bit register for signal <delay_flag_buf0>.
    Found 1-bit register for signal <delay_flag_rd>.
    Found 1-bit register for signal <phy_done>.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <din_gen> synthesized.


Synthesizing Unit <data_format_in>.
    Related source file is "data_format.v".
WARNING:Xst:646 - Signal <buffer> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <counter>.
    Found 2-bit subtractor for signal <counter$addsub0000> created at line 186.
    Found 64-bit register for signal <data_buffer>.
    Found 1-bit register for signal <data_valid>.
    Found 32-bit register for signal <din_buf>.
    Summary:
	inferred  97 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <data_format_in> synthesized.


Synthesizing Unit <wr_fifo>.
    Related source file is "wr_fifo.v".
WARNING:Xst:653 - Signal <trig0<4>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <wr_fifo> synthesized.


Synthesizing Unit <rd_fifo>.
    Related source file is "rd_fifo.v".
WARNING:Xst:1780 - Signal <delay_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <rd_fifo> synthesized.


Synthesizing Unit <data_format_out>.
    Related source file is "data_format_out.v".
    Found 32-bit register for signal <data_out>.
    Found 1-bit register for signal <dout_vd>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <data_format_out> synthesized.


Synthesizing Unit <cmd_gen>.
    Related source file is "cmd_gen.v".
WARNING:Xst:647 - Input <almost_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <almost_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_data_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_data_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 4-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <rd_addr_en>.
    Found 1-bit register for signal <wr_fifo_rd>.
    Found 1-bit register for signal <wr_addr_en>.
    Found 5-bit down counter for signal <burst_cnt>.
    Found 4-bit register for signal <cur_state>.
    Found 8-bit up counter for signal <delay_cnt>.
    Found 8-bit comparator greatequal for signal <delay_cnt$cmp_ge0000> created at line 404.
    Found 1-bit register for signal <delay_done>.
    Found 5-bit register for signal <wait_cnt>.
    Found 5-bit adder for signal <wait_cnt$addsub0000> created at line 436.
    Found 5-bit comparator lessequal for signal <wait_cnt$cmp_le0000> created at line 434.
    Found 1-bit register for signal <wr_addr_en_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <cmd_gen> synthesized.


Synthesizing Unit <ddr2_idelay_ctrl>.
    Related source file is "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_idelay_ctrl.v".
Unit <ddr2_idelay_ctrl> synthesized.


Synthesizing Unit <ddr2_infrastructure>.
    Related source file is "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_infrastructure.v".
WARNING:Xst:647 - Input <sys_clk_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_clk_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk200_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk200_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 25-bit register for signal <rst0_sync_r>.
    Found 25-bit register for signal <rst200_sync_r>.
    Found 25-bit register for signal <rst90_sync_r>.
    Found 12-bit register for signal <rstdiv0_sync_r>.
    Summary:
	inferred  87 D-type flip-flop(s).
Unit <ddr2_infrastructure> synthesized.


Synthesizing Unit <ddr2_phy_ctl_io>.
    Related source file is "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_ctl_io.v".
WARNING:Xst:647 - Input <clk90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 13-bit register for signal <addr_mux>.
    Found 3-bit register for signal <ba_mux>.
    Found 1-bit register for signal <cas_n_mux>.
    Found 1-bit register for signal <cs_n_mux<0>>.
    Found 1-bit register for signal <ras_n_mux>.
    Found 1-bit register for signal <we_n_mux>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <ddr2_phy_ctl_io> synthesized.


Synthesizing Unit <ddr2_phy_init>.
    Related source file is "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_init.v".
WARNING:Xst:1780 - Signal <load_mode_reg3<15:13>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <load_mode_reg3<12:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000.
WARNING:Xst:1780 - Signal <load_mode_reg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_mode_reg1<15:13>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <load_mode_reg1<12:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000.
WARNING:Xst:1780 - Signal <load_mode_reg0<15:13>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <load_mode_reg0<12:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000.
WARNING:Xst:646 - Signal <load_mode_reg<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <init_state_r1_2t> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ext_mode_reg<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_we_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_ras_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_cas_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_ba_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_addr_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <ddr_addr_r<6>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<12>> equivalent to <ddr_addr_r<11>> has been removed
    Register <ddr_addr_r<3>> equivalent to <ddr_addr_r<11>> has been removed
    Register <ddr_addr_r<4>> equivalent to <ddr_addr_r<11>> has been removed
    Register <ddr_addr_r<5>> equivalent to <ddr_addr_r<11>> has been removed
INFO:Xst:1799 - State 11100 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 11011 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 10001 is never reached in FSM <init_state_r>.
    Found finite state machine <FSM_1> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 28                                             |
    | Transitions        | 86                                             |
    | Inputs             | 31                                             |
    | Outputs            | 31                                             |
    | Clock              | clkdiv0                   (rising_edge)        |
    | Reset              | rstdiv0                   (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 01011                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <init_state_r1>.
    Using one-hot encoding for signal <init_state_r2>.
    Found 4-bit register for signal <calib_start>.
    Found 1-bit register for signal <phy_init_rden>.
    Found 1-bit register for signal <phy_init_wren>.
    Found 1-bit register for signal <calib_ref_done>.
    Found 1-bit register for signal <phy_init_done>.
    Found 2-bit up counter for signal <auto_cnt_r>.
    Found 2-bit comparator greatequal for signal <auto_cnt_r$cmp_ge0000> created at line 663.
    Found 2-bit up accumulator for signal <burst_addr_r>.
    Found 2-bit down counter for signal <burst_cnt_r>.
    Found 1-bit register for signal <cal1_started_r>.
    Found 1-bit register for signal <cal2_started_r>.
    Found 1-bit register for signal <cal4_started_r>.
    Found 4-bit register for signal <calib_done_r>.
    Found 1-bit register for signal <calib_ref_req_posedge>.
    Found 1-bit register for signal <calib_ref_req_r>.
    Found 16-bit register for signal <calib_start_shift0_r>.
    Found 16-bit register for signal <calib_start_shift1_r>.
    Found 16-bit register for signal <calib_start_shift2_r>.
    Found 16-bit register for signal <calib_start_shift3_r>.
    Found 2-bit register for signal <chip_cnt_r>.
    Found 2-bit adder for signal <chip_cnt_r$addsub0000> created at line 645.
    Found 1-bit register for signal <cke_200us_cnt_en_r>.
    Found 5-bit down counter for signal <cke_200us_cnt_r>.
    Found 1-bit register for signal <cnt_200_cycle_done_r>.
    Found 8-bit down counter for signal <cnt_200_cycle_r>.
    Found 1-bit register for signal <cnt_cmd_ok_r>.
    Found 7-bit up counter for signal <cnt_cmd_r>.
    Found 1-bit register for signal <cnt_rd_ok_r>.
    Found 4-bit up counter for signal <cnt_rd_r>.
    Found 1-bit register for signal <ctrl_ref_flag_r>.
    Found 5-bit register for signal <ddr_addr_r<11:7>>.
    Found 3-bit register for signal <ddr_addr_r<2:0>>.
    Found 3-bit register for signal <ddr_ba_r>.
    Found 1-bit register for signal <ddr_cas_n_r>.
    Found 1-bit register for signal <ddr_cke_r<0>>.
    Found 1-bit register for signal <ddr_cs_disable_r<0>>.
    Found 1-bit register for signal <ddr_cs_n_r<0>>.
    Found 1-bit register for signal <ddr_cs_n_r1<0>>.
    Found 1-bit register for signal <ddr_ras_n_r>.
    Found 1-bit register for signal <ddr_we_n_r>.
    Found 1-bit register for signal <done_200us_r>.
    Found 4-bit up counter for signal <init_cnt_r>.
    Found 1-bit register for signal <init_done_r>.
    Found 4-bit comparator greatequal for signal <init_done_r$cmp_ge0000> created at line 831.
    Found 2-bit comparator less for signal <init_state_r$cmp_lt0000> created at line 936.
    Found 31-bit register for signal <init_state_r1>.
    Found 31-bit register for signal <init_state_r2>.
    Found 1-bit register for signal <phy_init_done_r>.
    Found 1-bit register for signal <phy_init_done_r1>.
    Found 1-bit register for signal <phy_init_done_r2>.
    Found 1-bit register for signal <phy_init_done_r3>.
    Found 1-bit register for signal <refresh_req>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 Counter(s).
	inferred   1 Accumulator(s).
	inferred 175 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <ddr2_phy_init> synthesized.


Synthesizing Unit <ddr2_phy_calib>.
    Related source file is "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_calib.v".
WARNING:Xst:647 - Input <dbg_idel_down_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1872 - Variable <x> is used but never assigned.
WARNING:Xst:1872 - Variable <j> is used but never assigned.
WARNING:Xst:1780 - Signal <calib_done_tmp<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <calib_done_r<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <calib_done_r<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <ctrl_rden_r> equivalent to <calib_ctrl_rden_r> has been removed
    Register <dlyrst_dqs> equivalent to <dlyrst_dq> has been removed
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <cal4_state> of Case statement line 2222 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <cal4_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_2> for signal <cal1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 27                                             |
    | Inputs             | 12                                             |
    | Outputs            | 15                                             |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <cal2_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 9                                              |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <cal3_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <cal4_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 28                                             |
    | Inputs             | 16                                             |
    | Outputs            | 12                                             |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <calib_rden_sel>.
    Found 4-bit register for signal <dlyinc_dqs>.
    Found 4-bit register for signal <dlyce_dqs>.
    Found 4-bit register for signal <dlyinc_gate>.
    Found 1-bit register for signal <dlyrst_dq>.
    Found 4-bit register for signal <dlyce_gate>.
    Found 32-bit register for signal <dlyinc_dq>.
    Found 4-bit register for signal <dlyrst_gate>.
    Found 4-bit register for signal <calib_done>.
    Found 1-bit register for signal <calib_ref_req>.
    Found 32-bit register for signal <dlyce_dq>.
    Found 6-bit register for signal <cal1_bit_time_tap_cnt>.
    Found 6-bit adder for signal <cal1_bit_time_tap_cnt$add0000> created at line 1144.
    Found 6-bit subtractor for signal <cal1_bit_time_tap_cnt$addsub0000> created at line 1144.
    Found 2-bit register for signal <cal1_data_chk_last>.
    Found 1-bit register for signal <cal1_data_chk_last_valid>.
    Found 2-bit register for signal <cal1_data_chk_r>.
    Found 1-bit 32-to-1 multiplexer for signal <cal1_data_chk_r$varindex0000> created at line 883.
    Found 1-bit 32-to-1 multiplexer for signal <cal1_data_chk_r$varindex0001> created at line 883.
    Found 2-bit comparator equal for signal <cal1_detect_edge$cmp_eq0000> created at line 909.
    Found 1-bit register for signal <cal1_dlyce_dq>.
    Found 1-bit register for signal <cal1_dlyinc_dq>.
    Found 1-bit register for signal <cal1_dqs_dq_init_phase>.
    Found 1-bit register for signal <cal1_first_edge_done>.
    Found 6-bit register for signal <cal1_first_edge_tap_cnt>.
    Found 1-bit register for signal <cal1_found_rising>.
    Found 1-bit register for signal <cal1_found_second_edge>.
    Found 1-bit register for signal <cal1_found_window>.
    Found 7-bit register for signal <cal1_idel_dec_cnt>.
    Found 7-bit addsub for signal <cal1_idel_dec_cnt$share0000> created at line 1062.
    Found 6-bit register for signal <cal1_idel_inc_cnt>.
    Found 6-bit adder for signal <cal1_idel_inc_cnt$addsub0000> created at line 1089.
    Found 6-bit register for signal <cal1_idel_max_tap>.
    Found 1-bit register for signal <cal1_idel_max_tap_we>.
    Found 6-bit comparator less for signal <cal1_idel_max_tap_we$cmp_lt0000> created at line 1028.
    Found 6-bit updown counter for signal <cal1_idel_tap_cnt>.
    Found 1-bit register for signal <cal1_idel_tap_limit_hit>.
    Found 7-bit register for signal <cal1_low_freq_idel_dec>.
    Found 7-bit adder for signal <cal1_low_freq_idel_dec$add0000> created at line 1012.
    Found 7-bit adder for signal <cal1_low_freq_idel_dec$addsub0000> created at line 1012.
    Found 1-bit register for signal <cal1_ref_req>.
    Found 4-bit up counter for signal <cal1_window_cnt>.
    Found 1-bit register for signal <cal2_curr_sel>.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0000> created at line 1312.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0001> created at line 1312.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0002> created at line 1312.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0003> created at line 1312.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0004> created at line 1312.
    Found 1-bit register for signal <cal2_dlyce_dqs>.
    Found 1-bit register for signal <cal2_dlyinc_dqs>.
    Found 6-bit register for signal <cal2_idel_dec_cnt>.
    Found 6-bit subtractor for signal <cal2_idel_dec_cnt$addsub0000> created at line 1477.
    Found 6-bit up counter for signal <cal2_idel_tap_cnt>.
    Found 6-bit register for signal <cal2_idel_tap_limit>.
    Found 6-bit adder for signal <cal2_idel_tap_limit$sub0000> created at line 1301.
    Found 1-bit register for signal <cal2_idel_tap_limit_hit>.
    Found 8-bit comparator equal for signal <cal2_idel_tap_limit_hit$cmp_eq0000> created at line 1334.
    Found 8-bit subtractor for signal <cal2_idel_tap_limit_hit$sub0000> created at line 1334.
    Found 1-bit register for signal <cal2_rd_data_fall_last_neg>.
    Found 1-bit register for signal <cal2_rd_data_fall_last_pos>.
    Found 1-bit register for signal <cal2_rd_data_last_valid_neg>.
    Found 1-bit register for signal <cal2_rd_data_last_valid_pos>.
    Found 1-bit register for signal <cal2_rd_data_rise_last_neg>.
    Found 1-bit register for signal <cal2_rd_data_rise_last_pos>.
    Found 4-bit register for signal <cal2_rd_data_sel>.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0000> created at line 774.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0001> created at line 774.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0002> created at line 774.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0003> created at line 774.
    Found 4-bit register for signal <cal2_rd_data_sel_r>.
    Found 1-bit register for signal <cal2_ref_req>.
    Found 1-bit register for signal <cal3_data_match>.
    Found 1-bit register for signal <cal3_data_match_stgd>.
    Found 5-bit subtractor for signal <cal3_rden_dly>.
    Found 5-bit register for signal <cal3_rden_srl_a>.
    Found 5-bit adder for signal <cal3_rden_srl_a$addsub0000> created at line 1798.
    Found 1-bit register for signal <cal4_data_match>.
    Found 1-bit register for signal <cal4_data_match_stgd>.
    Found 1-bit register for signal <cal4_dlyce_gate>.
    Found 1-bit register for signal <cal4_dlyinc_gate>.
    Found 1-bit register for signal <cal4_dlyrst_gate>.
    Found 5-bit register for signal <cal4_gate_srl_a>.
    Found 5-bit adder for signal <cal4_gate_srl_a$addsub0000> created at line 2322.
    Found 6-bit register for signal <cal4_idel_adj_cnt>.
    Found 6-bit subtractor for signal <cal4_idel_adj_cnt$addsub0000> created at line 2403.
    Found 1-bit register for signal <cal4_idel_adj_inc>.
    Found 1-bit register for signal <cal4_idel_bit_tap>.
    Found 1-bit register for signal <cal4_idel_max_tap>.
    Found 6-bit updown counter for signal <cal4_idel_tap_cnt>.
    Found 5-bit register for signal <cal4_rden_srl_a>.
    Found 1-bit 20-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0000> created at line 2237.
    Found 1-bit 20-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0001> created at line 2237.
    Found 1-bit 20-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0002> created at line 2237.
    Found 1-bit 20-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0003> created at line 2237.
    Found 1-bit 20-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0004> created at line 2237.
    Found 1-bit register for signal <cal4_ref_req>.
    Found 1-bit register for signal <cal4_seek_left>.
    Found 1-bit register for signal <cal4_stable_window>.
    Found 4-bit up counter for signal <cal4_window_cnt>.
    Found 1-bit register for signal <calib_ctrl_gate_pulse_r>.
    Found 1-bit register for signal <calib_ctrl_rden_negedge_r>.
    Found 1-bit register for signal <calib_ctrl_rden_r>.
    Found 4-bit register for signal <calib_done_r>.
    Found 1-bit register for signal <calib_done_tmp<3>>.
    Found 2-bit register for signal <calib_done_tmp<1:0>>.
    Found 2-bit register for signal <calib_err<3:2>>.
    Found 2-bit register for signal <calib_err_2>.
    Found 1-bit register for signal <calib_init_gate_pulse_r>.
    Found 1-bit register for signal <calib_init_gate_pulse_r1>.
    Found 1-bit register for signal <calib_init_rden_r>.
    Found 20-bit register for signal <calib_rden_dly>.
    Found 1-bit register for signal <calib_rden_edge_r>.
    Found 5-bit down counter for signal <calib_rden_pipe_cnt>.
    Found 5-bit register for signal <calib_rden_srl_a>.
    Found 1-bit register for signal <calib_rden_srl_out_r1>.
    Found 1-bit register for signal <calib_rden_valid>.
    Found 1-bit register for signal <calib_rden_valid_stgd>.
    Found 5-bit adder carry out for signal <COND_43$addsub0000>.
    Found 5-bit adder carry out for signal <COND_44$addsub0000>.
    Found 5-bit adder carry out for signal <COND_45$addsub0000>.
    Found 5-bit adder carry out for signal <COND_46$addsub0000>.
    Found 5-bit register for signal <count_dq>.
    Found 2-bit register for signal <count_dqs>.
    Found 2-bit register for signal <count_gate>.
    Found 2-bit register for signal <count_rden>.
    Found 2-bit adder for signal <count_rden$addsub0000> created at line 1814.
    Found 6-bit updown counter for signal <dbg_dq_tap_cnt>.
    Found 6-bit updown counter for signal <dbg_dqs_tap_cnt>.
    Found 6-bit updown counter for signal <dbg_gate_tap_cnt>.
    Found 20-bit register for signal <gate_dly>.
    Found 3-bit up counter for signal <idel_set_cnt>.
    Found 5-bit register for signal <next_count_dq>.
    Found 5-bit adder for signal <next_count_dq$addsub0000> created at line 1203.
    Found 2-bit register for signal <next_count_dqs>.
    Found 2-bit adder for signal <next_count_dqs$share0000> created at line 1360.
    Found 2-bit register for signal <next_count_gate>.
    Found 2-bit adder for signal <next_count_gate$addsub0000> created at line 2401.
    Found 1-bit register for signal <phy_init_rden_r>.
    Found 1-bit register for signal <phy_init_rden_r1>.
    Found 4-bit register for signal <rd_data_fall_1x_bit1_r1>.
    Found 32-bit register for signal <rd_data_fall_1x_r>.
    Found 4-bit register for signal <rd_data_fall_1x_r1>.
    Found 4-bit register for signal <rd_data_fall_2x_bit1_r>.
    Found 4-bit register for signal <rd_data_fall_2x_r>.
    Found 4-bit register for signal <rd_data_rise_1x_bit1_r1>.
    Found 32-bit register for signal <rd_data_rise_1x_r>.
    Found 4-bit register for signal <rd_data_rise_1x_r1>.
    Found 4-bit register for signal <rd_data_rise_2x_bit1_r>.
    Found 4-bit register for signal <rd_data_rise_2x_r>.
    Found 1-bit register for signal <rdd_fall_q1>.
    Found 1-bit register for signal <rdd_fall_q1_bit1>.
    Found 1-bit register for signal <rdd_fall_q1_bit1_r>.
    Found 1-bit register for signal <rdd_fall_q1_bit1_r1>.
    Found 1-bit register for signal <rdd_fall_q1_r>.
    Found 1-bit register for signal <rdd_fall_q1_r1>.
    Found 1-bit register for signal <rdd_fall_q2>.
    Found 1-bit register for signal <rdd_fall_q2_bit1>.
    Found 1-bit register for signal <rdd_fall_q2_bit1_r>.
    Found 1-bit register for signal <rdd_fall_q2_r>.
    Found 2-bit register for signal <rdd_mux_sel>.
    Found 1-bit register for signal <rdd_rise_q1>.
    Found 1-bit register for signal <rdd_rise_q1_bit1>.
    Found 1-bit register for signal <rdd_rise_q1_bit1_r>.
    Found 1-bit register for signal <rdd_rise_q1_bit1_r1>.
    Found 1-bit register for signal <rdd_rise_q1_r>.
    Found 1-bit register for signal <rdd_rise_q1_r1>.
    Found 1-bit register for signal <rdd_rise_q2>.
    Found 1-bit register for signal <rdd_rise_q2_bit1>.
    Found 1-bit register for signal <rdd_rise_q2_bit1_r>.
    Found 1-bit register for signal <rdd_rise_q2_r>.
    Found 1-bit register for signal <rden_dec>.
    Found 5-bit comparator greatequal for signal <rden_dec$cmp_ge0000> created at line 1881.
    Found 20-bit register for signal <rden_dly>.
    Found 5-bit register for signal <rden_dly_0>.
    Found 1-bit register for signal <rden_inc>.
    Found 5-bit comparator lessequal for signal <rden_inc$cmp_le0000> created at line 1879.
    Found 4-bit register for signal <rden_mux>.
    Found 5-bit comparator equal for signal <rden_mux_3$cmp_eq0000> created at line 1875.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred  47 Counter(s).
	inferred 449 D-type flip-flop(s).
	inferred  21 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   6 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <ddr2_phy_calib> synthesized.


Synthesizing Unit <ddr2_phy_dm_iob>.
    Related source file is "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_dm_iob.v".
Unit <ddr2_phy_dm_iob> synthesized.


Synthesizing Unit <ddr2_phy_dqs_iob>.
    Related source file is "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_dqs_iob.v".
    Found 1-bit register for signal <dqs_rst_n_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_phy_dqs_iob> synthesized.


Synthesizing Unit <ddr2_phy_dq_iob>.
    Related source file is "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_dq_iob.v".
WARNING:Xst:1780 - Signal <stg1_out_rise_sg3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_sg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_sg3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_sg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ddr2_phy_dq_iob> synthesized.


Synthesizing Unit <ddr2_usr_rd>.
    Related source file is "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_usr_rd.v".
WARNING:Xst:1305 - Output <rd_ecc_error> is never assigned. Tied to value 00.
WARNING:Xst:1780 - Signal <sb_ecc_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rise_data_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rden_sel_r<3:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_data_out_rise_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_data_out_fall_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fall_data_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <db_ecc_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_rden_r<3:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <rd_data_out_rise>.
    Found 32-bit register for signal <rd_data_out_fall>.
    Found 4-bit register for signal <ctrl_rden_r>.
    Found 1-bit register for signal <fifo_rden_r0>.
    Found 32-bit register for signal <rd_data_in_fall_r>.
    Found 32-bit register for signal <rd_data_in_rise_r>.
    Found 4-bit register for signal <rden_sel_r>.
    Summary:
	inferred 137 D-type flip-flop(s).
Unit <ddr2_usr_rd> synthesized.


Synthesizing Unit <ddr2_usr_addr_fifo>.
    Related source file is "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_usr_addr_fifo.v".
WARNING:Xst:646 - Signal <fifo_data_out<35:34>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_usr_addr_fifo> synthesized.


Synthesizing Unit <ddr2_usr_wr>.
    Related source file is "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_usr_wr.v".
WARNING:Xst:1780 - Signal <mask_data_in_ecc_wire> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mask_data_in_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_mask_data_out_ecc_wire> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_mask_data_out_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_data_out_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_usr_wr> synthesized.


Synthesizing Unit <fifo_control>.
    Related source file is "fifo_control.v".
WARNING:Xst:646 - Signal <wr_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rd_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <fifo_control> synthesized.


Synthesizing Unit <ddr2_usr_top>.
    Related source file is "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_usr_top.v".
Unit <ddr2_usr_top> synthesized.


Synthesizing Unit <ddr2_phy_io>.
    Related source file is "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_io.v".
Unit <ddr2_phy_io> synthesized.


Synthesizing Unit <ddr2_phy_top>.
    Related source file is "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_phy_top.v".
Unit <ddr2_phy_top> synthesized.


Synthesizing Unit <ddr2_mem_if_top>.
    Related source file is "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_mem_if_top.v".
Unit <ddr2_mem_if_top> synthesized.


Synthesizing Unit <ddr2_top>.
    Related source file is "ipcore_dir/ddr_sdram/user_design/rtl/ddr2_top.v".
Unit <ddr2_top> synthesized.


Synthesizing Unit <ddr_sdram>.
    Related source file is "ipcore_dir/ddr_sdram/user_design/rtl/ddr_sdram.v".
WARNING:Xst:1780 - Signal <vio3_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio2_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio1_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio0_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_rden_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_rd_data_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_gate_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_gate_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_dqs_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_dq_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ddr_sdram> synthesized.


Synthesizing Unit <ddr_sdram_top>.
    Related source file is "ddr_sdram_top.v".
Unit <ddr_sdram_top> synthesized.


Synthesizing Unit <ddr2_rtl_top>.
    Related source file is "ddr2_rtl_top.v".
WARNING:Xst:1780 - Signal <trig0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <soft_rst_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <prog_full_wr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_init_done_vd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_init_done_reg_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_init_done_reg_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <phy_done_rd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <empty_clk_fifo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dout_vd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_i_buf_200> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_i_buf_125> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_buf_200> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_buf_125> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_50> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_100> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk0_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <clk0_125> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <sys_clk_led>.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <ddr2_rtl_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 2x3-bit multiplier                                    : 2
# Adders/Subtractors                                   : 24
 2-bit adder                                           : 4
 2-bit subtractor                                      : 1
 5-bit adder                                           : 3
 5-bit adder carry out                                 : 4
 5-bit subtractor                                      : 2
 6-bit adder                                           : 3
 6-bit subtractor                                      : 3
 7-bit adder                                           : 2
 7-bit addsub                                          : 1
 8-bit subtractor                                      : 1
# Counters                                             : 69
 12-bit up counter                                     : 1
 13-bit up counter                                     : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 2
 3-bit down counter                                    : 3
 3-bit up counter                                      : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 5
 5-bit down counter                                    : 6
 6-bit up counter                                      : 1
 6-bit updown counter                                  : 42
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
 8-bit up counter                                      : 1
# Accumulators                                         : 3
 2-bit up accumulator                                  : 1
 31-bit up accumulator                                 : 2
# Registers                                            : 547
 1-bit register                                        : 470
 12-bit register                                       : 2
 13-bit register                                       : 1
 16-bit register                                       : 5
 2-bit register                                        : 13
 25-bit register                                       : 3
 3-bit register                                        : 5
 31-bit register                                       : 5
 32-bit register                                       : 12
 4-bit register                                        : 11
 5-bit register                                        : 8
 6-bit register                                        : 7
 64-bit register                                       : 2
 7-bit register                                        : 2
 8-bit register                                        : 1
# Latches                                              : 2
 31-bit latch                                          : 1
 4-bit latch                                           : 1
# Comparators                                          : 35
 13-bit comparator lessequal                           : 1
 13-bit comparator not equal                           : 4
 16-bit comparator equal                               : 1
 2-bit comparator equal                                : 1
 2-bit comparator greatequal                           : 1
 2-bit comparator less                                 : 2
 3-bit comparator equal                                : 4
 3-bit comparator greatequal                           : 2
 3-bit comparator lessequal                            : 2
 31-bit comparator equal                               : 1
 31-bit comparator less                                : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator equal                                : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
 5-bit comparator lessequal                            : 5
 6-bit comparator less                                 : 1
 8-bit comparator equal                                : 1
 8-bit comparator greatequal                           : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 7
 1-bit 20-to-1 multiplexer                             : 5
 1-bit 32-to-1 multiplexer                             : 2
# Xors                                                 : 9
 1-bit xor2                                            : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state/FSM> on signal <cal4_state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00010000
 011   | 00001000
 100   | 01000000
 101   | 00000100
 110   | 00100000
 111   | 10000000
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_state/FSM> on signal <cal3_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 100
 011   | 010
 100   | 011
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state/FSM> on signal <cal2_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000100000
 0101  | 001000000
 0110  | 100000000
 0111  | 010000000
 1000  | 000010000
--------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state/FSM> on signal <cal1_state[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 0001  | 00000000010
 0010  | 00000000100
 0011  | 00000001000
 0100  | 00000100000
 0101  | 00000010000
 0110  | 00001000000
 0111  | 00100000000
 1000  | 00010000000
 1001  | 01000000000
 1010  | 10000000000
----------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r/FSM> on signal <init_state_r[1:28]> with one-hot encoding.
---------------------------------------
 State | Encoding
---------------------------------------
 00000 | 0000000000000000100000000000
 00001 | 0000000000000010000000000000
 00010 | 0001000000000000000000000000
 00011 | 0000000000010000000000000000
 00100 | 0000000000000001000000000000
 00101 | 0000000000000100000000000000
 00110 | 0000000000001000000000000000
 00111 | 0000000000000000010000000000
 01000 | 0000000000000000000000000100
 01001 | 0000000000000000000000001000
 01010 | 0000000000000000000000010000
 01011 | 0000000000000000000000000001
 01100 | 0000000000000000000000000010
 01101 | 0000000000000000000001000000
 01110 | 0000000000000000000010000000
 01111 | 0000000000000000000100000000
 10000 | 0000000000000000001000000000
 10001 | unreached
 10010 | 0000000000000000000000100000
 10011 | 0000000001000000000000000000
 10100 | 0000000010000000000000000000
 10101 | 0000001000000000000000000000
 10110 | 0000010000000000000000000000
 10111 | 0000100000000000000000000000
 11000 | 0010000000000000000000000000
 11001 | 1000000000000000000000000000
 11010 | 0000000100000000000000000000
 11011 | unreached
 11100 | unreached
 11101 | 0000000000100000000000000000
 11110 | 0100000000000000000000000000
---------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r/FSM> on signal <state_r[1:12]> with one-hot encoding.
-----------------------
 State | Encoding
-----------------------
 00000 | 000000000001
 00001 | 000000100000
 00010 | 000000010000
 00011 | 000000000010
 00100 | 000001000000
 00101 | 000000001000
 00110 | 000010000000
 00111 | 001000000000
 01000 | 100000000000
 01001 | 000100000000
 01010 | 010000000000
 01011 | 000000000100
-----------------------
Reading core <ipcore_dir/fifo_clk.ngc>.
Reading core <ipcore_dir/icon_ddr2_rtl.ngc>.
Reading core <ipcore_dir/ila_data_gen.ngc>.
Reading core <ipcore_dir/fifo_wr.ngc>.
Reading core <ipcore_dir/ila_chipscope_wr_fifo.ngc>.
Reading core <ipcore_dir/fifo_1.ngc>.
Reading core <ipcore_dir/ila_rd_fifo.ngc>.
Reading core <ipcore_dir/dout_ila_final.ngc>.
Reading core <ipcore_dir/fifo.ngc>.
Reading core <ipcore_dir/ila_data_format.ngc>.
Reading core <ipcore_dir/ila_cmd_gen.ngc>.
Reading core <ipcore_dir/ila_ddr_sdram.ngc>.
Loading core <fifo_clk> for timing and area information for instance <fifo_clk>.
Loading core <icon_ddr2_rtl> for timing and area information for instance <icon_ddr2_rtl>.
Loading core <ila_data_gen> for timing and area information for instance <ila_data_gen>.
Loading core <fifo_wr> for timing and area information for instance <fifo_wr>.
Loading core <ila_chipscope_wr_fifo> for timing and area information for instance <ila_chipscope_wr_fifo>.
Loading core <fifo_1> for timing and area information for instance <rd_fifo>.
Loading core <ila_rd_fifo> for timing and area information for instance <ila_rd_fifo>.
Loading core <dout_ila_final> for timing and area information for instance <dout_ila_final>.
Loading core <fifo> for timing and area information for instance <fifo_out>.
Loading core <ila_data_format> for timing and area information for instance <ila_data_format>.
Loading core <ila_cmd_gen> for timing and area information for instance <ila_cmd_gen>.
Loading core <ila_ddr_sdram> for timing and area information for instance <ila_ddr_sdram>.
INFO:Xst:2261 - The FF/Latch <cmd_1> in Unit <addr_gen> is equivalent to the following FF/Latch, which will be removed : <cmd_2> 
INFO:Xst:2261 - The FF/Latch <dqs_oe_270> in Unit <u_phy_write> is equivalent to the following FF/Latch, which will be removed : <dq_oe_270_1> 
INFO:Xst:2261 - The FF/Latch <init_state_r1_17> in Unit <u_phy_init> is equivalent to the following 2 FFs/Latches, which will be removed : <init_state_r1_27> <init_state_r1_28> 
INFO:Xst:2261 - The FF/Latch <ddr_addr_r_11> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <ddr_ba_r_2> 
WARNING:Xst:1710 - FF/Latch <data_buffer_26> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_27> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_28> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_29> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_30> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_31> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_45> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_46> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_47> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_48> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_49> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_50> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_51> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_52> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_53> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_54> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_55> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_56> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_57> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_58> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_59> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_60> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_61> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_62> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_63> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmd_1> (without init value) has a constant value of 0 in block <addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cur_state_3> (without init value) has a constant value of 0 in block <cmd_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr_addr_r_11> (without init value) has a constant value of 0 in block <u_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sys_clk_led_0> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sys_clk_led_2> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_13> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_14> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_15> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_16> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_17> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_18> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_19> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_20> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_21> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_22> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_23> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_24> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_25> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_26> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_27> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_28> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_29> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_30> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_31> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_13> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_14> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_15> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_16> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_17> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_18> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_19> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_20> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_21> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_22> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_23> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_24> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_buffer_25> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <calib_done_r_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <init_state_r1_4> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_5> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_6> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_7> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_9> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_12> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_13> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_14> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_15> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_16> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_17> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_18> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_19> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_20> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_21> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_22> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_24> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_25> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_29> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_30> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_2> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_4> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_5> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_6> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_7> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_8> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_9> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_10> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_11> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_12> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_13> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_14> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_15> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_16> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_17> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_18> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_19> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_20> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_21> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_22> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_24> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_25> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_26> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_27> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_28> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_29> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_30> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <ctrl_rden_r_1> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_2> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_3> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_1> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_2> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_3> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <af_addr_r1_26> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_27> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_28> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_29> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_30> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_26> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_27> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_28> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_29> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_30> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <bank_hit_r1_3> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_0> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_1> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_2> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_3> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_4> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_5> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_6> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_7> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_8> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_9> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_26> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_27> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_28> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_29> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_30> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_0> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_2> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_4> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_6> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_7> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_8> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_9> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_10> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_11> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2404 -  FFs/Latches <cmd<2:1>> (without init value) have a constant value of 0 in block <addr_gen>.

Synthesizing (advanced) Unit <ddr2_phy_calib>.
	Found pipelined multiplier on signal <_COND_38>:
		- 1 pipeline level(s) found in a register on signal <count_rden>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_COND_47>:
		- 1 pipeline level(s) found in a register on signal <count_gate>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__COND_38 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__COND_47 by adding 1 register level(s).
Unit <ddr2_phy_calib> synthesized (advanced).
WARNING:Xst:2677 - Node <af_addr_r1_26> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_27> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_28> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_29> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_30> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_26> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_27> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_28> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_29> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_30> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <bank_hit_r1_3> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_0> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_1> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_2> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_3> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_4> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_5> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_6> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_7> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_8> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_9> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_26> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_27> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_28> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_29> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_30> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_0> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_2> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_4> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_6> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_7> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_8> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_9> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_10> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_11> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <init_state_r1_4> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_5> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_6> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_7> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_9> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_12> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_13> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_14> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_15> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_16> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_17> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_18> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_19> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_20> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_21> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_22> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_24> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_25> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_27> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_28> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_29> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_30> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_2> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_4> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_5> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_6> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_7> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_8> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_9> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_10> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_11> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_12> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_13> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_14> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_15> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_16> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_17> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_18> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_19> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_20> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_21> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_22> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_24> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_25> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_26> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_27> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_28> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_29> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_30> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <calib_done_r_0> of sequential type is unconnected in block <ddr2_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_1> of sequential type is unconnected in block <ddr2_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_3> of sequential type is unconnected in block <ddr2_phy_calib>.
WARNING:Xst:2677 - Node <ctrl_rden_r_1> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_2> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_3> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_1> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_2> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_3> of sequential type is unconnected in block <ddr2_usr_rd>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 6
# Multipliers                                          : 2
 2x3-bit registered multiplier                         : 2
# Adders/Subtractors                                   : 23
 2-bit adder                                           : 3
 2-bit subtractor                                      : 1
 5-bit adder                                           : 3
 5-bit adder carry out                                 : 4
 5-bit subtractor                                      : 2
 6-bit adder                                           : 3
 6-bit subtractor                                      : 3
 7-bit adder                                           : 2
 7-bit addsub                                          : 1
 8-bit subtractor                                      : 1
# Counters                                             : 67
 12-bit up counter                                     : 1
 13-bit up counter                                     : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 2
 3-bit down counter                                    : 3
 3-bit up counter                                      : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 5
 5-bit down counter                                    : 5
 6-bit up counter                                      : 1
 6-bit updown counter                                  : 42
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
 8-bit up counter                                      : 1
# Accumulators                                         : 3
 2-bit up accumulator                                  : 1
 31-bit up accumulator                                 : 2
# Registers                                            : 1716
 Flip-Flops                                            : 1716
# Latches                                              : 2
 31-bit latch                                          : 1
 4-bit latch                                           : 1
# Comparators                                          : 35
 13-bit comparator lessequal                           : 1
 13-bit comparator not equal                           : 4
 16-bit comparator equal                               : 1
 2-bit comparator equal                                : 1
 2-bit comparator greatequal                           : 1
 2-bit comparator less                                 : 2
 3-bit comparator equal                                : 4
 3-bit comparator greatequal                           : 2
 3-bit comparator lessequal                            : 2
 31-bit comparator equal                               : 1
 31-bit comparator less                                : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator equal                                : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
 5-bit comparator lessequal                            : 5
 6-bit comparator less                                 : 1
 8-bit comparator equal                                : 1
 8-bit comparator greatequal                           : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 7
 1-bit 20-to-1 multiplexer                             : 5
 1-bit 32-to-1 multiplexer                             : 2
# Xors                                                 : 9
 1-bit xor2                                            : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <sys_clk_led_0> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sys_clk_led_2> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <dqs_oe_270> in Unit <ddr2_phy_write> is equivalent to the following FF/Latch, which will be removed : <dq_oe_270_1> 
INFO:Xst:2261 - The FF/Latch <ddr_ba_r_2> in Unit <ddr2_phy_init> is equivalent to the following FF/Latch, which will be removed : <ddr_addr_r_11> 
INFO:Xst:2261 - The FF/Latch <sys_clk_led_1> in Unit <ddr2_rtl_top> is equivalent to the following FF/Latch, which will be removed : <sys_clk_led_3> 
INFO:Xst:2261 - The FF/Latch <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/rst_r> in Unit <ddr2_rtl_top> is equivalent to the following FF/Latch, which will be removed : <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/rst_r> 
WARNING:Xst:2677 - Node <wr_state_3> of sequential type is unconnected in block <data_gen>.
WARNING:Xst:2677 - Node <wr_state_2> of sequential type is unconnected in block <data_gen>.
WARNING:Xst:2677 - Node <wr_state_1> of sequential type is unconnected in block <data_gen>.
WARNING:Xst:2677 - Node <wr_state_0> of sequential type is unconnected in block <data_gen>.
WARNING:Xst:1710 - FF/Latch <next_state_3> (without init value) has a constant value of 0 in block <cmd_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cur_state_3> (without init value) has a constant value of 0 in block <cmd_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burst_addr_r_0> (without init value) has a constant value of 0 in block <ddr2_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_addr_0> (without init value) has a constant value of 0 in block <addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_addr_1> (without init value) has a constant value of 0 in block <addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_addr_2> (without init value) has a constant value of 0 in block <addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_addr_0> (without init value) has a constant value of 0 in block <addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_addr_1> (without init value) has a constant value of 0 in block <addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_addr_2> (without init value) has a constant value of 0 in block <addr_gen>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance gen_stg2_sg1.u_iddr_dq in unit ddr2_phy_dq_iob of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf in unit ddr2_rtl_top of type FIFO36_72 has been replaced by FIFO36_72_EXP
INFO:Xst:1901 - Instance ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af in unit ddr2_rtl_top of type FIFO36 has been replaced by FIFO36_EXP
WARNING:Xst:1710 - FF/Latch <ddr_ba_r_2> (without init value) has a constant value of 0 in block <ddr2_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <af_addr_0> (without init value) has a constant value of 0 in block <addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <af_addr_1> (without init value) has a constant value of 0 in block <addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <af_addr_2> (without init value) has a constant value of 0 in block <addr_gen>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <init_data_r_1> in Unit <ddr2_phy_write> is equivalent to the following 23 FFs/Latches, which will be removed : <init_data_r_2> <init_data_r_3> <init_data_r_5> <init_data_r_6> <init_data_r_7> <init_data_r_9> <init_data_r_10> <init_data_r_11> <init_data_r_13> <init_data_r_14> <init_data_r_15> <init_data_r_17> <init_data_r_18> <init_data_r_19> <init_data_r_21> <init_data_r_22> <init_data_r_23> <init_data_r_25> <init_data_r_26> <init_data_r_27> <init_data_r_29> <init_data_r_30> <init_data_r_31> 
INFO:Xst:2261 - The FF/Latch <init_data_f_0> in Unit <ddr2_phy_write> is equivalent to the following 7 FFs/Latches, which will be removed : <init_data_f_4> <init_data_f_8> <init_data_f_12> <init_data_f_16> <init_data_f_20> <init_data_f_24> <init_data_f_28> 
INFO:Xst:2261 - The FF/Latch <init_data_f_1> in Unit <ddr2_phy_write> is equivalent to the following 23 FFs/Latches, which will be removed : <init_data_f_2> <init_data_f_3> <init_data_f_5> <init_data_f_6> <init_data_f_7> <init_data_f_9> <init_data_f_10> <init_data_f_11> <init_data_f_13> <init_data_f_14> <init_data_f_15> <init_data_f_17> <init_data_f_18> <init_data_f_19> <init_data_f_21> <init_data_f_22> <init_data_f_23> <init_data_f_25> <init_data_f_26> <init_data_f_27> <init_data_f_29> <init_data_f_30> <init_data_f_31> 
INFO:Xst:2261 - The FF/Latch <init_data_r_0> in Unit <ddr2_phy_write> is equivalent to the following 7 FFs/Latches, which will be removed : <init_data_r_4> <init_data_r_8> <init_data_r_12> <init_data_r_16> <init_data_r_20> <init_data_r_24> <init_data_r_28> 
INFO:Xst:2261 - The FF/Latch <ddr_addr_r_1> in Unit <ddr2_phy_init> is equivalent to the following FF/Latch, which will be removed : <ddr_addr_r_0> 
INFO:Xst:2261 - The FF/Latch <count_gate_0> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_47_1> 
INFO:Xst:2261 - The FF/Latch <count_gate_1> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_47_0> 
INFO:Xst:2261 - The FF/Latch <count_rden_0> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_38_1> 
INFO:Xst:2261 - The FF/Latch <count_rden_1> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_38_0> 

Optimizing unit <ddr2_rtl_top> ...

Optimizing unit <ddr2_ctrl> ...

Optimizing unit <ddr2_phy_write> ...

Optimizing unit <din_gen> ...

Optimizing unit <data_format_out> ...

Optimizing unit <ddr2_infrastructure> ...

Optimizing unit <ddr2_phy_ctl_io> ...

Optimizing unit <ddr2_phy_init> ...

Optimizing unit <ddr2_phy_calib> ...

Optimizing unit <ddr2_phy_dqs_iob> ...

Optimizing unit <ddr2_phy_dq_iob> ...

Optimizing unit <ddr2_usr_rd> ...

Optimizing unit <addr_gen> ...

Optimizing unit <data_gen> ...

Optimizing unit <data_format_in> ...
WARNING:Xst:1710 - FF/Latch <counter_1> (without init value) has a constant value of 0 in block <data_format_in>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <cmd_gen> ...
WARNING:Xst:1710 - FF/Latch <burst_cnt_4> (without init value) has a constant value of 0 in block <cmd_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burst_cnt_3> (without init value) has a constant value of 0 in block <cmd_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burst_cnt_2> (without init value) has a constant value of 0 in block <cmd_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burst_cnt_3> (without init value) has a constant value of 0 in block <cmd_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <burst_cnt_4> (without init value) has a constant value of 0 in block <cmd_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burst_cnt_2> (without init value) has a constant value of 0 in block <cmd_gen>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ddr2_phy_io> ...
WARNING:Xst:1710 - FF/Latch <cal2_idel_dec_cnt_5> (without init value) has a constant value of 0 in block <ddr2_phy_calib>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cal2_idel_dec_cnt_5> (without init value) has a constant value of 0 in block <ddr2_phy_calib>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_21> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_20> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_19> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_18> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_17> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_16> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_15> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_14> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_13> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/din_buf_31> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/din_buf_30> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/din_buf_29> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/din_buf_28> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/din_buf_27> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/din_buf_26> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/din_buf_25> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/din_buf_24> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/din_buf_23> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/din_buf_22> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/din_buf_21> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/din_buf_20> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/din_buf_19> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/din_buf_18> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/din_buf_17> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/din_buf_16> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/din_buf_15> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/din_buf_14> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/din_buf_13> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_63> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_62> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_61> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_60> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_59> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_58> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_57> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_56> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_55> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_54> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_53> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_52> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_51> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_50> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_49> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_48> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_47> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_46> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_45> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_31> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_30> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_29> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_28> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_27> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_26> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_25> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_24> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_23> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_format_in/data_buffer_22> (without init value) has a constant value of 0 in block <ddr2_rtl_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_2_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dec> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_2_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_5> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_0> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_1> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_2> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_3> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_4> of sequential type is unconnected in block <ddr2_rtl_top>.
WARNING:Xst:2677 - Node <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_5> of sequential type is unconnected in block <ddr2_rtl_top>.

Mapping all equations...
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'data_format_in/ila_data_format/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'data_format_in/ila_data_format/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'data_format_in/ila_data_format/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_16> in Unit <ddr2_rtl_top> is equivalent to the following FF/Latch, which will be removed : <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_17> in Unit <ddr2_rtl_top> is equivalent to the following FF/Latch, which will be removed : <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_24> in Unit <ddr2_rtl_top> is equivalent to the following FF/Latch, which will be removed : <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_25> in Unit <ddr2_rtl_top> is equivalent to the following FF/Latch, which will be removed : <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_16> in Unit <ddr2_rtl_top> is equivalent to the following FF/Latch, which will be removed : <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_17> in Unit <ddr2_rtl_top> is equivalent to the following FF/Latch, which will be removed : <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_24> in Unit <ddr2_rtl_top> is equivalent to the following FF/Latch, which will be removed : <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_25> in Unit <ddr2_rtl_top> is equivalent to the following FF/Latch, which will be removed : <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0> in Unit <ddr2_rtl_top> is equivalent to the following FF/Latch, which will be removed : <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_1> in Unit <ddr2_rtl_top> is equivalent to the following FF/Latch, which will be removed : <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_8> in Unit <ddr2_rtl_top> is equivalent to the following FF/Latch, which will be removed : <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_9> in Unit <ddr2_rtl_top> is equivalent to the following FF/Latch, which will be removed : <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_0> in Unit <ddr2_rtl_top> is equivalent to the following FF/Latch, which will be removed : <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_1> in Unit <ddr2_rtl_top> is equivalent to the following FF/Latch, which will be removed : <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_8> in Unit <ddr2_rtl_top> is equivalent to the following FF/Latch, which will be removed : <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_9> in Unit <ddr2_rtl_top> is equivalent to the following FF/Latch, which will be removed : <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1> 
Found area constraint ratio of 100 (+ 5) on block ddr2_rtl_top, actual ratio is 8.
INFO:Xst:2260 - The FF/Latch <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <ddr2_rtl_top> is equivalent to the following 3 FFs/Latches : <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <fifo_clk> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_clk> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <fifo_clk> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo_clk> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <wr_fifo_module/fifo_wr> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <wr_fifo_module/fifo_wr> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <wr_fifo_module/fifo_wr> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <wr_fifo_module/fifo_wr> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <rd_fifo_module/rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <rd_fifo_module/rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <rd_fifo_module/rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <rd_fifo_module/rd_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <data_format_out/fifo_out> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <data_format_out/fifo_out> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <data_format_out/fifo_out> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <data_format_out/fifo_out> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <fifo_clk> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <fifo_clk> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_clk> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo_clk> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <wr_fifo_module/fifo_wr> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <wr_fifo_module/fifo_wr> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <wr_fifo_module/fifo_wr> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <wr_fifo_module/fifo_wr> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <rd_fifo_module/rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <rd_fifo_module/rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <rd_fifo_module/rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <rd_fifo_module/rd_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <data_format_out/fifo_out> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <data_format_out/fifo_out> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <data_format_out/fifo_out> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <data_format_out/fifo_out> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
FlipFlop ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst0_sync_r_24 has been replicated 1 time(s)
FlipFlop ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst90_sync_r_24 has been replicated 3 time(s)
FlipFlop ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rstdiv0_sync_r_10 has been replicated 2 time(s)
FlipFlop ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rstdiv0_sync_r_11 has been replicated 26 time(s)
FlipFlop ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1 has been replicated 3 time(s)
FlipFlop sys_clk_led_1 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <ddr2_rtl_top> :
	Found 24-bit shift register for signal <ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst90_sync_r_23>.
	Found 10-bit shift register for signal <ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rstdiv0_sync_r_9>.
	Found 3-bit shift register for signal <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done>.
	Found 16-bit shift register for signal <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_2>.
	Found 15-bit shift register for signal <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift3_r_15>.
	Found 15-bit shift register for signal <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift1_r_15>.
	Found 15-bit shift register for signal <ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift0_r_15>.
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <ddr2_rtl_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1767
 Flip-Flops                                            : 1767
# Shift Registers                                      : 7
 10-bit shift register                                 : 1
 15-bit shift register                                 : 3
 16-bit shift register                                 : 1
 24-bit shift register                                 : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ddr2_rtl_top.ngr
Top Level Output File Name         : ddr2_rtl_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 77

Cell Usage :
# BELS                             : 5016
#      GND                         : 122
#      INV                         : 95
#      LUT1                        : 559
#      LUT2                        : 498
#      LUT3                        : 351
#      LUT4                        : 512
#      LUT5                        : 294
#      LUT6                        : 619
#      MUXCY                       : 360
#      MUXCY_L                     : 806
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 119
#      MUXF8                       : 14
#      VCC                         : 69
#      XORCY                       : 595
# FlipFlops/Latches                : 6562
#      FD                          : 1158
#      FD_1                        : 4
#      FDC                         : 403
#      FDCE                        : 524
#      FDCPE                       : 24
#      FDCPE_1                     : 4
#      FDE                         : 350
#      FDP                         : 818
#      FDPE                        : 1428
#      FDR                         : 548
#      FDR_1                       : 3
#      FDRE                        : 659
#      FDRS                        : 60
#      FDRSE                       : 206
#      FDRSE_1                     : 68
#      FDS                         : 143
#      FDS_1                       : 3
#      FDSE                        : 15
#      IDDR_2CLK                   : 32
#      LD                          : 3
#      LDC                         : 7
#      LDCP                        : 28
#      ODDR                        : 74
# RAMS                             : 30
#      RAMB18                      : 1
#      RAMB36_EXP                  : 29
# Shift Registers                  : 1279
#      SRL16                       : 673
#      SRL16E                      : 7
#      SRLC16E                     : 143
#      SRLC32E                     : 456
# Clock Buffers                    : 12
#      BUFG                        : 12
# IO Buffers                       : 71
#      IBUF                        : 1
#      IOBUF                       : 32
#      IOBUFDS                     : 4
#      OBUF                        : 32
#      OBUFDS                      : 2
# Others                           : 52
#      BSCAN_VIRTEX5               : 1
#      BUFIO                       : 4
#      FIFO36_72_EXP               : 1
#      FIFO36_EXP                  : 1
#      IDELAYCTRL                  : 1
#      IODELAY                     : 40
#      PLL_ADV                     : 2
#      TIMESPEC                    : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            6560  out of  69120     9%  
 Number of Slice LUTs:                 4207  out of  69120     6%  
    Number used as Logic:              2928  out of  69120     4%  
    Number used as Memory:             1279  out of  17920     7%  
       Number used as SRL:             1279

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8213
   Number with an unused Flip Flop:    1653  out of   8213    20%  
   Number with an unused LUT:          4006  out of   8213    48%  
   Number of fully used LUT-FF pairs:  2554  out of   8213    31%  
   Number of unique control sets:       696

IO Utilization: 
 Number of IOs:                          77
 Number of bonded IOBs:                  77  out of    640    12%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of Block RAM/FIFO:               30  out of    148    20%  
    Number using Block RAM only:         30
 Number of BUFG/BUFGCTRLs:               12  out of     32    37%  
 Number of PLL_ADVs:                      2  out of      6    33%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                | Clock buffer(FF name)                                                                                                   | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------+
din_fifo<13>                                                                                                                                                                                                                | NONE(fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)              | 70    |
ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/clk0_bufg_in                                                                                                                                                                  | BUFG                                                                                                                    | 5158  |
icon_ddr2_rtl/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                                                                                                        | BUFG                                                                                                                    | 181   |
icon_ddr2_rtl/U0/iUPDATE_OUT                                                                                                                                                                                                | NONE(icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD)                                                                               | 1     |
pll_gen/CLKOUT2_BUF                                                                                                                                                                                                         | BUFG                                                                                                                    | 581   |
ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/clk90_bufg_in                                                                                                                                                                 | BUFG                                                                                                                    | 197   |
icon_ddr2_rtl/CONTROL0<13>(icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                                                                                                                    | NONE(*)(data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                              | 1     |
ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/clkdiv0_bufg_in                                                                                                                                                               | BUFG                                                                                                                    | 695   |
pll_gen/CLKOUT3_BUF                                                                                                                                                                                                         | BUFG+BUFG+BUFG                                                                                                          | 25    |
fifo_control/addr_gen/rd_addr_en_reg01                                                                                                                                                                                      | BUFG                                                                                                                    | 28    |
fifo_control/cmd_gen/next_state_not0001(fifo_control/cmd_gen/next_state_not0001:O)                                                                                                                                          | NONE(*)(fifo_control/cmd_gen/next_state_2)                                                                              | 3     |
ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)| 1     |
ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)| 1     |
ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)| 1     |
ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)| 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                          | Buffer(FF name)                                                                                                                                                                                                      | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
reset(reset:Q)                                                                                                                                                                                                          | NONE(data_format_in/counter_0)                                                                                                                                                                                       | 251   |
icon_ddr2_rtl/CONTROL0<20>(icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE:O)                                                                                                                                | NONE(data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1)    | 196   |
wr_fifo_module/ila_chipscope_wr_fifo/N0(wr_fifo_module/ila_chipscope_wr_fifo/XST_GND:G)                                                                                                                                 | NONE(wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/U_RST/U_POR)                                                                                                                                               | 136   |
rd_fifo_module/ila_rd_fifo/N0(rd_fifo_module/ila_rd_fifo/XST_GND:G)                                                                                                                                                     | NONE(rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/U_RST/U_POR)                                                                                                                                                         | 132   |
data_format_in/ila_data_format/N0(data_format_in/ila_data_format/XST_GND:G)                                                                                                                                             | NONE(data_format_in/ila_data_format/U0/I_NO_D.U_ILA/U_RST/U_POR)                                                                                                                                                     | 99    |
data_format_out/dout_ila_final/N0(data_format_out/dout_ila_final/XST_GND:G)                                                                                                                                             | NONE(data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_RST/U_POR)                                                                                                                                                     | 99    |
ddr_sdram_top/ila_ddr_sdram/N0(ddr_sdram_top/ila_ddr_sdram/XST_GND:G)                                                                                                                                                   | NONE(ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/U_RST/U_POR)                                                                                                                                                        | 95    |
ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst_tmp(ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst_tmp1:O)                                                                                                         | NONE(ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst0_sync_r_0)                                                                                                                                                    | 94    |
din_gen/ila_data_gen/N0(din_gen/ila_data_gen/XST_GND:G)                                                                                                                                                                 | NONE(din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_RST/U_POR)                                                                                                                                                               | 92    |
wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                           | NONE(wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_10)                                                                                       | 47    |
din_fifo<13>(XST_GND:G)                                                                                                                                                                                                 | NONE(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[0].u_ff_addr)                                                                                                                 | 44    |
wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                           | NONE(wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                                                                                                       | 44    |
wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                           | NONE(wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                                                                                                      | 44    |
wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                           | NONE(wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                        | 44    |
data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                       | NONE(data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                                                                                                     | 41    |
data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                       | NONE(data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1)                                                                                                    | 41    |
data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                       | NONE(data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                      | 40    |
fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                       | NONE(fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                                                                                                                     | 40    |
fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                       | NONE(fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                                                                                                                    | 40    |
rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                           | NONE(rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                                                                                                       | 40    |
rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                           | NONE(rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                                                                                                      | 40    |
rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                           | NONE(rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                        | 40    |
rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                           | NONE(rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_almost_empty_i)                                                                                         | 34    |
fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                       | NONE(fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                                      | 30    |
fifo_control/cmd_gen/ila_cmd_gen/N0(fifo_control/cmd_gen/ila_cmd_gen/XST_GND:G)                                                                                                                                         | NONE(fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/U_RST/U_POR)                                                                                                                                                   | 27    |
data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                       | NONE(data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)                                                                                           | 25    |
ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/locked_inv(ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/locked_inv1_INV_0:O)                                                                                             | NONE(ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_0)                                                                                                                                                  | 25    |
data_format_out/dout_ila_final/N1(data_format_out/dout_ila_final/XST_VCC:P)                                                                                                                                             | NONE(data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                    | 24    |
fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                       | NONE(fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)                                                                                                           | 23    |
rd_fifo_module/ila_rd_fifo/N1(rd_fifo_module/ila_rd_fifo/XST_VCC:P)                                                                                                                                                     | NONE(rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                        | 16    |
wr_fifo_module/fifo_wr/N0(wr_fifo_module/fifo_wr/XST_GND:G)                                                                                                                                                             | NONE(wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)  | 16    |
wr_fifo_module/ila_chipscope_wr_fifo/N1(wr_fifo_module/ila_chipscope_wr_fifo/XST_VCC:P)                                                                                                                                 | NONE(wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)              | 16    |
data_format_in/ila_data_format/N1(data_format_in/ila_data_format/XST_VCC:P)                                                                                                                                             | NONE(data_format_in/ila_data_format/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                    | 12    |
ddr_sdram_top/ila_ddr_sdram/N1(ddr_sdram_top/ila_ddr_sdram/XST_VCC:P)                                                                                                                                                   | NONE(ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                       | 12    |
din_gen/ila_data_gen/N1(din_gen/ila_data_gen/XST_VCC:P)                                                                                                                                                                 | NONE(din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                              | 12    |
icon_ddr2_rtl/U0/U_ICON/U_CMD/iSEL_n(icon_ddr2_rtl/U0/U_ICON/U_CMD/U_SEL_n:O)                                                                                                                                           | NONE(icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                                                                                                                      | 10    |
data_format_out/fifo_out/N0(data_format_out/fifo_out/XST_GND:G)                                                                                                                                                         | NONE(data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 8     |
rd_fifo_module/rd_fifo/N0(rd_fifo_module/rd_fifo/XST_GND:G)                                                                                                                                                             | NONE(rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)  | 8     |
ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst0_sync_r_24(ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst0_sync_r_24:Q)                                                                                            | NONE(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                                                                                                   | 7     |
N1(XST_VCC:P)                                                                                                                                                                                                           | NONE(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af)                                                                                                                               | 6     |
ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/sys_rst(fifo_clk_not00001_INV_0:O)                                                                                                                                        | NONE(fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                                                                                                                         | 6     |
ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst0_sync_r_24_1(ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst0_sync_r_24_1:Q)                                                                                        | NONE(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_we_n)                                                                                                                             | 5     |
data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                                                         | NONE(data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                                                                        | 4     |
data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                                                       | NONE(data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                                                                       | 4     |
data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                                               | NONE(data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                                                                           | 4     |
fifo_control/cmd_gen/ila_cmd_gen/N1(fifo_control/cmd_gen/ila_cmd_gen/XST_VCC:P)                                                                                                                                         | NONE(fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                  | 4     |
data_format_in/ila_data_format/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(data_format_in/ila_data_format/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                                                         | NONE(data_format_in/ila_data_format/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                                                                        | 3     |
data_format_in/ila_data_format/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(data_format_in/ila_data_format/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                                                       | NONE(data_format_in/ila_data_format/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                                                                       | 3     |
data_format_in/ila_data_format/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(data_format_in/ila_data_format/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                                               | NONE(data_format_in/ila_data_format/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                                                                           | 3     |
data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                         | NONE(data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                         | 3     |
data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                    | NONE(data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i)                                                                                        | 3     |
ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                                                               | NONE(ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                                                                           | 3     |
ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                                                             | NONE(ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                                                                          | 3     |
ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                                                     | NONE(ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                                                                              | 3     |
din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                                                                             | NONE(din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                                                                                  | 3     |
din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                                                                           | NONE(din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                                                                                 | 3     |
din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                                                                   | NONE(din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                                                                                     | 3     |
fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                         | NONE(fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                         | 3     |
fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                                                     | NONE(fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                                                                      | 3     |
fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                                                   | NONE(fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                                                                     | 3     |
fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                                           | NONE(fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                                                                         | 3     |
rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                                                                 | NONE(rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                                                                            | 3     |
rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                                                               | NONE(rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                                                                           | 3     |
rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                                                       | NONE(rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                                                                               | 3     |
rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                             | NONE(rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                           | 3     |
rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                        | NONE(rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i)                                                                                          | 3     |
wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                             | NONE(wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                           | 3     |
wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                        | NONE(wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i)                                                                                          | 3     |
wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                                             | NONE(wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                                                                  | 3     |
wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                                           | NONE(wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                                                                 | 3     |
wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                                   | NONE(wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                                                                     | 3     |
data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/iARM(data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)                                                                              | NONE(data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                                                                                             | 2     |
data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                         | NONE(data_format_out/fifo_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                         | 2     |
fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                                                    | NONE(fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)                                                                                                            | 2     |
fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                         | NONE(fifo_clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                         | 2     |
rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                             | NONE(rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                           | 2     |
wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                             | NONE(wr_fifo_module/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                           | 2     |
data_format_in/ila_data_format/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(data_format_in/ila_data_format/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                                                 | NONE(data_format_in/ila_data_format/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                                                                                                 | 1     |
data_format_in/ila_data_format/U0/I_NO_D.U_ILA/iRESET<1>(data_format_in/ila_data_format/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                                                         | NONE(data_format_in/ila_data_format/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                                          | 1     |
data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                                                 | NONE(data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                                                                                                 | 1     |
data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/iRESET<1>(data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                                                         | NONE(data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                                          | 1     |
ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                                                       | NONE(ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                                                                                                    | 1     |
ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/iRESET<1>(ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                                                               | NONE(ddr_sdram_top/ila_ddr_sdram/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                                             | 1     |
din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                                                                     | NONE(din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                                                                                                           | 1     |
din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iRESET<1>(din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                                                                             | NONE(din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                                                    | 1     |
fifo_control/addr_gen/af_addr_10__and0000(fifo_control/addr_gen/af_addr_10__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_10)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_10__and0001(fifo_control/addr_gen/af_addr_10__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_10)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_11__and0000(fifo_control/addr_gen/af_addr_11__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_11)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_11__and0001(fifo_control/addr_gen/af_addr_11__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_11)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_12__and0000(fifo_control/addr_gen/af_addr_12__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_12)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_12__and0001(fifo_control/addr_gen/af_addr_12__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_12)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_13__and0000(fifo_control/addr_gen/af_addr_13__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_13)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_13__and0001(fifo_control/addr_gen/af_addr_13__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_13)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_14__and0000(fifo_control/addr_gen/af_addr_14__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_14)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_14__and0001(fifo_control/addr_gen/af_addr_14__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_14)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_15__and0000(fifo_control/addr_gen/af_addr_15__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_15)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_15__and0001(fifo_control/addr_gen/af_addr_15__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_15)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_16__and0000(fifo_control/addr_gen/af_addr_16__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_16)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_16__and0001(fifo_control/addr_gen/af_addr_16__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_16)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_17__and0000(fifo_control/addr_gen/af_addr_17__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_17)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_17__and0001(fifo_control/addr_gen/af_addr_17__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_17)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_18__and0000(fifo_control/addr_gen/af_addr_18__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_18)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_18__and0001(fifo_control/addr_gen/af_addr_18__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_18)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_19__and0000(fifo_control/addr_gen/af_addr_19__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_19)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_19__and0001(fifo_control/addr_gen/af_addr_19__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_19)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_20__and0000(fifo_control/addr_gen/af_addr_20__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_20)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_20__and0001(fifo_control/addr_gen/af_addr_20__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_20)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_21__and0000(fifo_control/addr_gen/af_addr_21__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_21)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_21__and0001(fifo_control/addr_gen/af_addr_21__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_21)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_22__and0000(fifo_control/addr_gen/af_addr_22__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_22)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_22__and0001(fifo_control/addr_gen/af_addr_22__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_22)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_23__and0000(fifo_control/addr_gen/af_addr_23__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_23)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_23__and0001(fifo_control/addr_gen/af_addr_23__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_23)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_24__and0000(fifo_control/addr_gen/af_addr_24__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_24)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_24__and0001(fifo_control/addr_gen/af_addr_24__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_24)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_25__and0000(fifo_control/addr_gen/af_addr_25__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_25)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_25__and0001(fifo_control/addr_gen/af_addr_25__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_25)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_26__and0000(fifo_control/addr_gen/af_addr_26__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_26)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_26__and0001(fifo_control/addr_gen/af_addr_26__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_26)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_27__and0000(fifo_control/addr_gen/af_addr_27__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_27)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_27__and0001(fifo_control/addr_gen/af_addr_27__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_27)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_28__and0000(fifo_control/addr_gen/af_addr_28__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_28)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_28__and0001(fifo_control/addr_gen/af_addr_28__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_28)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_29__and0000(fifo_control/addr_gen/af_addr_29__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_29)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_29__and0001(fifo_control/addr_gen/af_addr_29__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_29)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_30__and0000(fifo_control/addr_gen/af_addr_30__and00001:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_30)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_30__and0001(fifo_control/addr_gen/af_addr_30__and00011:O)                                                                                                                                 | NONE(fifo_control/addr_gen/af_addr_30)                                                                                                                                                                               | 1     |
fifo_control/addr_gen/af_addr_3__and0000(fifo_control/addr_gen/af_addr_3__and00001:O)                                                                                                                                   | NONE(fifo_control/addr_gen/af_addr_3)                                                                                                                                                                                | 1     |
fifo_control/addr_gen/af_addr_3__and0001(fifo_control/addr_gen/af_addr_3__and00011:O)                                                                                                                                   | NONE(fifo_control/addr_gen/af_addr_3)                                                                                                                                                                                | 1     |
fifo_control/addr_gen/af_addr_4__and0000(fifo_control/addr_gen/af_addr_4__and00001:O)                                                                                                                                   | NONE(fifo_control/addr_gen/af_addr_4)                                                                                                                                                                                | 1     |
fifo_control/addr_gen/af_addr_4__and0001(fifo_control/addr_gen/af_addr_4__and00011:O)                                                                                                                                   | NONE(fifo_control/addr_gen/af_addr_4)                                                                                                                                                                                | 1     |
fifo_control/addr_gen/af_addr_5__and0000(fifo_control/addr_gen/af_addr_5__and00001:O)                                                                                                                                   | NONE(fifo_control/addr_gen/af_addr_5)                                                                                                                                                                                | 1     |
fifo_control/addr_gen/af_addr_5__and0001(fifo_control/addr_gen/af_addr_5__and00011:O)                                                                                                                                   | NONE(fifo_control/addr_gen/af_addr_5)                                                                                                                                                                                | 1     |
fifo_control/addr_gen/af_addr_6__and0000(fifo_control/addr_gen/af_addr_6__and00001:O)                                                                                                                                   | NONE(fifo_control/addr_gen/af_addr_6)                                                                                                                                                                                | 1     |
fifo_control/addr_gen/af_addr_6__and0001(fifo_control/addr_gen/af_addr_6__and00011:O)                                                                                                                                   | NONE(fifo_control/addr_gen/af_addr_6)                                                                                                                                                                                | 1     |
fifo_control/addr_gen/af_addr_7__and0000(fifo_control/addr_gen/af_addr_7__and00001:O)                                                                                                                                   | NONE(fifo_control/addr_gen/af_addr_7)                                                                                                                                                                                | 1     |
fifo_control/addr_gen/af_addr_7__and0001(fifo_control/addr_gen/af_addr_7__and00011:O)                                                                                                                                   | NONE(fifo_control/addr_gen/af_addr_7)                                                                                                                                                                                | 1     |
fifo_control/addr_gen/af_addr_8__and0000(fifo_control/addr_gen/af_addr_8__and00001:O)                                                                                                                                   | NONE(fifo_control/addr_gen/af_addr_8)                                                                                                                                                                                | 1     |
fifo_control/addr_gen/af_addr_8__and0001(fifo_control/addr_gen/af_addr_8__and00011:O)                                                                                                                                   | NONE(fifo_control/addr_gen/af_addr_8)                                                                                                                                                                                | 1     |
fifo_control/addr_gen/af_addr_9__and0000(fifo_control/addr_gen/af_addr_9__and00001:O)                                                                                                                                   | NONE(fifo_control/addr_gen/af_addr_9)                                                                                                                                                                                | 1     |
fifo_control/addr_gen/af_addr_9__and0001(fifo_control/addr_gen/af_addr_9__and00011:O)                                                                                                                                   | NONE(fifo_control/addr_gen/af_addr_9)                                                                                                                                                                                | 1     |
fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                                             | NONE(fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                                                                                               | 1     |
fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/iRESET<1>(fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                                                     | NONE(fifo_control/cmd_gen/ila_cmd_gen/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                                        | 1     |
icon_ddr2_rtl/CONTROL0<13>(icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                                                                                                                | NONE(data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                                                                                             | 1     |
icon_ddr2_rtl/U0/U_ICON/iSEL_n(icon_ddr2_rtl/U0/U_ICON/U_iSEL_n:O)                                                                                                                                                      | NONE(icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD)                                                                                                                                                                            | 1     |
rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                                                         | NONE(rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                                                                                                     | 1     |
rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/iRESET<1>(rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                                                                 | NONE(rd_fifo_module/ila_rd_fifo/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                                              | 1     |
wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                                     | NONE(wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                                                                                           | 1     |
wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/iRESET<1>(wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                                             | NONE(wr_fifo_module/ila_chipscope_wr_fifo/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                                    | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.575ns (Maximum Frequency: 152.091MHz)
   Minimum input arrival time before clock: 1.590ns
   Maximum output required time after clock: 3.395ns
   Maximum combinational path delay: 1.154ns

=========================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 nS HIGH 15 nS
  Clock period: 6.575ns (frequency: 152.091MHz)
  Total number of paths / destination ports: 3356 / 431
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  23.443ns
  Source:               data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon_ddr2_rtl/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      6.575ns (Levels of Logic = 7)
  Source Clock:         icon_ddr2_rtl/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns
  Destination Clock:    icon_ddr2_rtl/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 30.000ns

  Data Path: data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM) to icon_ddr2_rtl/U0/U_ICON/U_TDO_reg (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:REGCLKAL->DOA6    1   2.180   0.973  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<42>)
     LUT6:I1->O            1   0.094   0.973  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_132 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_132)
     LUT6:I1->O            1   0.094   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_8 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_8)
     MUXF7:I0->O           1   0.251   0.576  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7)
     LUT3:I1->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>1 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'data_format_out/dout_ila_final'
     begin scope: 'icon_ddr2_rtl'
     LUT6:I4->O            1   0.094   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                    -0.018          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      6.575ns (2.901ns logic, 3.674ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 nS
  Clock period: 2.003ns (frequency: 499.251MHz)
  Total number of paths / destination ports: 18 / 18
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.997ns
  Source:               icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Data Path Delay:      2.003ns (Levels of Logic = 1)
  Source Clock:         icon_ddr2_rtl/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    icon_ddr2_rtl/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 15.000ns

  Data Path: icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD (FF) to icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   0.347  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              8   0.238   0.374  U0/U_ICON/U_SYNC/U_iDATA_CMD_n (U0/U_ICON/U_SYNC/iDATA_CMD_n)
     FDR:R                     0.573          U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    ----------------------------------------
    Total                      2.003ns (1.282ns logic, 0.721ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 nS
  Clock period: 1.392ns (frequency: 718.391MHz)
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  13.626ns
  Source:               icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      1.392ns (Levels of Logic = 1)
  Source Clock:         icon_ddr2_rtl/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    icon_ddr2_rtl/U0/iUPDATE_OUT rising at 15.000ns

  Data Path: icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD (FF) to icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   0.347  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.238   0.336  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.018          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.392ns (0.709ns logic, 0.683ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: TS_J_TO_D = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK" TIG;
  Clock period: 3.993ns (frequency: 250.438MHz)
  Total number of paths / destination ports: 271 / 131
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  3.975ns
  Source:               data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (FF)
  Destination:          data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      3.993ns (Levels of Logic = 62)
  Source Clock:         icon_ddr2_rtl/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns
  Destination Clock:    ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/clk0_bufg_in rising at 0.000ns

  Data Path: data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (FF) to data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.889   0.336  U_SRLD (muxcy_sel<3>)
     MUXCY_L:S->LO         1   0.372   0.000  U_MUXD (GAND_O)
     end scope: 'I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE'
     begin scope: 'I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE'
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXA (muxcy_lo<0>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXB (muxcy_lo<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXC (muxcy_lo<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXD (GAND_O)
     end scope: 'I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE'
     begin scope: 'I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE'
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXA (muxcy_lo<0>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXB (muxcy_lo<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXC (muxcy_lo<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXD (GAND_O)
     end scope: 'I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE'
     begin scope: 'I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE'
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXA (muxcy_lo<0>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXB (muxcy_lo<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXC (muxcy_lo<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXD (GAND_O)
     end scope: 'I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE'
     begin scope: 'I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE'
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXA (muxcy_lo<0>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXB (muxcy_lo<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXC (muxcy_lo<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXD (GAND_O)
     end scope: 'I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE'
     begin scope: 'I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE'
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXA (muxcy_lo<0>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXB (muxcy_lo<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXC (muxcy_lo<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXD (GAND_O)
     end scope: 'I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE'
     begin scope: 'I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE'
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXA (muxcy_lo<0>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXB (muxcy_lo<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXC (muxcy_lo<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXD (GAND_O)
     end scope: 'I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE'
     begin scope: 'I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE'
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXA (muxcy_lo<0>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXB (muxcy_lo<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXC (muxcy_lo<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXD (GAND_O)
     end scope: 'I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE'
     begin scope: 'I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE'
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXA (muxcy_lo<0>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXB (muxcy_lo<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXC (muxcy_lo<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXD (GAND_O)
     end scope: 'I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE'
     begin scope: 'I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE'
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXA (muxcy_lo<0>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXB (muxcy_lo<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXC (muxcy_lo<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXD (GAND_O)
     end scope: 'I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE'
     begin scope: 'I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE'
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXA (muxcy_lo<0>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXB (muxcy_lo<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXC (muxcy_lo<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXD (GAND_O)
     end scope: 'I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE'
     begin scope: 'I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE'
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXA (muxcy_lo<0>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXB (muxcy_lo<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXC (muxcy_lo<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXD (GAND_O)
     end scope: 'I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE'
     begin scope: 'I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE'
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXA (muxcy_lo<0>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXB (muxcy_lo<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXC (muxcy_lo<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXD (muxcy_lo<3>)
     MUXCY_L:CI->LO        1   0.148   0.000  I_IS_TERMINATION_SLICE_NE0.U_MUXF (muxcy_lo<4>)
     FDS:D                    -0.018          I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    ----------------------------------------
    Total                      3.993ns (3.657ns logic, 0.336ns route)
                                       (91.6% logic, 8.4% route)

=========================================================================
Timing constraint: TS_D_TO_J = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK" TIG;
  Clock period: 6.575ns (frequency: 152.091MHz)
  Total number of paths / destination ports: 575 / 506
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  6.557ns
  Source:               data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon_ddr2_rtl/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      6.575ns (Levels of Logic = 7)
  Source Clock:         icon_ddr2_rtl/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns
  Destination Clock:    icon_ddr2_rtl/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM) to icon_ddr2_rtl/U0/U_ICON/U_TDO_reg (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:REGCLKAL->DOA6    1   2.180   0.973  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<42>)
     LUT6:I1->O            1   0.094   0.973  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_132 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_132)
     LUT6:I1->O            1   0.094   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_8 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_8)
     MUXF7:I0->O           1   0.251   0.576  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7)
     LUT3:I1->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>1 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'data_format_out/dout_ila_final'
     begin scope: 'icon_ddr2_rtl'
     LUT6:I4->O            1   0.094   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                    -0.018          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      6.575ns (2.901ns logic, 3.674ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[2].u_ff_ba.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[1].u_ff_ba.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[0].u_ff_ba.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[11].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[10].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[9].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[8].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[7].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[6].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[4].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[3].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[2].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[1].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[0].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[1]..u_ff_cs_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cke[0].u_ff_cke.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[1].u_ff_odt.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_we_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_cas_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_ras_n.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[5].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[6].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[7].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[8].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[9].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[10].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[11].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[12].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[13].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[14].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[15].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[16].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[17].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[18].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[19].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[1].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[2].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[3].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[1].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[2].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[12].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce.


Total REAL time to Xst completion: 62.00 secs
Total CPU time to Xst completion: 61.67 secs
 
--> 

Total memory usage is 363772 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1046 (   0 filtered)
Number of infos    :   90 (   0 filtered)

