0.4
2016.2
C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/alu_128bit.sv,1477878360,verilog,,,,,,,,,,,
C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/alu_1bit.sv,1477875680,verilog,,,,,,,,,,,
C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/arith.sv,1477875962,verilog,,,,,,,,,,,
C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/asel1.sv,1477881138,verilog,,,,,,,,,,,
C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/asel2.sv,1477881183,verilog,,,,,,,,,,,
C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/carrygen.sv,1477878483,verilog,,,,,,,,,,,
C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/flaggen.sv,1477881281,verilog,,,,,,,,,,,
C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/fulladder.sv,1477850117,verilog,,,,,,,,,,,
C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/log.sv,1477881230,verilog,,,,,,,,,,,
C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/mux2to1.sv,1477869325,verilog,,,,,,,,,,,
