<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="HDLCompiler" num="687" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/ipcore_dir/ch_fifo_ecc.v" Line 684: Illegal redeclaration of module &lt;<arg fmt="%s" index="1">glbl</arg>&gt;.
</msg>

<msg type="warning" file="HDLCompiler" num="687" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/ipcore_dir/l1a_smp_fifo.v" Line 566: Illegal redeclaration of module &lt;<arg fmt="%s" index="1">glbl</arg>&gt;.
</msg>

<msg type="warning" file="HDLCompiler" num="687" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/ipcore_dir/l1a_buf.v" Line 969: Illegal redeclaration of module &lt;<arg fmt="%s" index="1">glbl</arg>&gt;.
</msg>

<msg type="warning" file="HDLCompiler" num="687" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/ipcore_dir/ring_buf.v" Line 4648: Illegal redeclaration of module &lt;<arg fmt="%s" index="1">glbl</arg>&gt;.
</msg>

<msg type="warning" file="HDLCompiler" num="687" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/ipcore_dir/ring_l1a_buf.v" Line 492: Illegal redeclaration of module &lt;<arg fmt="%s" index="1">glbl</arg>&gt;.
</msg>

<msg type="warning" file="HDLCompiler" num="687" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/ipcore_dir/evt_buf.v" Line 1810: Illegal redeclaration of module &lt;<arg fmt="%s" index="1">glbl</arg>&gt;.
</msg>

<msg type="warning" file="HDLCompiler" num="687" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/ipcore_dir/pipeline_ecc.v" Line 513: Illegal redeclaration of module &lt;<arg fmt="%s" index="1">glbl</arg>&gt;.
</msg>

<msg type="warning" file="HDLCompiler" num="687" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/ipcore_dir/al_Buckeye_load_FIFO.v" Line 651: Illegal redeclaration of module &lt;<arg fmt="%s" index="1">glbl</arg>&gt;.
</msg>

<msg type="warning" file="HDLCompiler" num="687" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/ipcore_dir/BPI_FIFO.v" Line 1874: Illegal redeclaration of module &lt;<arg fmt="%s" index="1">glbl</arg>&gt;.
</msg>

<msg type="warning" file="HDLCompiler" num="693" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/source/fizzim/tx_sync_FSM_TMR.v" Line 17: Parameter declaration becomes local in <arg fmt="%s" index="1">tx_sync_FSM_TMR</arg> with formal parameter declaration list
</msg>

<msg type="warning" file="HDLCompiler" num="693" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/source/fizzim/tx_sync_FSM.v" Line 17: Parameter declaration becomes local in <arg fmt="%s" index="1">tx_sync_FSM</arg> with formal parameter declaration list
</msg>

<msg type="warning" file="HDLCompiler" num="693" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/source/fizzim/Pow_on_Rst_FSM_TMR.v" Line 27: Parameter declaration becomes local in <arg fmt="%s" index="1">Pow_on_Rst_FSM_TMR</arg> with formal parameter declaration list
</msg>

<msg type="warning" file="HDLCompiler" num="693" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/source/fizzim/Pow_on_Rst_FSM.v" Line 27: Parameter declaration becomes local in <arg fmt="%s" index="1">Pow_on_Rst_FSM</arg> with formal parameter declaration list
</msg>

<msg type="warning" file="HDLCompiler" num="693" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/source/fizzim/op_link_rst_FSM_TMR.v" Line 18: Parameter declaration becomes local in <arg fmt="%s" index="1">op_link_rst_FSM_TMR</arg> with formal parameter declaration list
</msg>

<msg type="warning" file="HDLCompiler" num="693" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/source/fizzim/op_link_rst_FSM.v" Line 18: Parameter declaration becomes local in <arg fmt="%s" index="1">op_link_rst_FSM</arg> with formal parameter declaration list
</msg>

<msg type="warning" file="HDLCompiler" num="693" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/source/fizzim/auto_load_FSM_TMR.v" Line 22: Parameter declaration becomes local in <arg fmt="%s" index="1">auto_load_FSM_TMR</arg> with formal parameter declaration list
</msg>

<msg type="warning" file="HDLCompiler" num="693" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/source/fizzim/auto_load_FSM.v" Line 22: Parameter declaration becomes local in <arg fmt="%s" index="1">auto_load_FSM</arg> with formal parameter declaration list
</msg>

<msg type="warning" file="HDLCompiler" num="693" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/source/fizzim/ADC_Init_FSM_TMR.v" Line 19: Parameter declaration becomes local in <arg fmt="%s" index="1">ADC_Init_FSM_TMR</arg> with formal parameter declaration list
</msg>

<msg type="warning" file="HDLCompiler" num="693" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/source/fizzim/ADC_Init_FSM.v" Line 19: Parameter declaration becomes local in <arg fmt="%s" index="1">ADC_Init_FSM</arg> with formal parameter declaration list
</msg>

<msg type="warning" file="HDLCompiler" num="693" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/source/fizzim/ADC_Config_FSM_TMR.v" Line 19: Parameter declaration becomes local in <arg fmt="%s" index="1">ADC_Config_FSM_TMR</arg> with formal parameter declaration list
</msg>

<msg type="warning" file="HDLCompiler" num="693" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/source/fizzim/ADC_Config_FSM.v" Line 19: Parameter declaration becomes local in <arg fmt="%s" index="1">ADC_Config_FSM</arg> with formal parameter declaration list
</msg>

<msg type="warning" file="HDLCompiler" num="693" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/source/trigger.v" Line 56: Parameter declaration becomes local in <arg fmt="%s" index="1">trigger</arg> with formal parameter declaration list
</msg>

<msg type="warning" file="HDLCompiler" num="693" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/source/calib_intf.v" Line 50: Parameter declaration becomes local in <arg fmt="%s" index="1">calib_intf</arg> with formal parameter declaration list
</msg>

<msg type="warning" file="HDLCompiler" num="687" delta="unknown" >"C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" Line 5: Illegal redeclaration of module &lt;<arg fmt="%s" index="1">glbl</arg>&gt;.
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/source/ADC/deserializer.v" Line 50: Port <arg fmt="%s" index="1">CE2</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="unknown" >"C:/Users/bylsma/Projects/DCFEB/firmware/ISE_14.7/dcfeb3a/source/ADC/deserializer.v" Line 107: Port <arg fmt="%s" index="1">CE2</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="329" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15385: Target &lt;<arg fmt="%s" index="1">(null)</arg>&gt; of concurrent assignment or output port connection should be a net type.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15747: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">casclken</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">10</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15748: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">comsasdet_b</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">2</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15749: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">dfetapovrd_pma</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">2</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15750: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">grefclkrx</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">12</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15751: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">gtp_cfg_pwrup_pma</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">2</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15752: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">phystatus_b</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">2</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15753: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">pwrdntx_b</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">6</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15754: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rcvdetpoll</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">5</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15755: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rcvvsstermen</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">5</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15756: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">reset_rxpll_b</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">4</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15757: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">resetclkrx_b</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">5</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15758: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxbyterealign_b</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">2</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15759: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxdlyaligndisable</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">6</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15760: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxdlyalignoverride</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">4</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15761: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxdlyalignupdsw</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">2</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15762: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxpll_clk_cntl</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">10</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15763: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxrecclk</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">6</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15764: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxselfourfive</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">3</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15766: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">tusrclk</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">6</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15767: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txdlyalignforcerotate</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">4</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15768: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txdlyalignreset</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">3</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15770: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txplllkdet_b</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">4</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15771: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txplllockdetcoarse</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">4</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15772: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txselfourfive</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">32</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15773: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">xcdrenf</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">4</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15774: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">xcdrupdnsw</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">8</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15776: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">xtxfsmupdnsw</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">6</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15777: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">cfg_reset</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">2</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15778: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">dfedlyovrd</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">7</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15779: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">gpwrdwn_b</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">3</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15780: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">ibufdsce0_b</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">5</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15781: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">ignoresigdet</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">4</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15782: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rcvpresent</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">2</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15783: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxchbondslave</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">8</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15784: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxdlyaligndisable_in</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">5</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15785: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxdlyalignreset_in</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">5</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15786: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxenchansync</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">4</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15787: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxenpmaphasealign</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">8</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15789: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxpmasetphase</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">8</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15790: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxusrclk2_b</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">6</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15791: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">scanclk_b</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">4</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15792: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txcominit</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">7</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15793: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txcomwake</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">2</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15794: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txdivclkpnr</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">3</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15795: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txdlyalignoverride_in</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">5</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15796: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txenpmaphasealign</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">4</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15797: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txpdownasynch</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">5</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15798: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txpmasetphase</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">8</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15799: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txusrclk2_b</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">4</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15800: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">zdivclkpnr</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">8</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="329" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 11841: Target &lt;<arg fmt="%s" index="1">(null)</arg>&gt; of concurrent assignment or output port connection should be a net type.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15260: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txdatap</arg>&gt;. Formal port size is <arg fmt="%d" index="2">32</arg>-bit while actual signal size is <arg fmt="%d" index="1">3</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15261: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txenpmaphasealignp</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">32</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15262: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txpostemphasisp</arg>&gt;. Formal port size is <arg fmt="%d" index="2">5</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15263: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txprbsforceerrp</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">5</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15264: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">dfetapmonitor1_bs</arg>&gt;. Formal port size is <arg fmt="%d" index="2">5</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15265: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">drdy_bs</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">4</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15266: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txpdownasynch</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">32</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15267: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txrundisp_bs</arg>&gt;. Formal port size is <arg fmt="%d" index="2">4</arg>-bit while actual signal size is <arg fmt="%d" index="1">5</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="329" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 12150: Target &lt;<arg fmt="%s" index="1">(null)</arg>&gt; of concurrent assignment or output port connection should be a net type.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15300: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txbypass8b10bp</arg>&gt;. Formal port size is <arg fmt="%d" index="2">4</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15302: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txdlyaligndisablep</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">4</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15303: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txheaderp</arg>&gt;. Formal port size is <arg fmt="%d" index="2">3</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15304: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txinhibitp</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">3</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15305: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxclkcorcnt_bs</arg>&gt;. Formal port size is <arg fmt="%d" index="2">3</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15306: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxcommadet_bs</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">3</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15307: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxdlyalignoverride_in</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">8</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15308: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxheader_bs</arg>&gt;. Formal port size is <arg fmt="%d" index="2">3</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15309: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxheadervalid_bs</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">3</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15311: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txbypass8b10b</arg>&gt;. Formal port size is <arg fmt="%d" index="2">4</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15312: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txdlyaligndisable_in</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">4</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15313: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txheader</arg>&gt;. Formal port size is <arg fmt="%d" index="2">3</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15314: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txpmasetphase</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">3</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="329" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 12367: Target &lt;<arg fmt="%s" index="1">(null)</arg>&gt; of concurrent assignment or output port connection should be a net type.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15334: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txbufdiffctrlp</arg>&gt;. Formal port size is <arg fmt="%d" index="2">3</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15335: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txswingp</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">4</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15336: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">loopback</arg>&gt;. Formal port size is <arg fmt="%d" index="2">3</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15337: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxchariscomma_bs</arg>&gt;. Formal port size is <arg fmt="%d" index="2">4</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15338: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxcommadetuse</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">4</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15339: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxdlyalignforcerotate_in_b</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">4</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15341: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxnotintable_bs</arg>&gt;. Formal port size is <arg fmt="%d" index="2">4</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15342: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rxrundisp_bs</arg>&gt;. Formal port size is <arg fmt="%d" index="2">4</arg>-bit while actual signal size is <arg fmt="%d" index="1">3</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15343: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">txdiffctrl</arg>&gt;. Formal port size is <arg fmt="%d" index="2">4</arg>-bit while actual signal size is <arg fmt="%d" index="1">3</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="329" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 20606: Target &lt;<arg fmt="%s" index="1">(null)</arg>&gt; of concurrent assignment or output port connection should be a net type.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 20840: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">clk0sel</arg>&gt;. Formal port size is <arg fmt="%d" index="2">5</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 20841: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">edgedlycode</arg>&gt;. Formal port size is <arg fmt="%d" index="2">32</arg>-bit while actual signal size is <arg fmt="%d" index="1">5</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 20842: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">rusrclkin</arg>&gt;. Formal port size is <arg fmt="%d" index="2">1</arg>-bit while actual signal size is <arg fmt="%d" index="1">5</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="1007" delta="unknown" >"N:/P.20131013/rtf/verilog/src/unisims/FIFO36E1.v" Line 3485: Element index <arg fmt="%d" index="1">11</arg> into <arg fmt="%s" index="2">wr_addr</arg> is out of bounds
</msg>

<msg type="warning" file="HDLCompiler" num="1007" delta="unknown" >"N:/P.20131013/rtf/verilog/src/unisims/FIFO36E1.v" Line 3486: Element index <arg fmt="%d" index="1">10</arg> into <arg fmt="%s" index="2">wr_addr</arg> is out of bounds
</msg>

<msg type="warning" file="HDLCompiler" num="1007" delta="unknown" >"N:/P.20131013/rtf/verilog/src/unisims/FIFO36E1.v" Line 3487: Element index <arg fmt="%d" index="1">9</arg> into <arg fmt="%s" index="2">wr_addr</arg> is out of bounds
</msg>

<msg type="warning" file="HDLCompiler" num="1007" delta="unknown" >"N:/P.20131013/rtf/verilog/src/unisims/FIFO36E1.v" Line 3494: Element index <arg fmt="%d" index="1">11</arg> into <arg fmt="%s" index="2">wr_addr</arg> is out of bounds
</msg>

<msg type="warning" file="HDLCompiler" num="1007" delta="unknown" >"N:/P.20131013/rtf/verilog/src/unisims/FIFO36E1.v" Line 3495: Element index <arg fmt="%d" index="1">10</arg> into <arg fmt="%s" index="2">wr_addr</arg> is out of bounds
</msg>

<msg type="warning" file="HDLCompiler" num="1007" delta="unknown" >"N:/P.20131013/rtf/verilog/src/unisims/FIFO36E1.v" Line 3496: Element index <arg fmt="%d" index="1">9</arg> into <arg fmt="%s" index="2">wr_addr</arg> is out of bounds
</msg>

<msg type="warning" file="HDLCompiler" num="1007" delta="unknown" >"N:/P.20131013/rtf/verilog/src/unisims/FIFO36E1.v" Line 3509: Element index <arg fmt="%d" index="1">11</arg> into <arg fmt="%s" index="2">rdcount_out</arg> is out of bounds
</msg>

<msg type="warning" file="HDLCompiler" num="1007" delta="unknown" >"N:/P.20131013/rtf/verilog/src/unisims/FIFO36E1.v" Line 3510: Element index <arg fmt="%d" index="1">10</arg> into <arg fmt="%s" index="2">rdcount_out</arg> is out of bounds
</msg>

<msg type="warning" file="HDLCompiler" num="1007" delta="unknown" >"N:/P.20131013/rtf/verilog/src/unisims/FIFO36E1.v" Line 3511: Element index <arg fmt="%d" index="1">9</arg> into <arg fmt="%s" index="2">rdcount_out</arg> is out of bounds
</msg>

<msg type="warning" file="HDLCompiler" num="1007" delta="unknown" >"N:/P.20131013/rtf/verilog/src/unisims/FIFO36E1.v" Line 3518: Element index <arg fmt="%d" index="1">11</arg> into <arg fmt="%s" index="2">rdcount_out</arg> is out of bounds
</msg>

<msg type="warning" file="HDLCompiler" num="1007" delta="unknown" >"N:/P.20131013/rtf/verilog/src/unisims/FIFO36E1.v" Line 3519: Element index <arg fmt="%d" index="1">10</arg> into <arg fmt="%s" index="2">rdcount_out</arg> is out of bounds
</msg>

<msg type="warning" file="HDLCompiler" num="1007" delta="unknown" >"N:/P.20131013/rtf/verilog/src/unisims/FIFO36E1.v" Line 3520: Element index <arg fmt="%d" index="1">9</arg> into <arg fmt="%s" index="2">rdcount_out</arg> is out of bounds
</msg>

</messages>

