# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../lab0.srcs/sources_1/imports/lab0/lab0_top.sv" \

verilog xil_defaultlib  \
"../../../../lab0.srcs/sim_1/new/lab0_top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
