module mux4_1(input D0,D1,D2,D3, input [1:0]S,output Y);
wire inv0, inv1; 
wire a0, a1, a2, a3 ; 
not not_0 (inv0, S[0]); 
not not_1 (inv1, S[1]);
and and_0 (a0, inv2, inv1, inv0,D0); 
and and_1 (a1, inv2, inv1, S[0],D1);
and and_2 (a2, inv2, S[1], inv0,D2);
and and_3 (a3, inv2, S[1], S[0],D3);

or or_0(Y, a0, a1, a2, a3);
endmodule
