#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19045
#Hostname: QA3JPRE
Generated by Fabric Compiler (version 2020.3 build 62942) at Tue Jul  2 23:46:29 2024
Compiling architecture definition.
File "F:/longxindaima/test3/source/ad_delay_module.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [F:/longxindaima/test3/source/ad_delay_module.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "F:/longxindaima/test3/source/top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "F:/longxindaima/test3/source/ad_delay_module.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Tue Jul  2 23:51:23 2024
Compiling architecture definition.
Analyzing project file 'F:/longxindaima/test3/test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/top.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/source/top.v
I: Verilog-0002: [F:/longxindaima/test3/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/top.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/div.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/source/div.v
I: Verilog-0002: [F:/longxindaima/test3/source/div.v(line number: 1)] Analyzing module div (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/div.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/AN9238.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/source/AN9238.v
I: Verilog-0002: [F:/longxindaima/test3/source/AN9238.v(line number: 29)] Analyzing module an9238_sample (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/AN9238.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/SPI_slave_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/source/SPI_slave_module.v
I: Verilog-0002: [F:/longxindaima/test3/source/SPI_slave_module.v(line number: 23)] Analyzing module SPI_slave_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/SPI_slave_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/detect_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/source/detect_module.v
I: Verilog-0002: [F:/longxindaima/test3/source/detect_module.v(line number: 23)] Analyzing module detect_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/detect_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/mux2_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/source/mux2_module.v
I: Verilog-0002: [F:/longxindaima/test3/source/mux2_module.v(line number: 23)] Analyzing module mux2_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/mux2_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/cymometer_direct.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/source/cymometer_direct.v
I: Verilog-0002: [F:/longxindaima/test3/source/cymometer_direct.v(line number: 2)] Analyzing module cymometer_direct (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/cymometer_direct.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/MyFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/source/MyFIFO.v
I: Verilog-0002: [F:/longxindaima/test3/source/MyFIFO.v(line number: 1)] Analyzing module MyFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/MyFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/source/fifo_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/source/source/fifo_module.v
I: Verilog-0002: [F:/longxindaima/test3/source/source/fifo_module.v(line number: 23)] Analyzing module fifo_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/source/fifo_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/ADC_get_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/source/ADC_get_module.v
I: Verilog-0002: [F:/longxindaima/test3/source/ADC_get_module.v(line number: 23)] Analyzing module ADC_get_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/ADC_get_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/divFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/source/divFIFO.v
I: Verilog-0002: [F:/longxindaima/test3/source/divFIFO.v(line number: 1)] Analyzing module divFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/divFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/88rev.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/source/88rev.v
I: Verilog-0002: [F:/longxindaima/test3/source/88rev.v(line number: 1)] Analyzing module rev88 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/88rev.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/FIFORST.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/source/FIFORST.v
I: Verilog-0002: [F:/longxindaima/test3/source/FIFORST.v(line number: 1)] Analyzing module FIFORST (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/FIFORST.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/ad_delay_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/source/ad_delay_module.v
I: Verilog-0002: [F:/longxindaima/test3/source/ad_delay_module.v(line number: 23)] Analyzing module ad_delay_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/source/ad_delay_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v
I: Verilog-0002: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v(line number: 25)] Analyzing module ipml_fifo_v1_5_DRMFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/ipcore/DRMFIFO/DRMFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/ipcore/DRMFIFO/DRMFIFO.v
I: Verilog-0002: [F:/longxindaima/test3/ipcore/DRMFIFO/DRMFIFO.v(line number: 18)] Analyzing module DRMFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/ipcore/DRMFIFO/DRMFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v
I: Verilog-0002: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 20)] Analyzing module clk_wiz_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v
I: Verilog-0002: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DRMFIFO (library work)
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3} F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v successfully.
 0.012145s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (128.7%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [F:/longxindaima/test3/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0003: [F:/longxindaima/test3/source/FIFORST.v(line number: 1)] Elaborating module FIFORST
I: Verilog-0003: [F:/longxindaima/test3/source/88rev.v(line number: 1)] Elaborating module rev88
I: Verilog-0003: [F:/longxindaima/test3/source/ADC_get_module.v(line number: 23)] Elaborating module ADC_get_module
I: Verilog-0003: [F:/longxindaima/test3/source/source/fifo_module.v(line number: 23)] Elaborating module fifo_module
I: Verilog-0003: [F:/longxindaima/test3/ipcore/DRMFIFO/DRMFIFO.v(line number: 18)] Elaborating module DRMFIFO
I: Verilog-0003: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v(line number: 25)] Elaborating module ipml_fifo_v1_5_DRMFIFO
I: Verilog-0003: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DRMFIFO
W: Verilog-2039: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 481)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 482)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 481)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 482)] Case condition never applies
W: Verilog-2039: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 616)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 676)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 677)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 678)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 679)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 679)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 680)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 680)] Case condition never applies
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 571)] Net gen_j_wd in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[4] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[5] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[6] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[7] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[8] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[9] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[10] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[11] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[12] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[13] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[14] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[15] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[16] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[17] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[22] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[23] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[24] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[25] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[26] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[27] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[28] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[29] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[30] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[31] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[32] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[33] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[34] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[35] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[8] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[17] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[26] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[35] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 1084)] Net cs_rd in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
I: Verilog-0003: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/DRMFIFO/DRMFIFO.v(line number: 112)] Net wr_byte_en in module DRMFIFO does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/DRMFIFO/DRMFIFO.v(line number: 120)] Net rd_oce in module DRMFIFO does not have a driver, tie it to 0
W: Verilog-2019: [F:/longxindaima/test3/source/source/fifo_module.v(line number: 50)] Width mismatch between port almost_full and signal bound to it for instantiated module DRMFIFO
W: Verilog-2019: [F:/longxindaima/test3/source/source/fifo_module.v(line number: 50)] Width mismatch between port almost_empty and signal bound to it for instantiated module DRMFIFO
I: Verilog-0003: [F:/longxindaima/test3/source/mux2_module.v(line number: 23)] Elaborating module mux2_module
W: Verilog-2021: [F:/longxindaima/test3/source/mux2_module.v(line number: 33)] Net sel in module mux2_module does not have a driver, tie it to 0
I: Verilog-0003: [F:/longxindaima/test3/source/ad_delay_module.v(line number: 23)] Elaborating module ad_delay_module
W: Verilog-2021: [F:/longxindaima/test3/source/ad_delay_module.v(line number: 32)] Net add_cnt1 in module ad_delay_module does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/ad_delay_module.v(line number: 32)] Net end_cnt1 in module ad_delay_module does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/ad_delay_module.v(line number: 57)] Net cnt in module ad_delay_module does not have a driver, tie it to 0
I: Verilog-0003: [F:/longxindaima/test3/source/divFIFO.v(line number: 1)] Elaborating module divFIFO
I: Verilog-0003: [F:/longxindaima/test3/source/cymometer_direct.v(line number: 2)] Elaborating module cymometer_direct
W: Verilog-2019: [F:/longxindaima/test3/source/top.v(line number: 140)] Width mismatch between port fre and signal bound to it for instantiated module cymometer_direct
I: Verilog-0003: [F:/longxindaima/test3/source/AN9238.v(line number: 29)] Elaborating module an9238_sample
W: Verilog-2019: [F:/longxindaima/test3/source/top.v(line number: 148)] Width mismatch between port adc_data and signal bound to it for instantiated module an9238_sample
W: Verilog-2019: [F:/longxindaima/test3/source/top.v(line number: 148)] Width mismatch between port adc_buf_addr and signal bound to it for instantiated module an9238_sample
W: Verilog-2019: [F:/longxindaima/test3/source/top.v(line number: 148)] Width mismatch between port adc_buf_data and signal bound to it for instantiated module an9238_sample
I: Verilog-0003: [F:/longxindaima/test3/source/SPI_slave_module.v(line number: 23)] Elaborating module SPI_slave_module
W: Verilog-2019: [F:/longxindaima/test3/source/top.v(line number: 169)] Width mismatch between port data_out and signal bound to it for instantiated module SPI_slave_module
I: Verilog-0003: [F:/longxindaima/test3/source/detect_module.v(line number: 23)] Elaborating module detect_module
W: Verilog-2021: [F:/longxindaima/test3/source/detect_module.v(line number: 33)] Net spi_sck_r0 in module detect_module does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/detect_module.v(line number: 33)] Net spi_sck_r1 in module detect_module does not have a driver, tie it to 0
I: Verilog-0003: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 20)] Elaborating module clk_wiz_1
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 126)] Net clkfb in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 129)] Net pfden in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 130)] Net clkout0_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 131)] Net clkout0_2pad_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 132)] Net clkout1_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 133)] Net clkout2_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 134)] Net clkout3_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 135)] Net clkout4_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 136)] Net clkout5_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 137)] Net dyn_idiv in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 138)] Net dyn_odiv0 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 139)] Net dyn_odiv1 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 140)] Net dyn_odiv2 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 141)] Net dyn_odiv3 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 142)] Net dyn_odiv4 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 143)] Net dyn_fdiv in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 144)] Net dyn_duty0 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 145)] Net dyn_duty1 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 146)] Net dyn_duty2 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 147)] Net dyn_duty3 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 148)] Net dyn_duty4 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 157)] Net icp_base in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 158)] Net icp_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 159)] Net lpfres_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 160)] Net cripple_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 161)] Net phase_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 162)] Net phase_dir in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 163)] Net phase_step_n in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 164)] Net load_phase in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 165)] Net dyn_mdiv in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2024: [F:/longxindaima/test3/source/top.v(line number: 1)] Give an initial value for the no drive output pin adc_data_reve in graph of sdm module top
W: Verilog-2024: [F:/longxindaima/test3/source/top.v(line number: 1)] Give an initial value for the no drive output pin LEDTEST in graph of sdm module top
W: Verilog-2024: [F:/longxindaima/test3/source/top.v(line number: 1)] Give an initial value for the no drive output pin uart_tx in graph of sdm module top
W: Verilog-2021: [F:/longxindaima/test3/source/top.v(line number: 27)] Net adc2_buf_wr in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/top.v(line number: 28)] Net adc2_buf_addr in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/top.v(line number: 29)] Net adc2_buf_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/top.v(line number: 36)] Net tx_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/top.v(line number: 37)] Net tx_str in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/top.v(line number: 38)] Net tx_data_valid in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/top.v(line number: 39)] Net tx_data_ready in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/top.v(line number: 40)] Net tx_cnt in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/top.v(line number: 41)] Net rx_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/top.v(line number: 42)] Net rx_data_valid in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/top.v(line number: 43)] Net rx_data_ready in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/top.v(line number: 44)] Net wait_cnt in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/top.v(line number: 45)] Net state in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/top.v(line number: 114)] Net ad_clk_1 in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/top.v(line number: 137)] Net data_fx_reg in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/top.v(line number: 138)] Net flag in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/top.v(line number: 168)] Net outdata in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/source/top.v(line number: 151)] Net adc_data in module top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.037614s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (124.6%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.008240s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Removed inst rstFlag that is redundant to fifo_rd_rst.
Executing : rtl-infer successfully.
 0.342809s wall, 0.171875s user + 0.156250s system = 0.328125s CPU (95.7%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.007483s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (208.8%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.056906s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.4%)
Start FSM inference.
I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N63 N85 
S0(000)-->S1(001): xx
S1(001)-->S2(010): 1x
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1

Executing : FSM inference successfully.
 0.020915s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (149.4%)
Start sdm2adm.
I: Constant propagation done on N7_12 (bmsREDXOR).
I: Constant propagation done on N69 (bmsREDXOR).
I: Constant propagation done on N49 (bmsREDXOR).
I: Constant propagation done on N111 (bmsREDXOR).
I: Constant propagation done on N39 (bmsREDXOR).
I: Constant propagation done on N121 (bmsREDXOR).
I: Constant propagation done on N59 (bmsREDXOR).
I: Constant propagation done on N151 (bmsREDXOR).
I: Constant propagation done on N29 (bmsREDXOR).
I: Constant propagation done on N131 (bmsREDXOR).
Executing : sdm2adm successfully.
 0.070908s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (88.1%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.344 sec
Current time: Tue Jul  2 23:51:25 2024
Action compile: Peak memory pool usage is 81,432,576 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Jul  2 23:51:25 2024
Compiling architecture definition.
Analyzing project file 'F:/longxindaima/test3/test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2003: [F:/longxindaima/test3/source/test.fdc(line number: 45)] Attribute PAP_IO_LOC value is same with the old value on port p:sys_clk. Repeat command is found.
C: ConstraintEditor-2003: [F:/longxindaima/test3/source/test.fdc(line number: 46)] Attribute PAP_IO_VCCIO value is same with the old value on port p:sys_clk. Repeat command is found.
C: ConstraintEditor-2003: [F:/longxindaima/test3/source/test.fdc(line number: 47)] Attribute PAP_IO_STANDARD value is same with the old value on port p:sys_clk. Repeat command is found.
C: UserConstraintEditor-2001: [F:/longxindaima/test3/source/test.fdc(line number: 25)] IO Direction INPUT is incorrect, change it to OUTPUT.
C: ConstraintEditor-2002: [F:/longxindaima/test3/source/test.fdc(line number: 107)] | Port cs_n_i has been placed at location F14, whose type is share pin.
C: ConstraintEditor-2002: [F:/longxindaima/test3/source/test.fdc(line number: 111)] | Port mosi_i has been placed at location G13, whose type is share pin.
Constraint check end.
Executing : get_pins {ad_delay/EN:Q[0]}
Executing : get_pins {ad_delay/EN:Q[0]} successfully.
Executing : create_clock -name {ad_delay/EN/Q[0]_Inferred} [get_pins {ad_delay/EN:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {ad_delay/EN/Q[0]_Inferred} [get_pins {ad_delay/EN:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports clk_fx
Executing : get_ports clk_fx successfully.
Executing : create_clock -name clk_fx_Inferred [get_ports clk_fx] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_fx_Inferred [get_ports clk_fx] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {f_measure/gate:Q[0]}
Executing : get_pins {f_measure/gate:Q[0]} successfully.
Executing : create_clock -name {f_measure/gate/Q[0]_Inferred} [get_pins {f_measure/gate:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {f_measure/gate/Q[0]_Inferred} [get_pins {f_measure/gate:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins fifo/N29:Z
Executing : get_pins fifo/N29:Z successfully.
Executing : create_clock -name fifo/N29/Z_Inferred [get_pins fifo/N29:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name fifo/N29/Z_Inferred [get_pins fifo/N29:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins csget/N7:Z
Executing : get_pins csget/N7:Z successfully.
Executing : create_clock -name csget/N7/Z_Inferred [get_pins csget/N7:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name csget/N7/Z_Inferred [get_pins csget/N7:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {ad_delay/EN/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {ad_delay/EN/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group clk_fx_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group clk_fx_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {f_measure/gate/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {f_measure/gate/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group fifo/N29/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group fifo/N29/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group csget/N7/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group csget/N7/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {ad_delay/EN/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {ad_delay/EN/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group clk_fx_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group clk_fx_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {f_measure/gate/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {f_measure/gate/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group fifo/N29/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group fifo/N29/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group csget/N7/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group csget/N7/Z_Inferred successfully.
Start pre-mapping.
W: Adm-4019: Unable to further flatten instance 'rev88'. The design is empty.
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  ad9226_sample_m2/state[2] ad9226_sample_m2/state[1] ad9226_sample_m2/state[0]
I: to  ad9226_sample_m2/state_2 ad9226_sample_m2/state_1 ad9226_sample_m2/state_0
I: 000 => 001
I: 001 => 010
I: 010 => 100
I: Constant propagation done on fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully.
 0.059257s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (105.5%)
Start mod-gen.
W: Public-4008: Instance 'fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rd_water_level[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wr_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/state_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/state_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/wait_cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_buf_wr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_data_narrow[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_data_offset[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_data_reve[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/sample_cnt[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'divfifo/clk_out' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'divfifo/cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/rd_out_vld' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/rx_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/spi_mosi_reg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/tx_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/cnt_rxbit[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsWIDEDFFCPE inst spi_slave/spi_cs_r0 that is redundant to csget/spi_cs_r0
I: Removed bmsWIDEDFFCPE inst spi_slave/spi_cs_r1 that is redundant to csget/spi_cs_r1
W: Register f_measure/fre[0] is reduced to constant 0.
I: Constant propagation done on adget/N16_bc0 (bmsREDAND).
I: Constant propagation done on adget/N16_sum0 (bmsREDXOR).
I: Constant propagation done on adget/N16_ab0 (bmsREDAND).
I: Constant propagation done on adget/N16_ab1 (bmsREDAND).
I: Constant propagation done on adget/N16_bc1 (bmsREDAND).
I: Constant propagation done on adget/N16_sum2 (bmsREDXOR).
I: Constant propagation done on adget/N16_ac0 (bmsREDAND).
I: Constant propagation done on adget/N16_sum1 (bmsREDXOR).
Executing : mod-gen successfully.
 0.125879s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.3%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.953234s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (100.0%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'f_measure/cnt_fx[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully.
 0.020570s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.0%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 0.298895s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (104.6%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.052893s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.6%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000073s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.034424s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.8%)

Cell Usage:
GTP_DFF_C                   387 uses
GTP_DFF_CE                   31 uses
GTP_DFF_E                     1 use
GTP_DFF_P                     9 uses
GTP_DLATCH_C                  1 use
GTP_DRM18K                    2 uses
GTP_GRS                       1 use
GTP_INV                       5 uses
GTP_LUT1                      9 uses
GTP_LUT2                      8 uses
GTP_LUT3                     35 uses
GTP_LUT4                     39 uses
GTP_LUT5                    126 uses
GTP_LUT5CARRY               188 uses
GTP_LUT5M                    16 uses
GTP_MUX2LUT6                  8 uses
GTP_MUX2LUT7                  4 uses
GTP_MUX2LUT8                  2 uses
GTP_PLL_E1                    1 use

I/O ports: 23
GTP_INBUF                  13 uses
GTP_OUTBUF                  4 uses
GTP_OUTBUFT                 6 uses

Mapping Summary:
Total LUTs: 421 of 17536 (2.40%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 421
Total Registers: 428 of 26304 (1.63%)
Total Latches: 1

DRM18K:
Total DRM18K = 2.0 of 48 (4.17%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 23 of 240 (9.58%)


Number of unique control sets : 15
  CLK(clk_200m), CE(nt_rst)                        : 1
  CLK(fifo.empty_pos_edge), C(fifo.N45)            : 1
  CLK(fifo.empty_pos_edge), C(~nt_rst)             : 1
  CLK(clk_200m), CP(~locked)                       : 6
      CLK(clk_200m), C(~locked)                    : 4
      CLK(clk_200m), P(~locked)                    : 2
  CLK(rd_en), C(~nt_rst)                           : 9
  CLK(nt_clk_fx), C(~locked)                       : 31
  CLK(~f_measure.gate), C(~locked)                 : 31
  CLK(clk_50m), C(~locked)                         : 33
  CLK(nt_test), CP(~nt_rst)                        : 48
      CLK(nt_test), C(~nt_rst)                     : 44
      CLK(nt_test), P(~nt_rst)                     : 4
  CLK(rd_en), CP(~locked)                          : 75
      CLK(rd_en), C(~locked)                       : 74
      CLK(rd_en), P(~locked)                       : 1
  CLK(clk_200m), CP(~nt_rst)                       : 161
      CLK(clk_200m), C(~nt_rst)                    : 159
      CLK(clk_200m), P(~nt_rst)                    : 2
  CLK(clk_200m), C(~locked), CE(spi_slave.add_cnt_txbit)       : 8
  CLK(clk_200m), C(~nt_rst), CE(~fifo.rd_empty)    : 10
  CLK(nt_test), C(~nt_rst), CE(~fifo.wr_full)      : 13
  G(~nt_rst), C(fifo.N45)                          : 1


Number of DFF:CE Signals : 4
  nt_rst(from GTP_INBUF:O)                         : 1
  spi_slave.add_cnt_txbit(from GTP_LUT3:Z)         : 8
  ~fifo.rd_empty(from GTP_INV:Z)                   : 10
  ~fifo.wr_full(from GTP_INV:Z)                    : 13

Number of DFF:CLK Signals : 7
  fifo.empty_pos_edge(from GTP_LUT2:Z)             : 2
  nt_clk_fx(from GTP_INBUF:O)                      : 31
  ~f_measure.gate(from GTP_INV:Z)                  : 31
  clk_50m(from GTP_PLL_E1:CLKOUT1)                 : 33
  nt_test(from GTP_DFF_C:Q)                        : 61
  rd_en(from GTP_LUT2:Z)                           : 84
  clk_200m(from GTP_PLL_E1:CLKOUT0)                : 186

Number of DFF:CP Signals : 3
  fifo.N45(from GTP_LUT3:Z)                        : 1
  ~locked(from GTP_INV:Z)                          : 184
  ~nt_rst(from GTP_INV:Z)                          : 242

Number of DLATCH:CP Signals : 1
  fifo.N45(from GTP_LUT3:Z)                        : 1

Number of DLATCH:G Signals : 1
  ~nt_rst(from GTP_INV:Z)                          : 1

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I1->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_1/I1' to: 'f_measure/N14_1/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_2/CIN' to: 'f_measure/N14_2/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_3/CIN' to: 'f_measure/N14_3/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_4/CIN' to: 'f_measure/N14_4/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_5/CIN' to: 'f_measure/N14_5/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_6/CIN' to: 'f_measure/N14_6/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_7/CIN' to: 'f_measure/N14_7/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_8/CIN' to: 'f_measure/N14_8/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_9/CIN' to: 'f_measure/N14_9/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_10/CIN' to: 'f_measure/N14_10/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_11/CIN' to: 'f_measure/N14_11/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_12/CIN' to: 'f_measure/N14_12/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_13/CIN' to: 'f_measure/N14_13/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_14/CIN' to: 'f_measure/N14_14/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_15/CIN' to: 'f_measure/N14_15/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_16/CIN' to: 'f_measure/N14_16/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_17/CIN' to: 'f_measure/N14_17/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_18/CIN' to: 'f_measure/N14_18/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_19/CIN' to: 'f_measure/N14_19/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_20/CIN' to: 'f_measure/N14_20/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_21/CIN' to: 'f_measure/N14_21/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_22/CIN' to: 'f_measure/N14_22/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_23/CIN' to: 'f_measure/N14_23/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_24/CIN' to: 'f_measure/N14_24/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_25/CIN' to: 'f_measure/N14_25/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_26/CIN' to: 'f_measure/N14_26/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_27/CIN' to: 'f_measure/N14_27/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_28/CIN' to: 'f_measure/N14_28/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_29/CIN' to: 'f_measure/N14_29/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_30/CIN' to: 'f_measure/N14_30/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_31/CIN' to: 'f_measure/N14_31/COUT'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_31/CIN' to: 'f_measure/N14_31/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_30/CIN' to: 'f_measure/N14_30/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_29/CIN' to: 'f_measure/N14_29/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_28/CIN' to: 'f_measure/N14_28/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_27/CIN' to: 'f_measure/N14_27/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_26/CIN' to: 'f_measure/N14_26/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_25/CIN' to: 'f_measure/N14_25/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_24/CIN' to: 'f_measure/N14_24/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_23/CIN' to: 'f_measure/N14_23/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_22/CIN' to: 'f_measure/N14_22/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_21/CIN' to: 'f_measure/N14_21/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_20/CIN' to: 'f_measure/N14_20/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_19/CIN' to: 'f_measure/N14_19/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_18/CIN' to: 'f_measure/N14_18/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_17/CIN' to: 'f_measure/N14_17/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_16/CIN' to: 'f_measure/N14_16/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_15/CIN' to: 'f_measure/N14_15/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_14/CIN' to: 'f_measure/N14_14/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_13/CIN' to: 'f_measure/N14_13/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_12/CIN' to: 'f_measure/N14_12/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_11/CIN' to: 'f_measure/N14_11/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_10/CIN' to: 'f_measure/N14_10/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_9/CIN' to: 'f_measure/N14_9/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_8/CIN' to: 'f_measure/N14_8/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_7/CIN' to: 'f_measure/N14_7/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_6/CIN' to: 'f_measure/N14_6/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_5/CIN' to: 'f_measure/N14_5/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_4/CIN' to: 'f_measure/N14_4/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_3/CIN' to: 'f_measure/N14_3/Z'
C: STA-3003: The timing arc 'I1->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_1/I1' to: 'f_measure/N14_1/Z'
C: STA-3003: The timing arc 'I1->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_2/I1' to: 'f_measure/N14_2/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_2/COUT from different propagation path.
C: STA-3003: The timing arc 'I1->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_2/I1' to: 'f_measure/N14_2/Z'
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_3/I3' to: 'f_measure/N14_3/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_3/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_3/I3' to: 'f_measure/N14_3/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_3/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_4/I3' to: 'f_measure/N14_4/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_4/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_4/I3' to: 'f_measure/N14_4/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_4/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_5/I3' to: 'f_measure/N14_5/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_5/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_5/I3' to: 'f_measure/N14_5/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_5/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_6/I3' to: 'f_measure/N14_6/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_6/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_6/I3' to: 'f_measure/N14_6/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_6/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_7/I3' to: 'f_measure/N14_7/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_7/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_7/I3' to: 'f_measure/N14_7/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_7/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_8/I3' to: 'f_measure/N14_8/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_8/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_8/I3' to: 'f_measure/N14_8/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_8/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_9/I3' to: 'f_measure/N14_9/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_9/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_9/I3' to: 'f_measure/N14_9/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_9/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_10/I3' to: 'f_measure/N14_10/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_10/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_10/I3' to: 'f_measure/N14_10/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_10/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_11/I3' to: 'f_measure/N14_11/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_11/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_11/I3' to: 'f_measure/N14_11/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_11/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_12/I3' to: 'f_measure/N14_12/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_12/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_12/I3' to: 'f_measure/N14_12/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_12/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_13/I3' to: 'f_measure/N14_13/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_13/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_13/I3' to: 'f_measure/N14_13/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_13/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_14/I3' to: 'f_measure/N14_14/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_14/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_14/I3' to: 'f_measure/N14_14/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_14/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_15/I3' to: 'f_measure/N14_15/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_15/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_15/I3' to: 'f_measure/N14_15/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_15/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_16/I3' to: 'f_measure/N14_16/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_16/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_16/I3' to: 'f_measure/N14_16/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_16/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_17/I3' to: 'f_measure/N14_17/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_17/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_17/I3' to: 'f_measure/N14_17/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_17/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_18/I3' to: 'f_measure/N14_18/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_18/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_18/I3' to: 'f_measure/N14_18/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_18/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_19/I3' to: 'f_measure/N14_19/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_19/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_19/I3' to: 'f_measure/N14_19/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_19/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_20/I3' to: 'f_measure/N14_20/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_20/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_20/I3' to: 'f_measure/N14_20/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_20/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_21/I3' to: 'f_measure/N14_21/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_21/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_21/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_22/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_22/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_23/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_23/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_24/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_24/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_25/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_25/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_26/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_26/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_27/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_27/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_28/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_28/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_29/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_29/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_30/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_30/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_31/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_31/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_2/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_3/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_3/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_4/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_4/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_5/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_5/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_6/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_6/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_7/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_7/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_8/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_8/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_9/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_9/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_10/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_10/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_11/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_11/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_12/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_12/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_13/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_13/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_14/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_14/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_15/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_15/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_16/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_16/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_17/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_17/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_18/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_18/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_19/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_19/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_20/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_20/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_21/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_21/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_22/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_22/Z from different propagation path.
Check timing ...
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB' (GTP_DRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/EN/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[32]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[33]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[34]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[35]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[36]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[37]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[38]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[39]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[40]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[41]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[42]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[43]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[44]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[45]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[46]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[47]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[48]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[49]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[50]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[51]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[52]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[53]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[54]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[55]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[56]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[57]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[58]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[59]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[60]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[61]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[62]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[63]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r0/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r1/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/gate/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB' (GTP_DRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[32]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[33]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[34]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[35]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[36]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[37]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[38]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[39]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[40]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[41]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[42]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[43]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[44]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[45]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[46]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[47]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[48]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[49]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[50]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[51]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[52]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[53]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[54]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[55]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[56]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[57]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[58]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[59]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[60]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[61]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[62]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[63]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_ce/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_sel/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/fifo_rd_rst/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/flag/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/flag_f/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[32]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[33]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[34]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[35]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[36]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[37]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[38]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[39]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[40]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[41]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[42]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[43]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[44]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[45]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[46]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[47]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[48]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[49]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[50]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[51]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[52]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[53]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[54]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[55]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[56]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[57]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[58]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[59]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[60]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[61]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[62]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[63]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_miso/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/tx_flag/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_rempty/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LEDTEST' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'miso_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'test' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cs_n_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fifo_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mosi_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sclk_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 ad_delay/EN/Q[0]_Inferred
                          1000.000     {0 500}        Declared                63           3  {ad_delay/EN/Q}
 sys_clk_Inferred         1000.000     {0 500}        Declared                 0           1  {sys_clk}
 clk_fx_Inferred          1000.000     {0 500}        Declared                31           0  {clk_fx}
 f_measure/gate/Q[0]_Inferred
                          1000.000     {0 500}        Declared                31           0  {f_measure/gate/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               ad_delay/EN/Q[0]_Inferred               
 Inferred_clock_group_0        asynchronous               sys_clk_Inferred                        
 Inferred_clock_group_1        asynchronous               clk_fx_Inferred                         
 Inferred_clock_group_2        asynchronous               f_measure/gate/Q[0]_Inferred            
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ad_delay/EN/Q[0]_Inferred
                              1.000 MHz     229.938 MHz       1000.000          4.349        995.651
 clk_fx_Inferred              1.000 MHz     453.721 MHz       1000.000          2.204        997.796
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                   995.651       0.000              0             91
 clk_fx_Inferred        clk_fx_Inferred            997.796       0.000              0             31
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                     0.550       0.000              0             91
 clk_fx_Inferred        clk_fx_Inferred              0.990       0.000              0             31
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_delay/EN/Q[0]_Inferred                         499.102       0.000              0             63
 clk_fx_Inferred                                   499.279       0.000              0             31
 f_measure/gate/Q[0]_Inferred                      499.380       0.000              0             31
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.884
  Launch Clock Delay      :  0.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884       0.884         nt_test          
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       1.209 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       1.989         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.171 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       2.612         fifo/_N1012      
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       2.798 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.798         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N416
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.830 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.830         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N417
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.862 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.862         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N418
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.894 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.894         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N419
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.926 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.926         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N420
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.958 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.958         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N421
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.990 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.990         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N422
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.022 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.022         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N423
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.054 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.054         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N424
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.086 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.086         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N425
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.118 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.118         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N426
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.216       3.334 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       3.845         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/I2 (GTP_LUT3)
                                   td                    0.174       4.019 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       4.389         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_5/I2 (GTP_LUT5CARRY)
                                   td                    0.228       4.617 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       4.987         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164/I4 (GTP_LUT5)
                                   td                    0.164       5.151 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.151         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   5.151         Logic Levels: 16 
                                                                                   Logic: 1.795ns(42.067%), Route: 2.472ns(57.933%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884    1000.884         nt_test          
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.884                          
 clock uncertainty                                      -0.050    1000.834                          

 Setup time                                             -0.032    1000.802                          

 Data required time                                               1000.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.802                          
 Data arrival time                                                  -5.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.651                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/D (GTP_DFF_C)
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.884
  Launch Clock Delay      :  0.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884       0.884         nt_test          
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       1.209 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       1.989         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.171 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       2.612         fifo/_N1012      
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       2.798 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.798         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N416
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.830 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.830         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N417
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.862 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.862         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N418
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.894 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.894         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N419
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.926 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.926         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N420
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.958 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.958         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N421
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.990 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.990         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N422
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.022 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.022         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N423
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.054 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.054         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N424
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.086 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.086         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N425
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.118 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.118         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N426
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.216       3.334 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       3.845         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N7_11/I0 (GTP_LUT5)
                                   td                    0.239       4.084 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N7_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.084         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wgnext [11]
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/D (GTP_DFF_C)

 Data arrival time                                                   4.084         Logic Levels: 14 
                                                                                   Logic: 1.468ns(45.875%), Route: 1.732ns(54.125%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884    1000.884         nt_test          
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.884                          
 clock uncertainty                                      -0.050    1000.834                          

 Setup time                                             -0.017    1000.817                          

 Data required time                                               1000.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.817                          
 Data arrival time                                                  -4.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.733                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/D (GTP_DFF_C)
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.884
  Launch Clock Delay      :  0.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884       0.884         nt_test          
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       1.209 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       1.989         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.171 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       2.612         fifo/_N1012      
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       2.798 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.798         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N416
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.830 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.830         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N417
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.862 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.862         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N418
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.894 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.894         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N419
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.926 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.926         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N420
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.958 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.958         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N421
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.990 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.990         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N422
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.022 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.022         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N423
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.054 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.054         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N424
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.086 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.086         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N425
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.118 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.118         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N426
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.150 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.150         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N427
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.216       3.366 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_13/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       3.877         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [12]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[12]/I2 (GTP_LUT3)
                                   td                    0.164       4.041 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[12]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       4.041         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [12]
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/D (GTP_DFF_C)

 Data arrival time                                                   4.041         Logic Levels: 15 
                                                                                   Logic: 1.425ns(45.138%), Route: 1.732ns(54.862%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884    1000.884         nt_test          
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.884                          
 clock uncertainty                                      -0.050    1000.834                          

 Setup time                                             -0.032    1000.802                          

 Data required time                                               1000.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.802                          
 Data arrival time                                                  -4.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.761                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[0]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.294
  Launch Clock Delay      :  0.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884       0.884         nt_test          
                                                                           r       adget/data_reg[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       1.201 f       adget/data_reg[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       1.981         data_reg[0]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   1.981         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=66)       1.294       1.294         nt_test          
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       1.294                          
 clock uncertainty                                       0.000       1.294                          

 Hold time                                               0.137       1.431                          

 Data required time                                                  1.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.431                          
 Data arrival time                                                  -1.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[2]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.294
  Launch Clock Delay      :  0.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884       0.884         nt_test          
                                                                           r       adget/data_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       1.201 f       adget/data_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       1.981         data_reg[2]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   1.981         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=66)       1.294       1.294         nt_test          
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       1.294                          
 clock uncertainty                                       0.000       1.294                          

 Hold time                                               0.137       1.431                          

 Data required time                                                  1.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.431                          
 Data arrival time                                                  -1.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[3]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[3] (GTP_DRM18K)
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.294
  Launch Clock Delay      :  0.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884       0.884         nt_test          
                                                                           r       adget/data_reg[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       1.201 f       adget/data_reg[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       1.981         data_reg[3]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[3] (GTP_DRM18K)

 Data arrival time                                                   1.981         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=66)       1.294       1.294         nt_test          
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       1.294                          
 clock uncertainty                                       0.000       1.294                          

 Hold time                                               0.137       1.431                          

 Data required time                                                  1.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.431                          
 Data arrival time                                                  -1.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[30]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.573         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       4.759 f       f_measure/N14_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.759         f_measure/_N383  
                                                                                   f_measure/N14_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.791 r       f_measure/N14_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.791         f_measure/_N384  
                                                                                   f_measure/N14_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.823 r       f_measure/N14_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.823         f_measure/_N385  
                                                                                   f_measure/N14_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.855 r       f_measure/N14_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.855         f_measure/_N386  
                                                                                   f_measure/N14_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.887 r       f_measure/N14_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.887         f_measure/_N387  
                                                                                   f_measure/N14_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.919 r       f_measure/N14_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.919         f_measure/_N388  
                                                                                   f_measure/N14_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.951 r       f_measure/N14_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.951         f_measure/_N389  
                                                                                   f_measure/N14_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.983 r       f_measure/N14_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.983         f_measure/_N390  
                                                                                   f_measure/N14_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.015 r       f_measure/N14_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.015         f_measure/_N391  
                                                                                   f_measure/N14_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.047 r       f_measure/N14_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.047         f_measure/_N392  
                                                                                   f_measure/N14_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.079 r       f_measure/N14_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.079         f_measure/_N393  
                                                                                   f_measure/N14_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.111 r       f_measure/N14_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.111         f_measure/_N394  
                                                                                   f_measure/N14_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.143 r       f_measure/N14_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.143         f_measure/_N395  
                                                                                   f_measure/N14_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.175 r       f_measure/N14_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.175         f_measure/_N396  
                                                                                   f_measure/N14_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.207 r       f_measure/N14_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.207         f_measure/_N397  
                                                                                   f_measure/N14_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.239 r       f_measure/N14_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.239         f_measure/_N398  
                                                                                   f_measure/N14_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.271 r       f_measure/N14_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.271         f_measure/_N399  
                                                                                   f_measure/N14_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.303 r       f_measure/N14_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.303         f_measure/_N400  
                                                                                   f_measure/N14_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.335 r       f_measure/N14_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.335         f_measure/_N401  
                                                                                   f_measure/N14_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.367 r       f_measure/N14_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.367         f_measure/_N402  
                                                                                   f_measure/N14_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.399 r       f_measure/N14_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.399         f_measure/_N403  
                                                                                   f_measure/N14_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.431 r       f_measure/N14_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.431         f_measure/_N404  
                                                                                   f_measure/N14_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.463 r       f_measure/N14_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.463         f_measure/_N405  
                                                                                   f_measure/N14_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.495 r       f_measure/N14_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.495         f_measure/_N406  
                                                                                   f_measure/N14_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.527 r       f_measure/N14_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.527         f_measure/_N407  
                                                                                   f_measure/N14_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.559 r       f_measure/N14_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.559         f_measure/_N408  
                                                                                   f_measure/N14_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.591 r       f_measure/N14_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.591         f_measure/_N409  
                                                                                   f_measure/N14_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.623 r       f_measure/N14_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.623         f_measure/_N410  
                                                                                   f_measure/N14_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.655 r       f_measure/N14_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.655         f_measure/_N411  
                                                                                   f_measure/N14_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.687 r       f_measure/N14_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.687         f_measure/_N412  
                                                                                   f_measure/N14_31/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.903 f       f_measure/N14_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.903         f_measure/N42 [30]
                                                                           f       f_measure/cnt_fx[30]/D (GTP_DFF_C)

 Data arrival time                                                   5.903         Logic Levels: 31 
                                                                                   Logic: 1.655ns(77.445%), Route: 0.482ns(22.555%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_fx                                                  0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000    1000.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555    1003.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -5.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.796                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[29]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.573         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       4.759 f       f_measure/N14_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.759         f_measure/_N383  
                                                                                   f_measure/N14_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.791 r       f_measure/N14_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.791         f_measure/_N384  
                                                                                   f_measure/N14_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.823 r       f_measure/N14_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.823         f_measure/_N385  
                                                                                   f_measure/N14_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.855 r       f_measure/N14_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.855         f_measure/_N386  
                                                                                   f_measure/N14_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.887 r       f_measure/N14_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.887         f_measure/_N387  
                                                                                   f_measure/N14_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.919 r       f_measure/N14_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.919         f_measure/_N388  
                                                                                   f_measure/N14_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.951 r       f_measure/N14_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.951         f_measure/_N389  
                                                                                   f_measure/N14_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.983 r       f_measure/N14_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.983         f_measure/_N390  
                                                                                   f_measure/N14_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.015 r       f_measure/N14_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.015         f_measure/_N391  
                                                                                   f_measure/N14_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.047 r       f_measure/N14_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.047         f_measure/_N392  
                                                                                   f_measure/N14_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.079 r       f_measure/N14_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.079         f_measure/_N393  
                                                                                   f_measure/N14_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.111 r       f_measure/N14_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.111         f_measure/_N394  
                                                                                   f_measure/N14_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.143 r       f_measure/N14_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.143         f_measure/_N395  
                                                                                   f_measure/N14_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.175 r       f_measure/N14_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.175         f_measure/_N396  
                                                                                   f_measure/N14_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.207 r       f_measure/N14_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.207         f_measure/_N397  
                                                                                   f_measure/N14_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.239 r       f_measure/N14_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.239         f_measure/_N398  
                                                                                   f_measure/N14_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.271 r       f_measure/N14_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.271         f_measure/_N399  
                                                                                   f_measure/N14_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.303 r       f_measure/N14_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.303         f_measure/_N400  
                                                                                   f_measure/N14_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.335 r       f_measure/N14_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.335         f_measure/_N401  
                                                                                   f_measure/N14_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.367 r       f_measure/N14_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.367         f_measure/_N402  
                                                                                   f_measure/N14_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.399 r       f_measure/N14_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.399         f_measure/_N403  
                                                                                   f_measure/N14_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.431 r       f_measure/N14_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.431         f_measure/_N404  
                                                                                   f_measure/N14_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.463 r       f_measure/N14_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.463         f_measure/_N405  
                                                                                   f_measure/N14_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.495 r       f_measure/N14_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.495         f_measure/_N406  
                                                                                   f_measure/N14_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.527 r       f_measure/N14_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.527         f_measure/_N407  
                                                                                   f_measure/N14_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.559 r       f_measure/N14_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.559         f_measure/_N408  
                                                                                   f_measure/N14_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.591 r       f_measure/N14_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.591         f_measure/_N409  
                                                                                   f_measure/N14_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.623 r       f_measure/N14_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.623         f_measure/_N410  
                                                                                   f_measure/N14_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.655 r       f_measure/N14_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.655         f_measure/_N411  
                                                                                   f_measure/N14_30/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.871 f       f_measure/N14_30/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.871         f_measure/N42 [29]
                                                                           f       f_measure/cnt_fx[29]/D (GTP_DFF_C)

 Data arrival time                                                   5.871         Logic Levels: 30 
                                                                                   Logic: 1.623ns(77.102%), Route: 0.482ns(22.898%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_fx                                                  0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000    1000.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555    1003.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[29]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -5.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.828                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[28]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.573         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       4.759 f       f_measure/N14_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.759         f_measure/_N383  
                                                                                   f_measure/N14_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.791 r       f_measure/N14_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.791         f_measure/_N384  
                                                                                   f_measure/N14_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.823 r       f_measure/N14_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.823         f_measure/_N385  
                                                                                   f_measure/N14_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.855 r       f_measure/N14_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.855         f_measure/_N386  
                                                                                   f_measure/N14_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.887 r       f_measure/N14_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.887         f_measure/_N387  
                                                                                   f_measure/N14_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.919 r       f_measure/N14_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.919         f_measure/_N388  
                                                                                   f_measure/N14_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.951 r       f_measure/N14_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.951         f_measure/_N389  
                                                                                   f_measure/N14_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.983 r       f_measure/N14_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.983         f_measure/_N390  
                                                                                   f_measure/N14_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.015 r       f_measure/N14_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.015         f_measure/_N391  
                                                                                   f_measure/N14_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.047 r       f_measure/N14_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.047         f_measure/_N392  
                                                                                   f_measure/N14_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.079 r       f_measure/N14_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.079         f_measure/_N393  
                                                                                   f_measure/N14_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.111 r       f_measure/N14_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.111         f_measure/_N394  
                                                                                   f_measure/N14_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.143 r       f_measure/N14_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.143         f_measure/_N395  
                                                                                   f_measure/N14_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.175 r       f_measure/N14_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.175         f_measure/_N396  
                                                                                   f_measure/N14_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.207 r       f_measure/N14_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.207         f_measure/_N397  
                                                                                   f_measure/N14_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.239 r       f_measure/N14_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.239         f_measure/_N398  
                                                                                   f_measure/N14_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.271 r       f_measure/N14_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.271         f_measure/_N399  
                                                                                   f_measure/N14_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.303 r       f_measure/N14_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.303         f_measure/_N400  
                                                                                   f_measure/N14_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.335 r       f_measure/N14_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.335         f_measure/_N401  
                                                                                   f_measure/N14_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.367 r       f_measure/N14_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.367         f_measure/_N402  
                                                                                   f_measure/N14_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.399 r       f_measure/N14_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.399         f_measure/_N403  
                                                                                   f_measure/N14_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.431 r       f_measure/N14_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.431         f_measure/_N404  
                                                                                   f_measure/N14_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.463 r       f_measure/N14_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.463         f_measure/_N405  
                                                                                   f_measure/N14_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.495 r       f_measure/N14_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.495         f_measure/_N406  
                                                                                   f_measure/N14_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.527 r       f_measure/N14_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.527         f_measure/_N407  
                                                                                   f_measure/N14_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.559 r       f_measure/N14_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.559         f_measure/_N408  
                                                                                   f_measure/N14_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.591 r       f_measure/N14_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.591         f_measure/_N409  
                                                                                   f_measure/N14_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.623 r       f_measure/N14_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.623         f_measure/_N410  
                                                                                   f_measure/N14_29/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.839 f       f_measure/N14_29/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.839         f_measure/N42 [28]
                                                                           f       f_measure/cnt_fx[28]/D (GTP_DFF_C)

 Data arrival time                                                   5.839         Logic Levels: 29 
                                                                                   Logic: 1.591ns(76.749%), Route: 0.482ns(23.251%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_fx                                                  0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000    1000.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555    1003.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[28]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -5.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.860                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[0]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.565         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_1/I0 (GTP_LUT5CARRY)
                                   td                    0.214       4.779 r       f_measure/N14_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.779         f_measure/N42 [0]
                                                                           r       f_measure/cnt_fx[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.779         Logic Levels: 1  
                                                                                   Logic: 0.531ns(52.419%), Route: 0.482ns(47.581%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.023       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.990                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[1]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.565         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_2/I0 (GTP_LUT5CARRY)
                                   td                    0.214       4.779 r       f_measure/N14_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.779         f_measure/N42 [1]
                                                                           r       f_measure/cnt_fx[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.779         Logic Levels: 1  
                                                                                   Logic: 0.531ns(52.419%), Route: 0.482ns(47.581%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.023       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.990                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[2]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[2]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       f_measure/cnt_fx[2]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         f_measure/cnt_fx [2]
                                                                                   f_measure/N14_3/I1 (GTP_LUT5CARRY)
                                   td                    0.281       4.805 f       f_measure/N14_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.805         f_measure/N42 [2]
                                                                           f       f_measure/cnt_fx[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.805         Logic Levels: 1  
                                                                                   Logic: 0.598ns(57.555%), Route: 0.441ns(42.445%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.006                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : adget/wr_en/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.000       0.000         rst              
                                                                                   rst_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       rst_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       1.312         nt_rst           
                                                                                   N16_0/I (GTP_INV)
                                   td                    0.000       1.312 r       N16_0/Z (GTP_INV)
                                   net (fanout=247)      2.020       3.332         N16_0            
                                                                           r       adget/wr_en/C (GTP_DFF_C)

 Data arrival time                                                   3.332         Logic Levels: 2  
                                                                                   Logic: 1.312ns(39.376%), Route: 2.020ns(60.624%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : adget/cnt[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.000       0.000         rst              
                                                                                   rst_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       rst_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       1.312         nt_rst           
                                                                                   N16_0/I (GTP_INV)
                                   td                    0.000       1.312 r       N16_0/Z (GTP_INV)
                                   net (fanout=247)      2.020       3.332         N16_0            
                                                                           r       adget/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   3.332         Logic Levels: 2  
                                                                                   Logic: 1.312ns(39.376%), Route: 2.020ns(60.624%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : adget/cnt[1]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.000       0.000         rst              
                                                                                   rst_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       rst_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       1.312         nt_rst           
                                                                                   N16_0/I (GTP_INV)
                                   td                    0.000       1.312 r       N16_0/Z (GTP_INV)
                                   net (fanout=247)      2.020       3.332         N16_0            
                                                                           r       adget/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   3.332         Logic Levels: 2  
                                                                                   Logic: 1.312ns(39.376%), Route: 2.020ns(60.624%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[4] (port)
Endpoint    : adget/data_reg[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc_data1[4]                                            0.000       0.000 r       adc_data1[4] (port)
                                   net (fanout=1)        0.000       0.000         adc_data1[4]     
                                                                                   adc_data1_ibuf[4]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       adc_data1_ibuf[4]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_adc_data1[4]  
                                                                           r       adget/data_reg[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[7] (port)
Endpoint    : adget/data_reg[3]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc_data1[7]                                            0.000       0.000 r       adc_data1[7] (port)
                                   net (fanout=1)        0.000       0.000         adc_data1[7]     
                                                                                   adc_data1_ibuf[7]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       adc_data1_ibuf[7]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_adc_data1[7]  
                                                                           r       adget/data_reg[3]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[11] (port)
Endpoint    : adget/data_reg[7]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc_data1[11]                                           0.000       0.000 r       adc_data1[11] (port)
                                   net (fanout=1)        0.000       0.000         adc_data1[11]    
                                                                                   adc_data1_ibuf[11]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       adc_data1_ibuf[11]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_adc_data1[11] 
                                                                           r       adget/data_reg[7]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 7.000 sec
Action synthesize: CPU time elapsed is 4.875 sec
Current time: Tue Jul  2 23:51:31 2024
Action synthesize: Peak memory pool usage is 205,017,088 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Jul  2 23:51:31 2024
Compiling architecture definition.
Analyzing project file 'F:/longxindaima/test3/test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file F:/longxindaima/test3/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk_fx in design, driver pin O(instance clk_fx_ibuf) -> load pin CLK(instance f_measure/cnt_fx[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk_50m in design, driver pin CLKOUT1(instance clk_wiz_0_inst/u_pll_e1) -> load pin CLK(instance f_measure/cnt_gate[0]).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net clk_200m in design, driver pin CLKOUT0(instance clk_wiz_0_inst/u_pll_e1) -> load pin CLK(instance ad_delay/EN).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.109375 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 428      | 26304         | 2                   
| LUT                   | 415      | 17536         | 3                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 2        | 48            | 5                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 23       | 240           | 10                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 3        | 20            | 15                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/longxindaima/test3/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 4.000 sec
Action dev_map: CPU time elapsed is 2.453 sec
Current time: Tue Jul  2 23:51:34 2024
Action dev_map: Peak memory pool usage is 172,679,168 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jul  2 23:51:35 2024
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file F:/longxindaima/test3/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f F:/longxindaima/test3/device_map/top.pcf
Executing : def_port LEDTEST -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port LEDTEST -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port adc_clk -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port adc_clk -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port adc_clk2 -LOC N15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port adc_clk2 -LOC N15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data_reve[0]} -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {adc_data_reve[0]} -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data_reve[1]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {adc_data_reve[1]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data_reve[2]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {adc_data_reve[2]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data_reve[3]} -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {adc_data_reve[3]} -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port miso_o -LOC G14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port miso_o -LOC G14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port test -LOC E17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port test -LOC E17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port uart_tx -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port uart_tx -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data1[0]} -LOC T17 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test3/device_map/top.pcf(line number: 13)] Object 'adc_data1[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data1[0]} -LOC T17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[1]} -LOC T18 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test3/device_map/top.pcf(line number: 14)] Object 'adc_data1[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data1[1]} -LOC T18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[2]} -LOC U17 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test3/device_map/top.pcf(line number: 15)] Object 'adc_data1[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data1[2]} -LOC U17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[3]} -LOC U18 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test3/device_map/top.pcf(line number: 16)] Object 'adc_data1[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data1[3]} -LOC U18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[4]} -LOC M13 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[4]} -LOC M13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[5]} -LOC M14 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[5]} -LOC M14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[6]} -LOC L14 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[6]} -LOC L14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[7]} -LOC L15 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[7]} -LOC L15 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[8]} -LOC N18 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[8]} -LOC N18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[9]} -LOC L18 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[9]} -LOC L18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[10]} -LOC L17 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[10]} -LOC L17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[11]} -LOC N16 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[11]} -LOC N16 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[0]} -LOC R11 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test3/device_map/top.pcf(line number: 25)] Object 'adc_data2[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[0]} -LOC R11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[1]} -LOC P12 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test3/device_map/top.pcf(line number: 26)] Object 'adc_data2[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[1]} -LOC P12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[2]} -LOC P11 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test3/device_map/top.pcf(line number: 27)] Object 'adc_data2[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[2]} -LOC P11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[3]} -LOC T13 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test3/device_map/top.pcf(line number: 28)] Object 'adc_data2[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[3]} -LOC T13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[4]} -LOC R13 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test3/device_map/top.pcf(line number: 29)] Object 'adc_data2[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[4]} -LOC R13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[5]} -LOC P13 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test3/device_map/top.pcf(line number: 30)] Object 'adc_data2[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[5]} -LOC P13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[6]} -LOC P14 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test3/device_map/top.pcf(line number: 31)] Object 'adc_data2[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[6]} -LOC P14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[7]} -LOC R15 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test3/device_map/top.pcf(line number: 32)] Object 'adc_data2[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[7]} -LOC R15 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[8]} -LOC R14 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test3/device_map/top.pcf(line number: 33)] Object 'adc_data2[8]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[8]} -LOC R14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[9]} -LOC T16 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test3/device_map/top.pcf(line number: 34)] Object 'adc_data2[9]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[9]} -LOC T16 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[10]} -LOC R16 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test3/device_map/top.pcf(line number: 35)] Object 'adc_data2[10]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[10]} -LOC R16 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[11]} -LOC U16 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test3/device_map/top.pcf(line number: 36)] Object 'adc_data2[11]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[11]} -LOC U16 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port clk_fx -LOC J17 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port clk_fx -LOC J17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port cs_n_i -LOC F14 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2002: [F:/longxindaima/test3/device_map/top.pcf(line number: 38)] | Port cs_n_i has been placed at location F14, whose type is share pin.
Executing : def_port cs_n_i -LOC F14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port fifo_rst_n -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test3/device_map/top.pcf(line number: 39)] Object 'fifo_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port fifo_rst_n -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port mosi_i -LOC G13 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test3/device_map/top.pcf(line number: 40)] Object 'mosi_i' is dangling, which has no connection. it will be ignored.
Executing : def_port mosi_i -LOC G13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst -LOC V12 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst -LOC V12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port sclk_i -LOC F13 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port sclk_i -LOC F13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f F:/longxindaima/test3/device_map/top.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clk_wiz_0_inst/u_pll_e1/goppll to PLL_82_319.
Mapping instance clkbufg_2/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_106.
Pre global placement takes 1.03 sec.
Run super clustering :
	Initial slack 991262.
	1 iterations finished.
	Final slack 991262.
Super clustering done.
Design Utilization : 3%.
Global placement takes 0.20 sec.
Wirelength after global placement is 3148.
Placed fixed group with base inst LEDTEST/opit_1 on IOL_7_253.
Placed fixed group with base inst adc_clk2_obuf/opit_1 on IOL_151_134.
Placed fixed group with base inst adc_clk_obuf/opit_1 on IOL_151_89.
Placed fixed group with base inst adc_data1_ibuf[4]/opit_1 on IOL_151_146.
Placed fixed group with base inst adc_data1_ibuf[5]/opit_1 on IOL_151_145.
Placed fixed group with base inst adc_data1_ibuf[6]/opit_1 on IOL_151_129.
Placed fixed group with base inst adc_data1_ibuf[7]/opit_1 on IOL_151_130.
Placed fixed group with base inst adc_data1_ibuf[8]/opit_1 on IOL_151_138.
Placed fixed group with base inst adc_data1_ibuf[9]/opit_1 on IOL_151_166.
Placed fixed group with base inst adc_data1_ibuf[10]/opit_1 on IOL_151_165.
Placed fixed group with base inst adc_data1_ibuf[11]/opit_1 on IOL_151_133.
Placed fixed group with base inst adc_data_reve[0]/opit_1 on IOL_151_114.
Placed fixed group with base inst adc_data_reve[1]/opit_1 on IOL_151_113.
Placed fixed group with base inst adc_data_reve[2]/opit_1 on IOL_151_102.
Placed fixed group with base inst adc_data_reve[3]/opit_1 on IOL_151_101.
Placed fixed group with base inst clk_fx_ibuf/opit_1 on IOL_151_173.
Placed fixed instance clk_wiz_0_inst/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_106.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_74_104.
Placed fixed group with base inst cs_n_i_ibuf/opit_1 on IOL_151_242.
Placed fixed group with base inst miso_o_obuf/opit_1 on IOL_151_234.
Placed fixed group with base inst rst_ibuf/opit_1 on IOL_151_105.
Placed fixed group with base inst sclk_i_ibuf/opit_1 on IOL_151_241.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst test_obuf/opit_1 on IOL_151_253.
Placed fixed group with base inst uart_tx/opit_1 on IOL_151_361.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 3957.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 991262.
	1 iterations finished.
	Final slack 991262.
Super clustering done.
Design Utilization : 3%.
Wirelength after post global placement is 3186.
Post global placement takes 0.19 sec.
Wirelength after legalization is 3689.
Legalization takes 0.05 sec.
Worst slack before Replication Place is 995074.
Wirelength after replication placement is 3689.
Legalized cost 995074.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 3692.
Timing-driven detailed placement takes 0.41 sec.
Placement done.
Total placement takes 2.00 sec.
Finished placement. (CPU time elapsed 0h:00m:02s)

Routing started.
Building routing graph takes 0.63 sec.
Worst slack is 995622.
Processing design graph takes 0.14 sec.
Total memory for routing:
	47.184738 M.
Total nets for routing : 855.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 12 nets, it takes 0.02 sec.
Global routing takes 0.03 sec.
Total 886 subnets.
    forward max bucket size 88 , backward 210.
        Unrouted nets 592 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.093750 sec.
    forward max bucket size 98 , backward 114.
        Unrouted nets 501 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 99 , backward 74.
        Unrouted nets 341 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.062500 sec.
    forward max bucket size 84 , backward 67.
        Unrouted nets 378 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.062500 sec.
    forward max bucket size 134 , backward 92.
        Unrouted nets 334 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.046875 sec.
    forward max bucket size 134 , backward 109.
        Unrouted nets 263 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.046875 sec.
    forward max bucket size 77 , backward 69.
        Unrouted nets 168 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.031250 sec.
    forward max bucket size 55 , backward 73.
        Unrouted nets 97 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 29 , backward 100.
        Unrouted nets 60 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 26 , backward 85.
        Unrouted nets 50 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 27 , backward 74.
        Unrouted nets 32 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 26 , backward 53.
        Unrouted nets 19 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 70.
        Unrouted nets 5 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 19.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 14.
        Unrouted nets 2 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 12.
        Unrouted nets 2 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 29 , backward 29.
        Unrouted nets 2 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 14.
        Unrouted nets 2 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 8.
        Unrouted nets 0 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from csget/N7/gateop:Z to fiforst/num[7]/opit_0_inv_L5Q:CLK is routed by SRB.
C: Route-2036: The clock path from f_measure/gate/opit_0_inv:Q to f_measure/fre[8]/opit_0_inv:CLK is routed by SRB.
C: Route-2036: The clock path from ad_delay/EN/opit_0_inv:Q to fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_L5Q:CLK is routed by SRB.
Detailed routing takes 0.50 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.11 sec.
Used srb routing arc is 6154.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 1.69 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 131      | 3274          | 4                   
|   FF                     | 320      | 19644         | 2                   
|   LUT                    | 336      | 13096         | 3                   
|   LUT-FF pairs           | 60       | 13096         | 1                   
| Use of CLMS              | 35       | 1110          | 3                   
|   FF                     | 108      | 6660          | 2                   
|   LUT                    | 99       | 4440          | 2                   
|   LUT-FF pairs           | 45       | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 2        | 48            | 4                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 23       | 240           | 10                  
|   IOBD                   | 10       | 120           | 8                   
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 13       | 114           | 11                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 23       | 240           | 10                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 3        | 20            | 15                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:04s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 8.000 sec
Action pnr: CPU time elapsed is 6.797 sec
Current time: Tue Jul  2 23:51:42 2024
Action pnr: Peak memory pool usage is 389,890,048 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:04s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Jul  2 23:51:43 2024
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I01->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I01' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopAQ|devCLCQ|"TRUE"|"ARITH"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cin' to: 'f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cout'
C: STA-3003: The timing arc 'Cin->Y' of 'gopAQ|devCLCQ|"TRUE"|"ARITH"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cin' to: 'f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Y'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'I01->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I01' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'I11->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I11' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I11->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I11' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Y from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout from different propagation path.
Check timing ...
C: STA-3011: Clock pin 'ad_delay/EN/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[11]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[13]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[15]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[17]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[19]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[21]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[23]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[25]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[27]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[29]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[31]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[33]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[35]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[37]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[39]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[41]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[43]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[45]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[47]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[49]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[51]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[53]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[55]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[57]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[59]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[61]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[63]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[11]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[13]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[15]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[17]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[19]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[21]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[23]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[25]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[27]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[29]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[31]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/gate/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_rempty/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[9]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[13]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[14]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[15]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[16]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[17]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[18]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[19]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[20]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[21]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[22]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[23]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[24]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[25]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[26]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[27]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[28]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[29]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[30]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[31]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[32]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[33]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[34]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[35]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[36]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[37]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[38]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[39]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[40]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[41]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[42]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[43]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[44]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[45]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[46]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[47]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[48]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[49]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[50]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[51]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[52]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[53]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[54]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[55]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[56]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[57]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[58]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[59]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[60]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[61]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[62]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[63]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_ce/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_sel/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/fifo_rd_rst/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/flag/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/flag_f/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[9]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[10]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[11]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[12]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[13]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[14]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[15]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[16]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[17]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[18]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[19]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[20]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[21]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[22]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[23]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[24]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[25]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[26]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[27]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[28]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[29]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[30]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[31]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[32]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[33]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[34]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[35]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[36]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[37]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[38]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[39]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[40]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[41]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[42]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[43]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[44]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[45]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[46]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[47]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[48]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[49]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[50]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[51]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[52]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[53]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[54]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[55]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[56]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[57]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[58]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[59]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[60]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[61]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[62]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[63]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_miso/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/tx_flag/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LEDTEST' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'miso_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'test' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cs_n_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fifo_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mosi_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sclk_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue Jul  2 23:51:46 2024
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 ad_delay/EN/Q[0]_Inferred
                          1000.000     {0 500}        Declared                57           3  {ad_delay/EN/opit_0_inv/Q}
 sys_clk_Inferred         1000.000     {0 500}        Declared                 0           1  {sys_clk}
 clk_fx_Inferred          1000.000     {0 500}        Declared                16           0  {clk_fx}
 f_measure/gate/Q[0]_Inferred
                          1000.000     {0 500}        Declared                31           0  {f_measure/gate/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               ad_delay/EN/Q[0]_Inferred               
 Inferred_clock_group_0        asynchronous               sys_clk_Inferred                        
 Inferred_clock_group_1        asynchronous               clk_fx_Inferred                         
 Inferred_clock_group_2        asynchronous               f_measure/gate/Q[0]_Inferred            
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ad_delay/EN/Q[0]_Inferred
                              1.000 MHz     174.398 MHz       1000.000          5.734        994.266
 clk_fx_Inferred              1.000 MHz     386.847 MHz       1000.000          2.585        997.415
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                   994.266       0.000              0            145
 clk_fx_Inferred        clk_fx_Inferred            997.415       0.000              0             47
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                     0.061       0.000              0            145
 clk_fx_Inferred        clk_fx_Inferred              0.493       0.000              0             47
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_delay/EN/Q[0]_Inferred                         498.924       0.000              0             57
 clk_fx_Inferred                                   499.489       0.000              0             16
 f_measure/gate/Q[0]_Inferred                      499.091       0.000              0             31
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                   995.496       0.000              0            145
 clk_fx_Inferred        clk_fx_Inferred            997.914       0.000              0             47
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                     0.241       0.000              0            145
 clk_fx_Inferred        clk_fx_Inferred              0.418       0.000              0             47
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_delay/EN/Q[0]_Inferred                         499.373       0.000              0             57
 clk_fx_Inferred                                   499.652       0.000              0             16
 f_measure/gate/Q[0]_Inferred                      499.643       0.000              0             31
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.409  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.921
  Launch Clock Delay      :  1.330
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_141/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       1.330       1.330         nt_test          
 CLMA_138_197/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_138_197/Q0                   tco                   0.261       1.591 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.788       2.379         wr_en            
 CLMS_126_181/Y0                   td                    0.164       2.543 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.584       3.127         fifo/_N1012      
                                                         0.238       3.365 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.365         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N417
 CLMA_130_177/Y3                   td                    0.380       3.745 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=2)        0.422       4.167         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [3]
 CLMA_130_173/Y0                   td                    0.282       4.449 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[3]/gateop_perm/Z
                                   net (fanout=1)        0.739       5.188         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [3]
                                                         0.281       5.469 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_0/gateop_A2/Cout
                                                         0.000       5.469         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.co [2]
 CLMA_130_188/COUT                 td                    0.097       5.566 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.566         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.co [6]
 CLMA_130_192/Y1                   td                    0.340       5.906 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.451       6.357         _N0              
 CLMA_130_180/A1                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.357         Logic Levels: 5  
                                                                                   Logic: 2.043ns(40.641%), Route: 2.984ns(59.359%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_141/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       0.921    1000.921         nt_test          
 CLMA_130_180/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.921                          
 clock uncertainty                                      -0.050    1000.871                          

 Setup time                                             -0.248    1000.623                          

 Data required time                                               1000.623                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.623                          
 Data arrival time                                                  -6.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.266                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L1
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.727
  Launch Clock Delay      :  1.330
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_141/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       1.330       1.330         nt_test          
 CLMA_138_197/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_138_197/Q0                   tco                   0.261       1.591 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.788       2.379         wr_en            
 CLMS_126_181/Y0                   td                    0.164       2.543 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.584       3.127         fifo/_N1012      
                                                         0.238       3.365 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.365         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N417
 CLMA_130_177/COUT                 td                    0.097       3.462 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.462         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N419
                                                         0.060       3.522 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.522         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N421
 CLMA_130_181/COUT                 td                    0.097       3.619 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.619         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N423
 CLMA_130_189/Y1                   td                    0.381       4.000 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.800       4.800         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [9]
 CLMA_130_168/A1                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.800         Logic Levels: 4  
                                                                                   Logic: 1.298ns(37.406%), Route: 2.172ns(62.594%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_141/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       0.727    1000.727         nt_test          
 CLMA_130_168/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.727                          
 clock uncertainty                                      -0.050    1000.677                          

 Setup time                                             -0.248    1000.429                          

 Data required time                                               1000.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.429                          
 Data arrival time                                                  -4.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.629                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L3
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.727
  Launch Clock Delay      :  1.330
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_141/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       1.330       1.330         nt_test          
 CLMA_138_197/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_138_197/Q0                   tco                   0.261       1.591 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.788       2.379         wr_en            
 CLMS_126_181/Y0                   td                    0.164       2.543 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.584       3.127         fifo/_N1012      
                                                         0.238       3.365 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.365         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N417
 CLMA_130_177/COUT                 td                    0.097       3.462 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.462         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N419
                                                         0.060       3.522 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.522         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N421
 CLMA_130_181/COUT                 td                    0.097       3.619 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.619         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N423
                                                         0.060       3.679 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.679         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N425
 CLMA_130_189/Y2                   td                    0.198       3.877 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.785       4.662         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [10]
 CLMA_130_168/A3                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.662         Logic Levels: 4  
                                                                                   Logic: 1.175ns(35.264%), Route: 2.157ns(64.736%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_141/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       0.727    1000.727         nt_test          
 CLMA_130_168/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.727                          
 clock uncertainty                                      -0.050    1000.677                          

 Setup time                                             -0.349    1000.328                          

 Data required time                                               1000.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.328                          
 Data arrival time                                                  -4.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.666                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[0]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.460  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.047
  Launch Clock Delay      :  0.587
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_141/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       0.587       0.587         nt_test          
 CLMA_130_148/CLK                                                          r       adget/data_reg[0]/opit_0_inv/CLK

 CLMA_130_148/Q1                   tco                   0.223       0.810 f       adget/data_reg[0]/opit_0_inv/Q
                                   net (fanout=1)        0.435       1.245         data_reg[0]      
 DRM_122_164/DA0[0]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   1.245         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.891%), Route: 0.435ns(66.109%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_141/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       1.047       1.047         nt_test          
 DRM_122_164/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.000       1.047                          
 clock uncertainty                                       0.000       1.047                          

 Hold time                                               0.137       1.184                          

 Data required time                                                  1.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.184                          
 Data arrival time                                                  -1.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.061                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[2]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[2]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.549  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.047
  Launch Clock Delay      :  0.498
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_141/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       0.498       0.498         nt_test          
 CLMS_126_129/CLK                                                          r       adget/data_reg[2]/opit_0_inv/CLK

 CLMS_126_129/Q1                   tco                   0.223       0.721 f       adget/data_reg[2]/opit_0_inv/Q
                                   net (fanout=1)        0.542       1.263         data_reg[2]      
 DRM_122_164/DA0[2]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[2]

 Data arrival time                                                   1.263         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.150%), Route: 0.542ns(70.850%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_141/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       1.047       1.047         nt_test          
 DRM_122_164/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.000       1.047                          
 clock uncertainty                                       0.000       1.047                          

 Hold time                                               0.137       1.184                          

 Data required time                                                  1.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.184                          
 Data arrival time                                                  -1.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.079                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[1]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.460  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.047
  Launch Clock Delay      :  0.587
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_141/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       0.587       0.587         nt_test          
 CLMA_130_148/CLK                                                          r       adget/data_reg[1]/opit_0_inv/CLK

 CLMA_130_148/Q0                   tco                   0.223       0.810 f       adget/data_reg[1]/opit_0_inv/Q
                                   net (fanout=1)        0.502       1.312         data_reg[1]      
 DRM_122_164/DA0[1]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   1.312         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.759%), Route: 0.502ns(69.241%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_141/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       1.047       1.047         nt_test          
 DRM_122_164/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.000       1.047                          
 clock uncertainty                                       0.000       1.047                          

 Hold time                                               0.137       1.184                          

 Data required time                                                  1.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.184                          
 Data arrival time                                                  -1.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.128                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[5]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.334
  Launch Clock Delay      :  3.939
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N2              
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.803       3.939         ntclkbufg_0      
 CLMA_114_164/CLK                                                          r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/CLK

 CLMA_114_164/Q0                   tco                   0.261       4.200 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.761       4.961         f_measure/cnt_fx [4]
                                                         0.334       5.295 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.295         f_measure/_N388  
 CLMA_114_164/COUT                 td                    0.097       5.392 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.392         f_measure/_N390  
                                                         0.060       5.452 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.452         f_measure/_N392  
 CLMA_114_168/COUT                 td                    0.097       5.549 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.549         f_measure/_N394  
                                                         0.060       5.609 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.609         f_measure/_N396  
 CLMA_114_172/COUT                 td                    0.097       5.706 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.706         f_measure/_N398  
                                                         0.060       5.766 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.766         f_measure/_N400  
 CLMA_114_176/COUT                 td                    0.097       5.863 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.863         f_measure/_N402  
                                                         0.060       5.923 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.923         f_measure/_N404  
 CLMA_114_180/COUT                 td                    0.097       6.020 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.020         f_measure/_N406  
                                                         0.060       6.080 r       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.080         f_measure/_N408  
 CLMA_114_188/COUT                 td                    0.097       6.177 r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.177         f_measure/_N410  
                                                         0.059       6.236 f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.236         f_measure/_N412  
                                                                           f       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   6.236         Logic Levels: 6  
                                                                                   Logic: 1.536ns(66.870%), Route: 0.761ns(33.130%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N2              
 USCM_74_106/CLK_USCM              td                    0.000    1001.824 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.510    1003.334         ntclkbufg_0      
 CLMA_114_192/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.538    1003.872                          
 clock uncertainty                                      -0.050    1003.822                          

 Setup time                                             -0.171    1003.651                          

 Data required time                                               1003.651                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.651                          
 Data arrival time                                                  -6.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.415                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[5]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.334
  Launch Clock Delay      :  3.939
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N2              
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.803       3.939         ntclkbufg_0      
 CLMA_114_164/CLK                                                          r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/CLK

 CLMA_114_164/Q0                   tco                   0.261       4.200 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.761       4.961         f_measure/cnt_fx [4]
                                                         0.334       5.295 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.295         f_measure/_N388  
 CLMA_114_164/COUT                 td                    0.097       5.392 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.392         f_measure/_N390  
                                                         0.060       5.452 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.452         f_measure/_N392  
 CLMA_114_168/COUT                 td                    0.097       5.549 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.549         f_measure/_N394  
                                                         0.060       5.609 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.609         f_measure/_N396  
 CLMA_114_172/COUT                 td                    0.097       5.706 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.706         f_measure/_N398  
                                                         0.060       5.766 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.766         f_measure/_N400  
 CLMA_114_176/COUT                 td                    0.097       5.863 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.863         f_measure/_N402  
                                                         0.060       5.923 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.923         f_measure/_N404  
 CLMA_114_180/COUT                 td                    0.097       6.020 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.020         f_measure/_N406  
                                                         0.060       6.080 r       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.080         f_measure/_N408  
 CLMA_114_188/COUT                 td                    0.095       6.175 f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.175         f_measure/_N410  
 CLMA_114_192/CIN                                                          f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.175         Logic Levels: 6  
                                                                                   Logic: 1.475ns(65.966%), Route: 0.761ns(34.034%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N2              
 USCM_74_106/CLK_USCM              td                    0.000    1001.824 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.510    1003.334         ntclkbufg_0      
 CLMA_114_192/CLK                                                          r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.538    1003.872                          
 clock uncertainty                                      -0.050    1003.822                          

 Setup time                                             -0.171    1003.651                          

 Data required time                                               1003.651                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.651                          
 Data arrival time                                                  -6.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.476                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[5]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.329
  Launch Clock Delay      :  3.939
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N2              
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.803       3.939         ntclkbufg_0      
 CLMA_114_164/CLK                                                          r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/CLK

 CLMA_114_164/Q0                   tco                   0.261       4.200 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.761       4.961         f_measure/cnt_fx [4]
                                                         0.334       5.295 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.295         f_measure/_N388  
 CLMA_114_164/COUT                 td                    0.097       5.392 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.392         f_measure/_N390  
                                                         0.060       5.452 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.452         f_measure/_N392  
 CLMA_114_168/COUT                 td                    0.097       5.549 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.549         f_measure/_N394  
                                                         0.060       5.609 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.609         f_measure/_N396  
 CLMA_114_172/COUT                 td                    0.097       5.706 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.706         f_measure/_N398  
                                                         0.060       5.766 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.766         f_measure/_N400  
 CLMA_114_176/COUT                 td                    0.097       5.863 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.863         f_measure/_N402  
                                                         0.060       5.923 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.923         f_measure/_N404  
 CLMA_114_180/COUT                 td                    0.097       6.020 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.020         f_measure/_N406  
                                                         0.059       6.079 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.079         f_measure/_N408  
                                                                           f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.079         Logic Levels: 5  
                                                                                   Logic: 1.379ns(64.439%), Route: 0.761ns(35.561%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N2              
 USCM_74_106/CLK_USCM              td                    0.000    1001.824 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.505    1003.329         ntclkbufg_0      
 CLMA_114_188/CLK                                                          r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.538    1003.867                          
 clock uncertainty                                      -0.050    1003.817                          

 Setup time                                             -0.171    1003.646                          

 Data required time                                               1003.646                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.646                          
 Data arrival time                                                  -6.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.567                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.944
  Launch Clock Delay      :  3.354
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N2              
 USCM_74_106/CLK_USCM              td                    0.000       1.824 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.530       3.354         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_114_160/Q0                   tco                   0.223       3.577 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.145       3.722         f_measure/cnt_fx [0]
 CLMA_114_160/A0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.722         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.598%), Route: 0.145ns(39.402%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N2              
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.808       3.944         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.590       3.354                          
 clock uncertainty                                       0.000       3.354                          

 Hold time                                              -0.125       3.229                          

 Data required time                                                  3.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.229                          
 Data arrival time                                                  -3.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.493                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.944
  Launch Clock Delay      :  3.354
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N2              
 USCM_74_106/CLK_USCM              td                    0.000       1.824 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.530       3.354         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_114_160/Q0                   tco                   0.223       3.577 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.145       3.722         f_measure/cnt_fx [0]
 CLMA_114_160/B0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.722         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.598%), Route: 0.145ns(39.402%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N2              
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.808       3.944         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.590       3.354                          
 clock uncertainty                                       0.000       3.354                          

 Hold time                                              -0.127       3.227                          

 Data required time                                                  3.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.227                          
 Data arrival time                                                  -3.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.495                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[23]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[23]/opit_0_inv_A2Q21/I11
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.919
  Launch Clock Delay      :  3.329
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N2              
 USCM_74_106/CLK_USCM              td                    0.000       1.824 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.505       3.329         ntclkbufg_0      
 CLMA_114_180/CLK                                                          r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/CLK

 CLMA_114_180/Q3                   tco                   0.223       3.552 f       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.144       3.696         f_measure/cnt_fx [23]
 CLMA_114_180/D1                                                           f       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/I11

 Data arrival time                                                   3.696         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N2              
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.783       3.919         ntclkbufg_0      
 CLMA_114_180/CLK                                                          r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.590       3.329                          
 clock uncertainty                                       0.000       3.329                          

 Hold time                                              -0.166       3.163                          

 Data required time                                                  3.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.163                          
 Data arrival time                                                  -3.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[3]/opit_0_inv/RS
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.141       0.141         rst              
 IOBS_152_105/DIN                  td                    1.100       1.241 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.241         rst_ibuf/ntD     
 IOL_151_105/RX_DATA_DD            td                    0.111       1.352 r       rst_ibuf/opit_1/OUT
                                   net (fanout=87)       1.696       3.048         nt_rst           
 CLMA_126_168/RSCO                 td                    0.128       3.176 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[9]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       3.176         _N81             
 CLMA_126_172/RSCO                 td                    0.085       3.261 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.261         _N80             
 CLMA_126_176/RSCO                 td                    0.085       3.346 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       3.346         _N79             
 CLMA_126_180/RSCO                 td                    0.085       3.431 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=6)        0.000       3.431         _N78             
 CLMA_126_188/RSCI                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[3]/opit_0_inv/RS

 Data arrival time                                                   3.431         Logic Levels: 6  
                                                                                   Logic: 1.594ns(46.459%), Route: 1.837ns(53.541%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[2]/opit_0_inv/RS
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.141       0.141         rst              
 IOBS_152_105/DIN                  td                    1.100       1.241 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.241         rst_ibuf/ntD     
 IOL_151_105/RX_DATA_DD            td                    0.111       1.352 r       rst_ibuf/opit_1/OUT
                                   net (fanout=87)       1.696       3.048         nt_rst           
 CLMA_126_168/RSCO                 td                    0.128       3.176 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[9]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       3.176         _N81             
 CLMA_126_172/RSCO                 td                    0.085       3.261 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.261         _N80             
 CLMA_126_176/RSCO                 td                    0.085       3.346 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       3.346         _N79             
 CLMA_126_180/RSCO                 td                    0.085       3.431 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=6)        0.000       3.431         _N78             
 CLMA_126_188/RSCI                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[2]/opit_0_inv/RS

 Data arrival time                                                   3.431         Logic Levels: 6  
                                                                                   Logic: 1.594ns(46.459%), Route: 1.837ns(53.541%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[5]/opit_0_inv/RS
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.141       0.141         rst              
 IOBS_152_105/DIN                  td                    1.100       1.241 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.241         rst_ibuf/ntD     
 IOL_151_105/RX_DATA_DD            td                    0.111       1.352 r       rst_ibuf/opit_1/OUT
                                   net (fanout=87)       1.696       3.048         nt_rst           
 CLMA_126_168/RSCO                 td                    0.128       3.176 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[9]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       3.176         _N81             
 CLMA_126_172/RSCO                 td                    0.085       3.261 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.261         _N80             
 CLMA_126_176/RSCO                 td                    0.085       3.346 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       3.346         _N79             
 CLMA_126_180/RSCO                 td                    0.085       3.431 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=6)        0.000       3.431         _N78             
 CLMA_126_188/RSCI                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[5]/opit_0_inv/RS

 Data arrival time                                                   3.431         Logic Levels: 6  
                                                                                   Logic: 1.594ns(46.459%), Route: 1.837ns(53.541%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[6] (port)
Endpoint    : adget/data_reg[2]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L14                                                     0.000       0.000 r       adc_data1[6] (port)
                                   net (fanout=1)        0.035       0.035         adc_data1[6]     
 IOBS_152_129/DIN                  td                    0.935       0.970 r       adc_data1_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.970         adc_data1_ibuf[6]/ntD
 IOL_151_129/RX_DATA_DD            td                    0.094       1.064 r       adc_data1_ibuf[6]/opit_1/OUT
                                   net (fanout=1)        0.384       1.448         nt_adc_data1[6]  
 CLMS_126_129/M2                                                           r       adget/data_reg[2]/opit_0_inv/D

 Data arrival time                                                   1.448         Logic Levels: 2  
                                                                                   Logic: 1.029ns(71.064%), Route: 0.419ns(28.936%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[4] (port)
Endpoint    : adget/data_reg[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M13                                                     0.000       0.000 r       adc_data1[4] (port)
                                   net (fanout=1)        0.051       0.051         adc_data1[4]     
 IOBD_152_146/DIN                  td                    0.935       0.986 r       adc_data1_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       0.986         adc_data1_ibuf[4]/ntD
 IOL_151_146/RX_DATA_DD            td                    0.094       1.080 r       adc_data1_ibuf[4]/opit_1/OUT
                                   net (fanout=1)        0.379       1.459         nt_adc_data1[4]  
 CLMA_130_148/M2                                                           r       adget/data_reg[0]/opit_0_inv/D

 Data arrival time                                                   1.459         Logic Levels: 2  
                                                                                   Logic: 1.029ns(70.528%), Route: 0.430ns(29.472%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[5] (port)
Endpoint    : adget/data_reg[1]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M14                                                     0.000       0.000 r       adc_data1[5] (port)
                                   net (fanout=1)        0.045       0.045         adc_data1[5]     
 IOBS_152_145/DIN                  td                    0.935       0.980 r       adc_data1_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.980         adc_data1_ibuf[5]/ntD
 IOL_151_145/RX_DATA_DD            td                    0.094       1.074 r       adc_data1_ibuf[5]/opit_1/OUT
                                   net (fanout=1)        0.407       1.481         nt_adc_data1[5]  
 CLMA_130_148/M0                                                           r       adget/data_reg[1]/opit_0_inv/D

 Data arrival time                                                   1.481         Logic Levels: 2  
                                                                                   Logic: 1.029ns(69.480%), Route: 0.452ns(30.520%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.763
  Launch Clock Delay      :  1.021
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_141/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       1.021       1.021         nt_test          
 CLMA_138_197/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_138_197/Q0                   tco                   0.209       1.230 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.604       1.834         wr_en            
 CLMS_126_181/Y0                   td                    0.131       1.965 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.471       2.436         fifo/_N1012      
                                                         0.190       2.626 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.626         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N417
 CLMA_130_177/Y3                   td                    0.305       2.931 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=2)        0.357       3.288         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [3]
 CLMA_130_173/Y0                   td                    0.226       3.514 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[3]/gateop_perm/Z
                                   net (fanout=1)        0.592       4.106         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [3]
                                                         0.225       4.331 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_0/gateop_A2/Cout
                                                         0.000       4.331         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.co [2]
 CLMA_130_188/COUT                 td                    0.083       4.414 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.414         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.co [6]
 CLMA_130_192/Y1                   td                    0.272       4.686 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.382       5.068         _N0              
 CLMA_130_180/A1                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.068         Logic Levels: 5  
                                                                                   Logic: 1.641ns(40.549%), Route: 2.406ns(59.451%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_141/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       0.763    1000.763         nt_test          
 CLMA_130_180/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.763                          
 clock uncertainty                                      -0.050    1000.713                          

 Setup time                                             -0.149    1000.564                          

 Data required time                                               1000.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.564                          
 Data arrival time                                                  -5.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.496                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L1
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.414  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.607
  Launch Clock Delay      :  1.021
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_141/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       1.021       1.021         nt_test          
 CLMA_138_197/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_138_197/Q0                   tco                   0.209       1.230 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.604       1.834         wr_en            
 CLMS_126_181/Y0                   td                    0.131       1.965 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.471       2.436         fifo/_N1012      
                                                         0.190       2.626 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.626         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N417
 CLMA_130_177/COUT                 td                    0.083       2.709 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.709         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N419
                                                         0.055       2.764 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.764         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N421
 CLMA_130_181/COUT                 td                    0.083       2.847 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.847         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N423
 CLMA_130_189/Y1                   td                    0.305       3.152 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.614       3.766         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [9]
 CLMA_130_168/A1                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.766         Logic Levels: 4  
                                                                                   Logic: 1.056ns(38.470%), Route: 1.689ns(61.530%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_141/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       0.607    1000.607         nt_test          
 CLMA_130_168/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.607                          
 clock uncertainty                                      -0.050    1000.557                          

 Setup time                                             -0.149    1000.408                          

 Data required time                                               1000.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.408                          
 Data arrival time                                                  -3.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.642                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L3
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.414  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.607
  Launch Clock Delay      :  1.021
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_141/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       1.021       1.021         nt_test          
 CLMA_138_197/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_138_197/Q0                   tco                   0.209       1.230 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.604       1.834         wr_en            
 CLMS_126_181/Y0                   td                    0.131       1.965 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.471       2.436         fifo/_N1012      
                                                         0.190       2.626 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.626         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N417
 CLMA_130_177/COUT                 td                    0.083       2.709 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.709         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N419
                                                         0.055       2.764 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.764         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N421
 CLMA_130_181/COUT                 td                    0.083       2.847 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.847         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N423
                                                         0.055       2.902 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.902         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N425
 CLMA_130_189/Y2                   td                    0.158       3.060 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.627       3.687         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [10]
 CLMA_130_168/A3                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.687         Logic Levels: 4  
                                                                                   Logic: 0.964ns(36.159%), Route: 1.702ns(63.841%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_141/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       0.607    1000.607         nt_test          
 CLMA_130_168/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.607                          
 clock uncertainty                                      -0.050    1000.557                          

 Setup time                                             -0.221    1000.336                          

 Data required time                                               1000.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.336                          
 Data arrival time                                                  -3.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.649                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[0]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.809
  Launch Clock Delay      :  0.495
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_141/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       0.495       0.495         nt_test          
 CLMA_130_148/CLK                                                          r       adget/data_reg[0]/opit_0_inv/CLK

 CLMA_130_148/Q1                   tco                   0.197       0.692 f       adget/data_reg[0]/opit_0_inv/Q
                                   net (fanout=1)        0.433       1.125         data_reg[0]      
 DRM_122_164/DA0[0]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   1.125         Logic Levels: 0  
                                                                                   Logic: 0.197ns(31.270%), Route: 0.433ns(68.730%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_141/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       0.809       0.809         nt_test          
 DRM_122_164/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.000       0.809                          
 clock uncertainty                                       0.000       0.809                          

 Hold time                                               0.075       0.884                          

 Data required time                                                  0.884                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.884                          
 Data arrival time                                                  -1.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[2]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[2]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.809
  Launch Clock Delay      :  0.410
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_141/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       0.410       0.410         nt_test          
 CLMS_126_129/CLK                                                          r       adget/data_reg[2]/opit_0_inv/CLK

 CLMS_126_129/Q1                   tco                   0.197       0.607 f       adget/data_reg[2]/opit_0_inv/Q
                                   net (fanout=1)        0.520       1.127         data_reg[2]      
 DRM_122_164/DA0[2]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[2]

 Data arrival time                                                   1.127         Logic Levels: 0  
                                                                                   Logic: 0.197ns(27.476%), Route: 0.520ns(72.524%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_141/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       0.809       0.809         nt_test          
 DRM_122_164/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.000       0.809                          
 clock uncertainty                                       0.000       0.809                          

 Hold time                                               0.075       0.884                          

 Data required time                                                  0.884                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.884                          
 Data arrival time                                                  -1.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/D2[0]/opit_0_inv/CLK
Endpoint    : fifo/D2[1]/opit_0_inv/D
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.893
  Launch Clock Delay      :  0.562
  Clock Pessimism Removal :  -0.040

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_141/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       0.562       0.562         nt_test          
 CLMS_126_169/CLK                                                          r       fifo/D2[0]/opit_0_inv/CLK

 CLMS_126_169/Q0                   tco                   0.198       0.760 r       fifo/D2[0]/opit_0_inv/Q
                                   net (fanout=2)        0.347       1.107         fifo/D2 [0]      
 CLMA_130_180/M2                                                           r       fifo/D2[1]/opit_0_inv/D

 Data arrival time                                                   1.107         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.330%), Route: 0.347ns(63.670%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_141/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=60)       0.893       0.893         nt_test          
 CLMA_130_180/CLK                                                          r       fifo/D2[1]/opit_0_inv/CLK
 clock pessimism                                        -0.040       0.853                          
 clock uncertainty                                       0.000       0.853                          

 Hold time                                              -0.003       0.850                          

 Data required time                                                  0.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.850                          
 Data arrival time                                                  -1.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[3]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.759
  Launch Clock Delay      :  3.192
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N2              
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.463       3.192         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/CLK

 CLMA_114_160/Q2                   tco                   0.209       3.401 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.515       3.916         f_measure/cnt_fx [2]
 CLMA_114_160/COUT                 td                    0.262       4.178 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.178         f_measure/_N386  
                                                         0.055       4.233 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.233         f_measure/_N388  
 CLMA_114_164/COUT                 td                    0.083       4.316 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.316         f_measure/_N390  
                                                         0.055       4.371 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.371         f_measure/_N392  
 CLMA_114_168/COUT                 td                    0.083       4.454 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.454         f_measure/_N394  
                                                         0.055       4.509 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.509         f_measure/_N396  
 CLMA_114_172/COUT                 td                    0.083       4.592 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.592         f_measure/_N398  
                                                         0.055       4.647 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.647         f_measure/_N400  
 CLMA_114_176/COUT                 td                    0.083       4.730 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.730         f_measure/_N402  
                                                         0.055       4.785 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.785         f_measure/_N404  
 CLMA_114_180/COUT                 td                    0.083       4.868 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.868         f_measure/_N406  
                                                         0.055       4.923 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.923         f_measure/_N408  
 CLMA_114_188/COUT                 td                    0.083       5.006 r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.006         f_measure/_N410  
                                                         0.055       5.061 f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.061         f_measure/_N412  
                                                                           f       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   5.061         Logic Levels: 7  
                                                                                   Logic: 1.354ns(72.445%), Route: 0.515ns(27.555%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N2              
 USCM_74_106/CLK_USCM              td                    0.000    1001.511 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.248    1002.759         ntclkbufg_0      
 CLMA_114_192/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.376    1003.135                          
 clock uncertainty                                      -0.050    1003.085                          

 Setup time                                             -0.110    1002.975                          

 Data required time                                               1002.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.975                          
 Data arrival time                                                  -5.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.914                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[3]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.759
  Launch Clock Delay      :  3.192
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N2              
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.463       3.192         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/CLK

 CLMA_114_160/Q2                   tco                   0.209       3.401 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.515       3.916         f_measure/cnt_fx [2]
 CLMA_114_160/COUT                 td                    0.262       4.178 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.178         f_measure/_N386  
                                                         0.055       4.233 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.233         f_measure/_N388  
 CLMA_114_164/COUT                 td                    0.083       4.316 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.316         f_measure/_N390  
                                                         0.055       4.371 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.371         f_measure/_N392  
 CLMA_114_168/COUT                 td                    0.083       4.454 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.454         f_measure/_N394  
                                                         0.055       4.509 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.509         f_measure/_N396  
 CLMA_114_172/COUT                 td                    0.083       4.592 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.592         f_measure/_N398  
                                                         0.055       4.647 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.647         f_measure/_N400  
 CLMA_114_176/COUT                 td                    0.083       4.730 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.730         f_measure/_N402  
                                                         0.055       4.785 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.785         f_measure/_N404  
 CLMA_114_180/COUT                 td                    0.083       4.868 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.868         f_measure/_N406  
                                                         0.055       4.923 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.923         f_measure/_N408  
 CLMA_114_188/COUT                 td                    0.082       5.005 f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.005         f_measure/_N410  
 CLMA_114_192/CIN                                                          f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.005         Logic Levels: 7  
                                                                                   Logic: 1.298ns(71.594%), Route: 0.515ns(28.406%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N2              
 USCM_74_106/CLK_USCM              td                    0.000    1001.511 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.248    1002.759         ntclkbufg_0      
 CLMA_114_192/CLK                                                          r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.376    1003.135                          
 clock uncertainty                                      -0.050    1003.085                          

 Setup time                                             -0.110    1002.975                          

 Data required time                                               1002.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.975                          
 Data arrival time                                                  -5.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.970                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[3]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.755
  Launch Clock Delay      :  3.192
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N2              
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.463       3.192         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/CLK

 CLMA_114_160/Q2                   tco                   0.209       3.401 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.515       3.916         f_measure/cnt_fx [2]
 CLMA_114_160/COUT                 td                    0.262       4.178 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.178         f_measure/_N386  
                                                         0.055       4.233 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.233         f_measure/_N388  
 CLMA_114_164/COUT                 td                    0.083       4.316 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.316         f_measure/_N390  
                                                         0.055       4.371 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.371         f_measure/_N392  
 CLMA_114_168/COUT                 td                    0.083       4.454 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.454         f_measure/_N394  
                                                         0.055       4.509 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.509         f_measure/_N396  
 CLMA_114_172/COUT                 td                    0.083       4.592 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.592         f_measure/_N398  
                                                         0.055       4.647 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.647         f_measure/_N400  
 CLMA_114_176/COUT                 td                    0.083       4.730 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.730         f_measure/_N402  
                                                         0.055       4.785 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.785         f_measure/_N404  
 CLMA_114_180/COUT                 td                    0.083       4.868 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.868         f_measure/_N406  
                                                         0.055       4.923 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.923         f_measure/_N408  
                                                                           f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.923         Logic Levels: 6  
                                                                                   Logic: 1.216ns(70.248%), Route: 0.515ns(29.752%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N2              
 USCM_74_106/CLK_USCM              td                    0.000    1001.511 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.244    1002.755         ntclkbufg_0      
 CLMA_114_188/CLK                                                          r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.376    1003.131                          
 clock uncertainty                                      -0.050    1003.081                          

 Setup time                                             -0.110    1002.971                          

 Data required time                                               1002.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.971                          
 Data arrival time                                                  -4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.048                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.192
  Launch Clock Delay      :  2.778
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N2              
 USCM_74_106/CLK_USCM              td                    0.000       1.511 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.267       2.778         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_114_160/Q0                   tco                   0.197       2.975 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.139       3.114         f_measure/cnt_fx [0]
 CLMA_114_160/A0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.114         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N2              
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.463       3.192         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.414       2.778                          
 clock uncertainty                                       0.000       2.778                          

 Hold time                                              -0.082       2.696                          

 Data required time                                                  2.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.696                          
 Data arrival time                                                  -3.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.418                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.192
  Launch Clock Delay      :  2.778
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N2              
 USCM_74_106/CLK_USCM              td                    0.000       1.511 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.267       2.778         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_114_160/Q0                   tco                   0.197       2.975 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.139       3.114         f_measure/cnt_fx [0]
 CLMA_114_160/B0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.114         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N2              
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.463       3.192         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.414       2.778                          
 clock uncertainty                                       0.000       2.778                          

 Hold time                                              -0.082       2.696                          

 Data required time                                                  2.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.696                          
 Data arrival time                                                  -3.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.418                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[13]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[13]/opit_0_inv_A2Q21/I11
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.179
  Launch Clock Delay      :  2.764
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N2              
 USCM_74_106/CLK_USCM              td                    0.000       1.511 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.253       2.764         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/CLK

 CLMA_114_172/Q1                   tco                   0.197       2.961 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.138       3.099         f_measure/cnt_fx [13]
 CLMA_114_172/B1                                                           f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/I11

 Data arrival time                                                   3.099         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N2              
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.450       3.179         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.415       2.764                          
 clock uncertainty                                       0.000       2.764                          

 Hold time                                              -0.112       2.652                          

 Data required time                                                  2.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.652                          
 Data arrival time                                                  -3.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.447                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[3]/opit_0_inv/RS
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.141       0.141         rst              
 IOBS_152_105/DIN                  td                    0.959       1.100 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         rst_ibuf/ntD     
 IOL_151_105/RX_DATA_DD            td                    0.081       1.181 f       rst_ibuf/opit_1/OUT
                                   net (fanout=87)       1.398       2.579         nt_rst           
 CLMA_126_168/RSCO                 td                    0.094       2.673 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[9]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       2.673         _N81             
 CLMA_126_172/RSCO                 td                    0.078       2.751 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       2.751         _N80             
 CLMA_126_176/RSCO                 td                    0.078       2.829 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       2.829         _N79             
 CLMA_126_180/RSCO                 td                    0.078       2.907 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=6)        0.000       2.907         _N78             
 CLMA_126_188/RSCI                                                         r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[3]/opit_0_inv/RS

 Data arrival time                                                   2.907         Logic Levels: 6  
                                                                                   Logic: 1.368ns(47.059%), Route: 1.539ns(52.941%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[6]/opit_0_inv/RS
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.141       0.141         rst              
 IOBS_152_105/DIN                  td                    0.959       1.100 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         rst_ibuf/ntD     
 IOL_151_105/RX_DATA_DD            td                    0.081       1.181 f       rst_ibuf/opit_1/OUT
                                   net (fanout=87)       1.398       2.579         nt_rst           
 CLMA_126_168/RSCO                 td                    0.094       2.673 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[9]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       2.673         _N81             
 CLMA_126_172/RSCO                 td                    0.078       2.751 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       2.751         _N80             
 CLMA_126_176/RSCO                 td                    0.078       2.829 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       2.829         _N79             
 CLMA_126_180/RSCO                 td                    0.078       2.907 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=6)        0.000       2.907         _N78             
 CLMA_126_188/RSCI                                                         r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[6]/opit_0_inv/RS

 Data arrival time                                                   2.907         Logic Levels: 6  
                                                                                   Logic: 1.368ns(47.059%), Route: 1.539ns(52.941%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[5]/opit_0_inv/RS
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.141       0.141         rst              
 IOBS_152_105/DIN                  td                    0.959       1.100 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         rst_ibuf/ntD     
 IOL_151_105/RX_DATA_DD            td                    0.081       1.181 f       rst_ibuf/opit_1/OUT
                                   net (fanout=87)       1.398       2.579         nt_rst           
 CLMA_126_168/RSCO                 td                    0.094       2.673 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[9]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       2.673         _N81             
 CLMA_126_172/RSCO                 td                    0.078       2.751 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       2.751         _N80             
 CLMA_126_176/RSCO                 td                    0.078       2.829 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       2.829         _N79             
 CLMA_126_180/RSCO                 td                    0.078       2.907 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=6)        0.000       2.907         _N78             
 CLMA_126_188/RSCI                                                         r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[5]/opit_0_inv/RS

 Data arrival time                                                   2.907         Logic Levels: 6  
                                                                                   Logic: 1.368ns(47.059%), Route: 1.539ns(52.941%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[6] (port)
Endpoint    : adget/data_reg[2]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L14                                                     0.000       0.000 r       adc_data1[6] (port)
                                   net (fanout=1)        0.035       0.035         adc_data1[6]     
 IOBS_152_129/DIN                  td                    0.781       0.816 r       adc_data1_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.816         adc_data1_ibuf[6]/ntD
 IOL_151_129/RX_DATA_DD            td                    0.071       0.887 r       adc_data1_ibuf[6]/opit_1/OUT
                                   net (fanout=1)        0.369       1.256         nt_adc_data1[6]  
 CLMS_126_129/M2                                                           r       adget/data_reg[2]/opit_0_inv/D

 Data arrival time                                                   1.256         Logic Levels: 2  
                                                                                   Logic: 0.852ns(67.834%), Route: 0.404ns(32.166%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[4] (port)
Endpoint    : adget/data_reg[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M13                                                     0.000       0.000 r       adc_data1[4] (port)
                                   net (fanout=1)        0.051       0.051         adc_data1[4]     
 IOBD_152_146/DIN                  td                    0.781       0.832 r       adc_data1_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       0.832         adc_data1_ibuf[4]/ntD
 IOL_151_146/RX_DATA_DD            td                    0.071       0.903 r       adc_data1_ibuf[4]/opit_1/OUT
                                   net (fanout=1)        0.365       1.268         nt_adc_data1[4]  
 CLMA_130_148/M2                                                           r       adget/data_reg[0]/opit_0_inv/D

 Data arrival time                                                   1.268         Logic Levels: 2  
                                                                                   Logic: 0.852ns(67.192%), Route: 0.416ns(32.808%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[5] (port)
Endpoint    : adget/data_reg[1]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M14                                                     0.000       0.000 r       adc_data1[5] (port)
                                   net (fanout=1)        0.045       0.045         adc_data1[5]     
 IOBS_152_145/DIN                  td                    0.781       0.826 r       adc_data1_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.826         adc_data1_ibuf[5]/ntD
 IOL_151_145/RX_DATA_DD            td                    0.071       0.897 r       adc_data1_ibuf[5]/opit_1/OUT
                                   net (fanout=1)        0.373       1.270         nt_adc_data1[5]  
 CLMA_130_148/M0                                                           r       adget/data_reg[1]/opit_0_inv/D

 Data arrival time                                                   1.270         Logic Levels: 2  
                                                                                   Logic: 0.852ns(67.087%), Route: 0.418ns(32.913%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 4.000 sec
Action report_timing: CPU time elapsed is 3.109 sec
Current time: Tue Jul  2 23:51:46 2024
Action report_timing: Peak memory pool usage is 285,732,864 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Jul  2 23:51:47 2024
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.187500 sec.
Generating architecture configuration.
The bitstream file is "F:/longxindaima/test3/generate_bitstream/top.sbit"
Generate programming file takes 3.515625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 8.000 sec
Action gen_bit_stream: CPU time elapsed is 6.094 sec
Current time: Tue Jul  2 23:51:54 2024
Action gen_bit_stream: Peak memory pool usage is 294,744,064 bytes
Process "Generate Bitstream" done.
Process exit normally.
