[{"DBLP title": "X Marks the Spot: Scan-Flip-Flop Clustering for Faster-than-at-Speed Test.", "DBLP authors": ["Matthias Kampmann", "Sybille Hellebrand"], "year": 2016, "MAG papers": [{"PaperId": 2561468639, "PaperTitle": "x marks the spot scan flip flop clustering for faster than at speed test", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of paderborn": 2.0}}, {"PaperId": 2748088307, "PaperTitle": "x marks the spot scan flip flop clustering for faster than at speed test", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Crypt-Delay: Encrypting IP Cores with Capabilities for Gate-level Logic and Delay Simulations.", "DBLP authors": ["Parameswaran Ramanathan", "Kewal K. Saluja"], "year": 2016, "MAG papers": [{"PaperId": 2566081789, "PaperTitle": "crypt delay encrypting ip cores with capabilities for gate level logic and delay simulations", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "On the Switching Activity in Faulty Circuits During Test Application.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2016, "MAG papers": [{"PaperId": 2563760267, "PaperTitle": "on the switching activity in faulty circuits during test application", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"purdue university": 1.0, "university of iowa": 1.0}}], "source": "ES"}, {"DBLP title": "Timing-Accurate Estimation of IR-Drop Impact on Logic- and Clock-Paths During At-Speed Scan Test.", "DBLP authors": ["Stefan Holst", "Eric Schneider", "Xiaoqing Wen", "Seiji Kajihara", "Yuta Yamato", "Hans-Joachim Wunderlich", "Michael A. Kochte"], "year": 2016, "MAG papers": [{"PaperId": 2562368479, "PaperTitle": "timing accurate estimation of ir drop impact on logic and clock paths during at speed scan test", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of stuttgart": 3.0, "kyushu institute of technology": 3.0, "nara institute of science and technology": 1.0}}, {"PaperId": 2750789699, "PaperTitle": "timing accurate estimation of ir drop impact on logic and clock paths during at speed scan test", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Repairable Cell-Based Chip Design for Simultaneous Yield Enhancement and Fault Diagnosis.", "DBLP authors": ["Sheng-Lin Lin", "Cheng-Hung Wu", "Kuen-Jong Lee"], "year": 2016, "MAG papers": [{"PaperId": 2744075355, "PaperTitle": "repairable cell based chip design for simultaneous yield enhancement and fault diagnosis", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2562269381, "PaperTitle": "repairable cell based chip design for simultaneous yield enhancement and fault diagnosis", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "A New Approach for Debugging Logic Circuits without Explicitly Debugging Their Functionality.", "DBLP authors": ["Amir Masoud Gharehbaghi", "Masahiro Fujita"], "year": 2016, "MAG papers": [{"PaperId": 2747561609, "PaperTitle": "a new approach for debugging logic circuits without explicitly debugging their functionality", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2564787410, "PaperTitle": "a new approach for debugging logic circuits without explicitly debugging their functionality", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of tokyo": 2.0}}], "source": "ES"}, {"DBLP title": "A Verification Guided Approach for Selective Program Transformations for Approximate Computing.", "DBLP authors": ["Sayandeep Mitra", "Moumita Das", "Ansuman Banerjee", "Kausik Datta", "Tsung-Yi Ho"], "year": 2016, "MAG papers": [{"PaperId": 2561669752, "PaperTitle": "a verification guided approach for selective program transformations for approximate computing", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian statistical institute": 2.0, "technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "Property Coverage Analysis Based Trustworthiness Verification for Potential Threats from EDA Tools.", "DBLP authors": ["Yingxin Qiu", "Huawei Li", "Tiancheng Wang", "Bo Liu", "Yingke Gao", "Xiaowei Li"], "year": 2016, "MAG papers": [{"PaperId": 2561538670, "PaperTitle": "property coverage analysis based trustworthiness verification for potential threats from eda tools", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"chinese academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient Attack on Non-linear Current Mirror PUF with Genetic Algorithm.", "DBLP authors": ["Qingli Guo", "Jing Ye", "Yue Gong", "Yu Hu", "Xiaowei Li"], "year": 2016, "MAG papers": [{"PaperId": 2563847778, "PaperTitle": "efficient attack on non linear current mirror puf with genetic algorithm", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"chinese academy of sciences": 5.0}}], "source": "ES"}, {"DBLP title": "Noise-Resilient SRAM Physically Unclonable Function Design for Security.", "DBLP authors": ["Sujay Pandey", "Sabyasachi Deyati", "Adit D. Singh", "Abhijit Chatterjee"], "year": 2016, "MAG papers": [{"PaperId": 2567543349, "PaperTitle": "noise resilient sram physically unclonable function design for security", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"georgia institute of technology": 3.0, "auburn university": 1.0}}, {"PaperId": 3163592476, "PaperTitle": "noise resilient sram physically unclonable function design for security", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "On Test Points Enhancing Hardware Security.", "DBLP authors": ["Elham K. Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer", "Justyna Zawada"], "year": 2016, "MAG papers": [{"PaperId": 2567189449, "PaperTitle": "on test points enhancing hardware security", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"mentor graphics": 3.0, "poznan university of technology": 2.0}}, {"PaperId": 2751573019, "PaperTitle": "on test points enhancing hardware security", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Side-Channel Attack on Flipped Scan Chains.", "DBLP authors": ["Sying-Jyan Wang", "Ting-Jui Choi", "Katherine Shu-Min Li"], "year": 2016, "MAG papers": [{"PaperId": 2566605123, "PaperTitle": "side channel attack on flipped scan chains", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national chung hsing university": 1.0, "national sun yat sen university": 1.0}}], "source": "ES"}, {"DBLP title": "Testing of Interposer-Based 2.5D Integrated Circuits: Challenges and Solutions.", "DBLP authors": ["Ran Wang", "Krishnendu Chakrabarty"], "year": 2016, "MAG papers": [{"PaperId": 2563920886, "PaperTitle": "testing of interposer based 2 5d integrated circuits challenges and solutions", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nvidia": 1.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Pre-Bond and Post-Bond Testing of TSVs and Die-to-Die Interconnects.", "DBLP authors": ["Shi-Yu Huang"], "year": 2016, "MAG papers": [{"PaperId": 2566053576, "PaperTitle": "pre bond and post bond testing of tsvs and die to die interconnects", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "Multicast Test Architecture and Test Scheduling for Interposer-Based 2.5D ICs.", "DBLP authors": ["Shengcheng Wang", "Ran Wang", "Krishnendu Chakrabarty", "Mehdi Baradaran Tahoori"], "year": 2016, "MAG papers": [{"PaperId": 2566209436, "PaperTitle": "multicast test architecture and test scheduling for interposer based 2 5d ics", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"karlsruhe institute of technology": 2.0, "nvidia": 1.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "A Study on the Transfer Function Based Analog Fault Model for Linear and Time-Invariant Continuous-Time Analog Circuits.", "DBLP authors": ["Hao-Chiao Hong", "Long-Yi Lin"], "year": 2016, "MAG papers": [{"PaperId": 2565590386, "PaperTitle": "a study on the transfer function based analog fault model for linear and time invariant continuous time analog circuits", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "Concurrent Stimulus and Defect Magnitude Optimization for Detection of Weakest Shorts and Opens in Analog Circuits.", "DBLP authors": ["Barry John Muldrey", "Sabyasachi Deyati", "Abhijit Chatterjee"], "year": 2016, "MAG papers": [{"PaperId": 2562890362, "PaperTitle": "concurrent stimulus and defect magnitude optimization for detection of weakest shorts and opens in analog circuits", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 3.0}}, {"PaperId": 2749656920, "PaperTitle": "concurrent stimulus and defect magnitude optimization for detection of weakest shorts and opens in analog circuits", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Model-Free Testing of Analog Circuits.", "DBLP authors": ["Mehrdad Heydarzadeh", "Hao Luo", "Mehrdad Nourani"], "year": 2016, "MAG papers": [{"PaperId": 2565573282, "PaperTitle": "model free testing of analog circuits", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of texas at dallas": 2.0}}], "source": "ES"}, {"DBLP title": "Scan Chain Adaptation through ECO.", "DBLP authors": ["Jasvir Singh", "Anuj Grover", "Mausumi Pohit", "Anurag Singh Baghel", "Gurjit Kaur", "Shalini Pathak"], "year": 2016, "MAG papers": [{"PaperId": 2567087206, "PaperTitle": "scan chain adaptation through eco", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stmicroelectronics": 2.0, "gautam buddha university": 1.0}}], "source": "ES"}, {"DBLP title": "Test Strategies for Reconfigurable Scan Networks.", "DBLP authors": ["Michael A. Kochte", "Rafal Baranowski", "Marcel Schaal", "Hans-Joachim Wunderlich"], "year": 2016, "MAG papers": [{"PaperId": 2562395208, "PaperTitle": "test strategies for reconfigurable scan networks", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of stuttgart": 3.0}}], "source": "ES"}, {"DBLP title": "Test Time Minimization in Reconfigurable Scan Networks.", "DBLP authors": ["Riccardo Cantoro", "Marco Palena", "Paolo Pasini", "Matteo Sonza Reorda"], "year": 2016, "MAG papers": [{"PaperId": 2567151940, "PaperTitle": "test time minimization in reconfigurable scan networks", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"polytechnic university of turin": 4.0}}, {"PaperId": 2751258621, "PaperTitle": "test time minimization in reconfigurable scan networks", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "On Achieving Maximal Chain Diagnosis Resolution through Test Pattern Selection.", "DBLP authors": ["Xijiang Lin", "Sudhakar M. Reddy", "Wu-Tung Cheng"], "year": 2016, "MAG papers": [{"PaperId": 2564872756, "PaperTitle": "on achieving maximal chain diagnosis resolution through test pattern selection", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of iowa": 1.0, "mentor graphics": 2.0}}], "source": "ES"}, {"DBLP title": "A Joint Diagnostic Test Generation Procedure with Dynamic Test Compaction.", "DBLP authors": ["M. Enamul Amyeen", "Irith Pomeranz", "Srikanth Venkataraman"], "year": 2016, "MAG papers": [{"PaperId": 2566629133, "PaperTitle": "a joint diagnostic test generation procedure with dynamic test compaction", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"intel": 2.0, "purdue university": 1.0}}, {"PaperId": 2751659221, "PaperTitle": "a joint diagnostic test generation procedure with dynamic test compaction", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Neural-Network-Based Fault Classifier.", "DBLP authors": ["Laura Rodr\u00edguez G\u00f3mez", "Hans-Joachim Wunderlich"], "year": 2016, "MAG papers": [{"PaperId": 2566117353, "PaperTitle": "a neural network based fault classifier", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of stuttgart": 2.0}}], "source": "ES"}, {"DBLP title": "High-Throughput Transistor-Level Fault Simulation on GPUs.", "DBLP authors": ["Eric Schneider", "Hans-Joachim Wunderlich"], "year": 2016, "MAG papers": [{"PaperId": 2566658637, "PaperTitle": "high throughput transistor level fault simulation on gpus", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of stuttgart": 2.0}}], "source": "ES"}, {"DBLP title": "Layout-Oriented Defect Set Reduction for Fast Circuit Simulation in Cell-Aware Test.", "DBLP authors": ["Hsuan-Wei Liu", "Bing-Yang Lin", "Cheng-Wen Wu"], "year": 2016, "MAG papers": [{"PaperId": 2564566827, "PaperTitle": "layout oriented defect set reduction for fast circuit simulation in cell aware test", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Reliability Assessment and Quantitative Evaluation of Soft-Error Resilient 3D Network-on-Chip Systems.", "DBLP authors": ["Khanh N. Dang", "Michael Conrad Meyer", "Yuichi Okuyama", "Abderazek Ben Abdallah"], "year": 2016, "MAG papers": [{"PaperId": 2562344616, "PaperTitle": "reliability assessment and quantitative evaluation of soft error resilient 3d network on chip systems", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of aizu": 3.0}}], "source": "ES"}, {"DBLP title": "An IR-Drop Aware Test Pattern Generator for Scan-Based At-Speed Testing.", "DBLP authors": ["Po-Fan Hou", "Yi-Tsung Lin", "Jiun-Lang Huang", "Ann Shih", "Zoe F. Conroy"], "year": 2016, "MAG papers": [{"PaperId": 2567616493, "PaperTitle": "an ir drop aware test pattern generator for scan based at speed testing", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 2.0, "cisco systems inc": 2.0}}], "source": "ES"}, {"DBLP title": "Formal Test Point Insertion for Region-based Low-Capture-Power Compact At-Speed Scan Test.", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df", "Stefan Holst", "Daniel Tille", "Kohei Miyase", "Xiaoqing Wen"], "year": 2016, "MAG papers": [{"PaperId": 2563331787, "PaperTitle": "formal test point insertion for region based low capture power compact at speed scan test", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"kyushu institute of technology": 3.0, "infineon technologies": 1.0}}], "source": "ES"}, {"DBLP title": "On Optimal Power-Aware Path Sensitization.", "DBLP authors": ["Matthias Sauer", "Jie Jiang", "Sven Reimer", "Kohei Miyase", "Xiaoqing Wen", "Bernd Becker", "Ilia Polian"], "year": 2016, "MAG papers": [{"PaperId": 2753755029, "PaperTitle": "on optimal power aware path sensitization", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2566606333, "PaperTitle": "on optimal power aware path sensitization", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kyushu institute of technology": 2.0, "university of freiburg": 3.0, "university of passau": 2.0}}], "source": "ES"}, {"DBLP title": "Automated Optimization of Scan Chain Structure for Test Compression-Based Designs.", "DBLP authors": ["Harshad Dhotre", "Mehdi Dehbashi", "Ulrike Pfannkuchen", "Klaus Hofmann"], "year": 2016, "MAG papers": [{"PaperId": 2745503641, "PaperTitle": "automated optimization of scan chain structure for test compression based designs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2561352134, "PaperTitle": "automated optimization of scan chain structure for test compression based designs", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"infineon technologies": 2.0, "university of bremen": 1.0}}], "source": "ES"}, {"DBLP title": "Critical-Area-Aware Test Pattern Generation and Reordering.", "DBLP authors": ["Shingo Inuyama", "Masayuki Arai", "Kazuhiko Iwasaki"], "year": 2016, "MAG papers": [{"PaperId": 3163104698, "PaperTitle": "critical area aware test pattern generation and reordering", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2564549138, "PaperTitle": "critical area aware test pattern generation and reordering", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tokyo metropolitan university": 2.0, "college of industrial technology": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Cell-Aware Fault Modeling by Switch-Level Test Generation.", "DBLP authors": ["Harry H. Chen", "Simon Y.-H. Chen", "Po-Yao Chuang", "Cheng-Wen Wu"], "year": 2016, "MAG papers": [{"PaperId": 2564408197, "PaperTitle": "efficient cell aware fault modeling by switch level test generation", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national tsing hua university": 2.0, "mediatek": 1.0}}], "source": "ES"}, {"DBLP title": "A Flexible Power Control Method for Right Power Testing of Scan-Based Logic BIST.", "DBLP authors": ["Takaaki Kato", "Senling Wang", "Yasuo Sato", "Seiji Kajihara", "Xiaoqing Wen"], "year": 2016, "MAG papers": [{"PaperId": 2562031594, "PaperTitle": "a flexible power control method for right power testing of scan based logic bist", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kyushu institute of technology": 4.0, "ehime university": 1.0}}], "source": "ES"}, {"DBLP title": "Structure-Based Methods for Selecting Fault-Detection-Strengthened FF under Multi-cycle Test with Sequential Observation.", "DBLP authors": ["Senling Wang", "Hanan T. Al-Awadhi", "Soh Hamada", "Yoshinobu Higami", "Hiroshi Takahashi", "Hiroyuki Iwata", "Jun Matsushima"], "year": 2016, "MAG papers": [{"PaperId": 2565213352, "PaperTitle": "structure based methods for selecting fault detection strengthened ff under multi cycle test with sequential observation", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"renesas electronics": 2.0, "ehime university": 4.0}}, {"PaperId": 2752662011, "PaperTitle": "structure based methods for selecting fault detection strengthened ff under multi cycle test with sequential observation", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Autonomous Testing for 3D-ICs with IEEE Std. 1687.", "DBLP authors": ["Jin-Cun Ye", "Michael A. Kochte", "Kuen-Jong Lee", "Hans-Joachim Wunderlich"], "year": 2016, "MAG papers": [{"PaperId": 2563789031, "PaperTitle": "autonomous testing for 3d ics with ieee std 1687", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of stuttgart": 1.5, "national cheng kung university": 1.5}}, {"PaperId": 2751576789, "PaperTitle": "autonomous testing for 3d ics with ieee std 1687", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Die-to-Die Clock Skew Characterization and Tuning for 2.5D ICs.", "DBLP authors": ["Shi-Yu Huang", "Chih-Chieh Zheng"], "year": 2016, "MAG papers": [{"PaperId": 2566100731, "PaperTitle": "die to die clock skew characterization and tuning for 2 5d ics", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national tsing hua university": 2.0}}, {"PaperId": 2745814741, "PaperTitle": "die to die clock skew characterization and tuning for 2 5d ics", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Highly Dependable Multi-processor SoCs Employing Lifetime Prediction Based on Health Monitors.", "DBLP authors": ["Yong Zhao", "Hans G. Kerkhoff"], "year": 2016, "MAG papers": [{"PaperId": 2562163660, "PaperTitle": "highly dependable multi processor socs employing lifetime prediction based on health monitors", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of twente": 2.0}}], "source": "ES"}, {"DBLP title": "Runtime NBTI Mitigation for Processor Lifespan Extension via Selective Node Control.", "DBLP authors": ["Song Bian", "Michihiro Shintani", "Zheng Wang", "Masayuki Hiromoto", "Anupam Chattopadhyay", "Takashi Sato"], "year": 2016, "MAG papers": [{"PaperId": 2562805216, "PaperTitle": "runtime nbti mitigation for processor lifespan extension via selective node control", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"kyoto university": 4.0, "nanyang technological university": 2.0}}, {"PaperId": 2753931921, "PaperTitle": "runtime nbti mitigation for processor lifespan extension via selective node control", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Modeling Residual Lifetime of an IC Considering Spatial and Inter-Temporal Temperature Variations.", "DBLP authors": ["Md. Nazmul Islam", "Sandip Kundu"], "year": 2016, "MAG papers": [{"PaperId": 2567654478, "PaperTitle": "modeling residual lifetime of an ic considering spatial and inter temporal temperature variations", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "Functional Diagnosis for Graceful Degradation of NoC Switches.", "DBLP authors": ["Atefe Dalirsani", "Hans-Joachim Wunderlich"], "year": 2016, "MAG papers": [{"PaperId": 2562132250, "PaperTitle": "functional diagnosis for graceful degradation of noc switches", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of stuttgart": 2.0}}], "source": "ES"}, {"DBLP title": "Novel Low Cost and Double Node Upset Tolerant Latch Design for Nanoscale CMOS Technology.", "DBLP authors": ["Aibin Yan", "Zhengfeng Huang", "Xiangsheng Fang", "Xiaolin Xu", "Huaguo Liang"], "year": 2016, "MAG papers": [{"PaperId": 2561166089, "PaperTitle": "novel low cost and double node upset tolerant latch design for nanoscale cmos technology", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"hefei university of technology": 2.0, "anhui university": 1.0}}], "source": "ES"}, {"DBLP title": "Quality Aware Error Detection in 2-D Separable Linear Transformation.", "DBLP authors": ["Shih-Hsin Hu", "Jacob A. Abraham"], "year": 2016, "MAG papers": [{"PaperId": 2753817439, "PaperTitle": "quality aware error detection in 2 d separable linear transformation", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2566449414, "PaperTitle": "quality aware error detection in 2 d separable linear transformation", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at austin": 1.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "An Optical Interconnection Test Method Applicable to 100-Gb/s Transceivers Using an ATE Based Hardware.", "DBLP authors": ["Kazuki Shirahata", "Takeshi Mizushima", "Tasuku Fujibe", "Hidenobu Matsumura", "Tomoyuki Itakura", "Masahiro Ishida", "Daisuke Watanabe", "Shin Masuda"], "year": 2016, "MAG papers": [{"PaperId": 2563819804, "PaperTitle": "an optical interconnection test method applicable to 100 gb s transceivers using an ate based hardware", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"advantest": 7.0}}], "source": "ES"}, {"DBLP title": "An Ultra-High-Speed Test Module and FPGA-Based Development Platform.", "DBLP authors": ["Te-Hui Chen", "David C. Keezer"], "year": 2016, "MAG papers": [{"PaperId": 2565650363, "PaperTitle": "an ultra high speed test module and fpga based development platform", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 2.0}}, {"PaperId": 2750955714, "PaperTitle": "an ultra high speed test module and fpga based development platform", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Parametric Fault Detection in Analog Circuits: A Statistical Approach.", "DBLP authors": ["Supriyo Srimani", "Kasturi Ghosh", "Hafizur Rahaman"], "year": 2016, "MAG papers": [{"PaperId": 2567193607, "PaperTitle": "parametric fault detection in analog circuits a statistical approach", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"vlsi technology": 3.0}}], "source": "ES"}, {"DBLP title": "A Test Method for Finding Boundary Currents of 1T1R Memristor Memories.", "DBLP authors": ["Tzu-Ying Lin", "Yong-Xiao Chen", "Jin-Fu Li", "Chih-Yen Lo", "Ding-Ming Kwai", "Yung-Fa Chou"], "year": 2016, "MAG papers": [{"PaperId": 2564717980, "PaperTitle": "a test method for finding boundary currents of 1t1r memristor memories", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"industrial technology research institute": 3.0, "national central university": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive ECC Techniques for Yield and Reliability Enhancement of Flash Memories.", "DBLP authors": ["Shyue-Kung Lu", "Shang-Xiu Zhong", "Masaki Hashizume"], "year": 2016, "MAG papers": [{"PaperId": 2566916692, "PaperTitle": "adaptive ecc techniques for yield and reliability enhancement of flash memories", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of tokushima": 1.0, "national taiwan university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Evaluation Technique for Soft-Error Rate in Terrestrial Environment Utilizing Low-Energy Neutron Irradiation.", "DBLP authors": ["Takumi Uezono", "Tadanobu Toba", "Ken-ichi Shimbo", "Fumihiko Nagasaki", "Kenji Kawamura"], "year": 2016, "MAG papers": [{"PaperId": 2753524126, "PaperTitle": "evaluation technique for soft error rate in terrestrial environment utilizing low energy neutron irradiation", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2563336185, "PaperTitle": "evaluation technique for soft error rate in terrestrial environment utilizing low energy neutron irradiation", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"hitachi": 4.0, "kyoto university": 1.0}}], "source": "ES"}, {"DBLP title": "Aging-Leakage Tradeoffs Using Multi-Vth Cell Library.", "DBLP authors": ["Hao Luo", "Mehrdad Heydarzadeh", "Mehrdad Nourani"], "year": 2016, "MAG papers": [{"PaperId": 2562086301, "PaperTitle": "aging leakage tradeoffs using multi vth cell library", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of texas at dallas": 2.0}}, {"PaperId": 2745408228, "PaperTitle": "aging leakage tradeoffs using multi vth cell library", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Rejuvenation of NBTI-Impacted Processors Using Evolutionary Generation of Assembler Programs.", "DBLP authors": ["Francesco Pellerey", "Maksim Jenihhin", "Giovanni Squillero", "Jaan Raik", "Matteo Sonza Reorda", "Valentin Tihhomirov", "Raimund Ubar"], "year": 2016, "MAG papers": [{"PaperId": 2563483851, "PaperTitle": "rejuvenation of nbti impacted processors using evolutionary generation of assembler programs", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"tallinn university of technology": 4.0, "polytechnic university of turin": 2.0}}, {"PaperId": 2751618299, "PaperTitle": "rejuvenation of nbti impacted processors using evolutionary generation of assembler programs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Combined Impact of BTI and Temperature Effect Inversion on Circuit Performance.", "DBLP authors": ["Warin Sootkaneung", "Sasithorn Chookaew", "Suppachai Howimanporn"], "year": 2016, "MAG papers": [{"PaperId": 2565375122, "PaperTitle": "combined impact of bti and temperature effect inversion on circuit performance", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"king mongkut s university of technology north bangkok": 2.0, "rajamangala university of technology": 1.0}}], "source": "ES"}]