Selecting top level module Gbit_PHY_test_RGMII
@N: CG364 :"D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro\lib\generic\gw2a.v":558:7:558:13|Synthesizing module IODELAY in library work.
Running optimization stage 1 on IODELAY .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro\lib\generic\gw2a.v":386:7:386:10|Synthesizing module IDDR in library work.
Running optimization stage 1 on IDDR .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro\lib\generic\gw2a.v":415:7:415:10|Synthesizing module ODDR in library work.
Running optimization stage 1 on ODDR .......
@N: CG364 :"C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\src\Gbit_PHY_test_RGMII.v":23:7:23:25|Synthesizing module Gbit_PHY_test_RGMII in library work.
Running optimization stage 1 on Gbit_PHY_test_RGMII .......
Running optimization stage 2 on Gbit_PHY_test_RGMII .......
@N: CL159 :"C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\src\Gbit_PHY_test_RGMII.v":24:22:24:24|Input clk is unused.
Running optimization stage 2 on ODDR .......
Running optimization stage 2 on IDDR .......
Running optimization stage 2 on IODELAY .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\impl\synthesize\rev_1\synwork\layer0.rt.csv

