{
  "design": {
    "design_info": {
      "boundary_crc": "0x1E20C1335E394B7A",
      "device": "xc7k325tffg900-2",
      "gen_directory": "../../../../pcie_test.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "axi_bram_ctrl_0": "",
      "axi_pcie_0": "",
      "proc_sys_reset_0": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "pcie_dma_controller2_0": "",
      "util_ds_buf_0": ""
    },
    "interface_ports": {
      "pcie_7x_mgt_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "CLK_IN_D_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "PCIE_PERST_LS": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "leds_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "ext_reset_in_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "xci_path": "ip\\design_1_blk_mem_gen_0_0\\design_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Byte_Size": {
            "value": "8"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "128"
          },
          "Read_Width_B": {
            "value": "512"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_Byte_Write_Enable": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "32"
          },
          "Write_Width_A": {
            "value": "128"
          },
          "Write_Width_B": {
            "value": "512"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_0_0",
        "xci_path": "ip\\design_1_axi_bram_ctrl_0_0\\design_1_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "128"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          }
        }
      },
      "axi_pcie_0": {
        "vlnv": "xilinx.com:ip:axi_pcie:2.9",
        "xci_name": "design_1_axi_pcie_0_0",
        "xci_path": "ip\\design_1_axi_pcie_0_0\\design_1_axi_pcie_0_0.xci",
        "inst_hier_path": "axi_pcie_0",
        "parameters": {
          "AXIBAR2PCIEBAR_0": {
            "value": "0x0"
          },
          "AXIBAR_AS_0": {
            "value": "true"
          },
          "BAR0_SIZE": {
            "value": "64"
          },
          "BAR_64BIT": {
            "value": "true"
          },
          "DEVICE_ID": {
            "value": "0x7018"
          },
          "ENABLE_CLASS_CODE": {
            "value": "false"
          },
          "MAX_LINK_SPEED": {
            "value": "2.5_GT/s"
          },
          "M_AXI_DATA_WIDTH": {
            "value": "128"
          },
          "NO_OF_LANES": {
            "value": "X8"
          },
          "NUM_MSI_REQ": {
            "value": "0"
          },
          "S_AXI_DATA_WIDTH": {
            "value": "128"
          },
          "XLNX_REF_BOARD": {
            "value": "KC705_REVC"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI"
          },
          "S_AXI_CTL": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_CTL"
          }
        },
        "addressing": {
          "memory_maps": {
            "S_AXI": {
              "address_blocks": {
                "BAR0": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "AXIBAR_0",
                  "offset_high_param": "AXIBAR_HIGHADDR_0"
                }
              }
            },
            "S_AXI_CTL": {
              "address_blocks": {
                "CTL0": {
                  "base_address": "0",
                  "range": "256M",
                  "width": "28",
                  "usage": "memory",
                  "offset_base_param": "BASEADDR",
                  "offset_high_param": "HIGHADDR"
                }
              }
            }
          },
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip\\design_1_proc_sys_reset_0_0\\design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "0"
          },
          "C_AUX_RST_WIDTH": {
            "value": "16"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip\\design_1_xlconstant_0_0\\design_1_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_1_0",
        "xci_path": "ip\\design_1_xlconstant_1_0\\design_1_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0b00000"
          },
          "CONST_WIDTH": {
            "value": "5"
          }
        }
      },
      "pcie_dma_controller2_0": {
        "vlnv": "xilinx.com:module_ref:pcie_dma_controller2:1.0",
        "xci_name": "design_1_pcie_dma_controller2_0_0",
        "xci_path": "ip\\design_1_pcie_dma_controller2_0_0\\design_1_pcie_dma_controller2_0_0.xci",
        "inst_hier_path": "pcie_dma_controller2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pcie_dma_controller2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "leds": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "clkb": {
            "direction": "O"
          },
          "addrb": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "dinb": {
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "doutb": {
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "enb": {
            "direction": "O"
          },
          "web": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "mem_clka": {
            "direction": "O"
          },
          "mem_addra": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "mem_dina": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "mem_douta": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "mem_ena": {
            "direction": "O"
          },
          "mem_wea": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_0_0",
        "xci_path": "ip\\design_1_util_ds_buf_0_0\\design_1_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "DIFF_CLK_IN_BOARD_INTERFACE": {
            "value": "pcie_refclk"
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "CLK_IN_D_0",
          "util_ds_buf_0/CLK_IN_D"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "axi_pcie_0_M_AXI": {
        "interface_ports": [
          "axi_pcie_0/M_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_pcie_0_pcie_7x_mgt": {
        "interface_ports": [
          "pcie_7x_mgt_0",
          "axi_pcie_0/pcie_7x_mgt"
        ]
      }
    },
    "nets": {
      "axi_pcie_0_axi_ctl_aclk_out": {
        "ports": [
          "axi_pcie_0/axi_ctl_aclk_out",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      },
      "axi_pcie_0_mmcm_lock": {
        "ports": [
          "axi_pcie_0/mmcm_lock",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "pcie_dma_controller2_0/doutb"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "axi_pcie_0/axi_aclk_out",
          "axi_bram_ctrl_0/s_axi_aclk",
          "pcie_dma_controller2_0/clk"
        ]
      },
      "ext_reset_in_0_1": {
        "ports": [
          "ext_reset_in_0",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "pcie_dma_controller2_0_addrb": {
        "ports": [
          "pcie_dma_controller2_0/addrb",
          "blk_mem_gen_0/addrb"
        ]
      },
      "pcie_dma_controller2_0_clkb": {
        "ports": [
          "pcie_dma_controller2_0/clkb",
          "blk_mem_gen_0/clkb"
        ]
      },
      "pcie_dma_controller2_0_dinb": {
        "ports": [
          "pcie_dma_controller2_0/dinb",
          "blk_mem_gen_0/dinb"
        ]
      },
      "pcie_dma_controller2_0_enb": {
        "ports": [
          "pcie_dma_controller2_0/enb",
          "blk_mem_gen_0/enb"
        ]
      },
      "pcie_dma_controller2_0_leds": {
        "ports": [
          "pcie_dma_controller2_0/leds",
          "leds_0"
        ]
      },
      "pcie_dma_controller2_0_web": {
        "ports": [
          "pcie_dma_controller2_0/web",
          "blk_mem_gen_0/web"
        ]
      },
      "proc_sys_reset_0_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "axi_pcie_0/axi_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "pcie_dma_controller2_0/resetn"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "axi_pcie_0/REFCLK"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "PCIE_PERST_LS",
          "proc_sys_reset_0/aux_reset_in"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "proc_sys_reset_0/mb_debug_sys_rst",
          "axi_pcie_0/INTX_MSI_Request"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "axi_pcie_0/MSI_Vector_Num"
        ]
      }
    },
    "addressing": {
      "/axi_pcie_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "16K"
              }
            }
          }
        }
      }
    }
  }
}