#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x561dd7d23490 .scope module, "excess3_fsm_comprehensive_tb" "excess3_fsm_comprehensive_tb" 2 89;
 .timescale 0 0;
v0x561dd7d9c110_0 .var "CLK", 0 0;
v0x561dd7d9c1d0_0 .var "RST", 0 0;
v0x561dd7d9c270_0 .net "S", 0 0, v0x561dd7d5cea0_0;  1 drivers
v0x561dd7d9c310_0 .net "V", 0 0, v0x561dd7d5cd30_0;  1 drivers
v0x561dd7d9c3e0_0 .var "X", 0 0;
v0x561dd7d9c4d0_0 .var "expected_excess3", 3 0;
v0x561dd7d9c570_0 .var/i "fail_count", 31 0;
v0x561dd7d9c610_0 .var/i "i", 31 0;
v0x561dd7d9c6b0_0 .var "output_bits", 1 0;
v0x561dd7d9c790_0 .var/i "pass_count", 31 0;
v0x561dd7d9c870_0 .var "test_input", 3 0;
S_0x561dd7d23620 .scope module, "UUT" "lab2fsm_behavioral" 2 104, 2 5 0, S_0x561dd7d23490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "V";
P_0x561dd7d723b0 .param/l "S0" 0 2 12, C4<000>;
P_0x561dd7d723f0 .param/l "S1" 0 2 13, C4<001>;
P_0x561dd7d72430 .param/l "S2" 0 2 14, C4<010>;
P_0x561dd7d72470 .param/l "S3" 0 2 15, C4<011>;
P_0x561dd7d724b0 .param/l "S4" 0 2 16, C4<100>;
P_0x561dd7d724f0 .param/l "S5" 0 2 17, C4<101>;
P_0x561dd7d72530 .param/l "S6" 0 2 18, C4<110>;
P_0x561dd7d72570 .param/l "S7" 0 2 19, C4<111>;
v0x561dd7d5cbc0_0 .net "CLK", 0 0, v0x561dd7d9c110_0;  1 drivers
v0x561dd7d5d180_0 .var "Q", 2 0;
v0x561dd7d5d010_0 .net "RST", 0 0, v0x561dd7d9c1d0_0;  1 drivers
v0x561dd7d5cea0_0 .var "S", 0 0;
v0x561dd7d5cd30_0 .var "V", 0 0;
v0x561dd7d9b420_0 .net "X", 0 0, v0x561dd7d9c3e0_0;  1 drivers
E_0x561dd7d6a730 .event anyedge, v0x561dd7d5d180_0;
E_0x561dd7d68f00 .event negedge, v0x561dd7d5cbc0_0;
S_0x561dd7d9b580 .scope function.vec4.s4, "binary_to_excess3" "binary_to_excess3" 2 149, 2 149 0, S_0x561dd7d23490;
 .timescale 0 0;
; Variable binary_to_excess3 is vec4 return value of scope S_0x561dd7d9b580
v0x561dd7d9b860_0 .var "binary_val", 3 0;
TD_excess3_fsm_comprehensive_tb.binary_to_excess3 ;
    %load/vec4 v0x561dd7d9b860_0;
    %addi 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to binary_to_excess3 (store_vec4_to_lval)
    %end;
S_0x561dd7d9b940 .scope task, "capture_output" "capture_output" 2 141, 2 141 0, S_0x561dd7d23490;
 .timescale 0 0;
v0x561dd7d9bb20_0 .var "captured", 1 0;
TD_excess3_fsm_comprehensive_tb.capture_output ;
    %load/vec4 v0x561dd7d9c270_0;
    %load/vec4 v0x561dd7d9c310_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561dd7d9bb20_0, 0, 2;
    %end;
S_0x561dd7d9bc00 .scope task, "reset_fsm" "reset_fsm" 2 134, 2 134 0, S_0x561dd7d23490;
 .timescale 0 0;
TD_excess3_fsm_comprehensive_tb.reset_fsm ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dd7d9c1d0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dd7d9c1d0_0, 0, 1;
    %delay 5, 0;
    %end;
S_0x561dd7d9bde0 .scope task, "send_4bit_input" "send_4bit_input" 2 123, 2 123 0, S_0x561dd7d23490;
 .timescale 0 0;
v0x561dd7d9c010_0 .var "data", 3 0;
TD_excess3_fsm_comprehensive_tb.send_4bit_input ;
    %load/vec4 v0x561dd7d9c010_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x561dd7d9c010_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x561dd7d9c010_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x561dd7d9c010_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %end;
    .scope S_0x561dd7d23620;
T_4 ;
    %wait E_0x561dd7d68f00;
    %load/vec4 v0x561dd7d5d010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561dd7d5d180_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x561dd7d5d180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561dd7d5d180_0, 0;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v0x561dd7d9b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x561dd7d5d180_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x561dd7d5d180_0, 0;
T_4.12 ;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v0x561dd7d9b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x561dd7d5d180_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x561dd7d5d180_0, 0;
T_4.14 ;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v0x561dd7d9b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x561dd7d5d180_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x561dd7d5d180_0, 0;
T_4.16 ;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v0x561dd7d9b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x561dd7d5d180_0, 0;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x561dd7d5d180_0, 0;
T_4.18 ;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0x561dd7d9b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.19, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x561dd7d5d180_0, 0;
    %jmp T_4.20;
T_4.19 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x561dd7d5d180_0, 0;
T_4.20 ;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0x561dd7d9b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.21, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561dd7d5d180_0, 0;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561dd7d5d180_0, 0;
T_4.22 ;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0x561dd7d9b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561dd7d5d180_0, 0;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561dd7d5d180_0, 0;
T_4.24 ;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561dd7d23620;
T_5 ;
    %wait E_0x561dd7d6a730;
    %load/vec4 v0x561dd7d5d180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dd7d5cea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dd7d5cd30_0, 0, 1;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dd7d5cea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dd7d5cd30_0, 0, 1;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dd7d5cea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dd7d5cd30_0, 0, 1;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dd7d5cea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dd7d5cd30_0, 0, 1;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dd7d5cea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dd7d5cd30_0, 0, 1;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dd7d5cea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dd7d5cd30_0, 0, 1;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dd7d5cea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dd7d5cd30_0, 0, 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dd7d5cea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dd7d5cd30_0, 0, 1;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x561dd7d23490;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dd7d9c110_0, 0, 1;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x561dd7d9c110_0;
    %inv;
    %store/vec4 v0x561dd7d9c110_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x561dd7d23490;
T_7 ;
    %vpi_call 2 159 "$dumpfile", "excess3_fsm_tb.vcd" {0 0 0};
    %vpi_call 2 160 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561dd7d23490 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561dd7d9c790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561dd7d9c570_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %vpi_call 2 167 "$display", "=====================================" {0 0 0};
    %vpi_call 2 168 "$display", "Comprehensive Excess-3 FSM Testbench" {0 0 0};
    %vpi_call 2 169 "$display", "=====================================" {0 0 0};
    %vpi_call 2 170 "$display", "Time\011\011Input\011Expected\011Output\011S\011V\011Result" {0 0 0};
    %vpi_call 2 171 "$display", "-----\011\011-----\011--------\011------\011-\011-\011------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561dd7d9c610_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x561dd7d9c610_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x561dd7d9c610_0;
    %pad/s 4;
    %store/vec4 v0x561dd7d9c870_0, 0, 4;
    %load/vec4 v0x561dd7d9c870_0;
    %store/vec4 v0x561dd7d9b860_0, 0, 4;
    %callf/vec4 TD_excess3_fsm_comprehensive_tb.binary_to_excess3, S_0x561dd7d9b580;
    %store/vec4 v0x561dd7d9c4d0_0, 0, 4;
    %fork TD_excess3_fsm_comprehensive_tb.reset_fsm, S_0x561dd7d9bc00;
    %join;
    %load/vec4 v0x561dd7d9c870_0;
    %store/vec4 v0x561dd7d9c010_0, 0, 4;
    %fork TD_excess3_fsm_comprehensive_tb.send_4bit_input, S_0x561dd7d9bde0;
    %join;
    %delay 5, 0;
    %fork TD_excess3_fsm_comprehensive_tb.capture_output, S_0x561dd7d9b940;
    %join;
    %load/vec4 v0x561dd7d9bb20_0;
    %store/vec4 v0x561dd7d9c6b0_0, 0, 2;
    %load/vec4 v0x561dd7d9c6b0_0;
    %load/vec4 v0x561dd7d9c4d0_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %vpi_call 2 192 "$display", "%0t\011%b\011%b\011\011%b\011%b\011%b\011%s", $time, v0x561dd7d9c870_0, v0x561dd7d9c4d0_0, v0x561dd7d9c6b0_0, v0x561dd7d9c270_0, v0x561dd7d9c310_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x561dd7d9c6b0_0;
    %load/vec4 v0x561dd7d9c4d0_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x561dd7d9c790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561dd7d9c790_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x561dd7d9c570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561dd7d9c570_0, 0, 32;
T_7.5 ;
    %delay 20, 0;
    %load/vec4 v0x561dd7d9c610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561dd7d9c610_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 2 205 "$display", "=====================================" {0 0 0};
    %vpi_call 2 206 "$display", "Test Summary:" {0 0 0};
    %vpi_call 2 207 "$display", "Passed: %0d", v0x561dd7d9c790_0 {0 0 0};
    %vpi_call 2 208 "$display", "Failed: %0d", v0x561dd7d9c570_0 {0 0 0};
    %load/vec4 v0x561dd7d9c790_0;
    %load/vec4 v0x561dd7d9c570_0;
    %add;
    %vpi_call 2 209 "$display", "Total:  %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 210 "$display", "=====================================" {0 0 0};
    %vpi_call 2 213 "$display", "\012Testing specific sequences from original testbench:" {0 0 0};
    %fork TD_excess3_fsm_comprehensive_tb.reset_fsm, S_0x561dd7d9bc00;
    %join;
    %vpi_call 2 217 "$display", "Testing 1011 (11 decimal):" {0 0 0};
    %vpi_call 2 218 "$monitor", "Time: %0t, RST: %b, X: %b, State: %d, S: %b, V: %b", $time, v0x561dd7d9c1d0_0, v0x561dd7d9c3e0_0, v0x561dd7d5d180_0, v0x561dd7d9c270_0, v0x561dd7d9c310_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 221 "$display", "Final output S=%b, V=%b (Expected: 14 in excess-3)", v0x561dd7d9c270_0, v0x561dd7d9c310_0 {0 0 0};
    %delay 10, 0;
    %fork TD_excess3_fsm_comprehensive_tb.reset_fsm, S_0x561dd7d9bc00;
    %join;
    %vpi_call 2 226 "$display", "Testing 1100 (12 decimal):" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 228 "$display", "Final output S=%b, V=%b (Expected: 15 in excess-3)", v0x561dd7d9c270_0, v0x561dd7d9c310_0 {0 0 0};
    %delay 10, 0;
    %fork TD_excess3_fsm_comprehensive_tb.reset_fsm, S_0x561dd7d9bc00;
    %join;
    %vpi_call 2 233 "$display", "Testing 1101 (13 decimal):" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 235 "$display", "Final output S=%b, V=%b (13 decimal input)", v0x561dd7d9c270_0, v0x561dd7d9c310_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 238 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x561dd7d23490;
T_8 ;
    %delay 5000, 0;
    %vpi_call 2 246 "$display", "\012=====================================" {0 0 0};
    %vpi_call 2 247 "$display", "Edge Case Tests:" {0 0 0};
    %vpi_call 2 248 "$display", "=====================================" {0 0 0};
    %fork TD_excess3_fsm_comprehensive_tb.reset_fsm, S_0x561dd7d9bc00;
    %join;
    %vpi_call 2 252 "$display", "Testing consecutive inputs without reset:" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561dd7d9c010_0, 0, 4;
    %fork TD_excess3_fsm_comprehensive_tb.send_4bit_input, S_0x561dd7d9bde0;
    %join;
    %delay 5, 0;
    %vpi_call 2 254 "$display", "After 0000: S=%b, V=%b", v0x561dd7d9c270_0, v0x561dd7d9c310_0 {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x561dd7d9c010_0, 0, 4;
    %fork TD_excess3_fsm_comprehensive_tb.send_4bit_input, S_0x561dd7d9bde0;
    %join;
    %delay 5, 0;
    %vpi_call 2 257 "$display", "After 1111: S=%b, V=%b", v0x561dd7d9c270_0, v0x561dd7d9c310_0 {0 0 0};
    %vpi_call 2 260 "$display", "Testing reset during input sequence:" {0 0 0};
    %fork TD_excess3_fsm_comprehensive_tb.reset_fsm, S_0x561dd7d9bc00;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %fork TD_excess3_fsm_comprehensive_tb.reset_fsm, S_0x561dd7d9bc00;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561dd7d9c3e0_0, 0, 1;
    %delay 10, 0;
    %delay 5, 0;
    %vpi_call 2 265 "$display", "After reset during input: S=%b, V=%b", v0x561dd7d9c270_0, v0x561dd7d9c310_0 {0 0 0};
    %vpi_call 2 267 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "excess3_fsm_tb.v";
