#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Sep  1 23:27:21 2021
# Process ID: 26144
# Current directory: /home/xilinx/training/genLoops/completed/KCU105/genLoops.runs/synth_1
# Command line: vivado -log uart_led.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_led.tcl
# Log file: /home/xilinx/training/genLoops/completed/KCU105/genLoops.runs/synth_1/uart_led.vds
# Journal file: /home/xilinx/training/genLoops/completed/KCU105/genLoops.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/xilinx/.Xilinx/Vivado/Vivado_init.tcl'
266 Beta devices matching pattern found, 0 enabled.
source uart_led.tcl -notrace
Command: synth_design -top uart_led -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26221
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2579.867 ; gain = 0.000 ; free physical = 6105 ; free virtual = 11139
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_led' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_led.vhd:71]
INFO: [Synth 8-113] binding component instance 'IBUF_rst_i0' to cell 'IBUF' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_led.vhd:147]
INFO: [Synth 8-113] binding component instance 'IBUF_rxd_i0' to cell 'IBUF' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_led.vhd:148]
INFO: [Synth 8-113] binding component instance 'IBUFG_clk_i0' to cell 'IBUFGDS' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_led.vhd:150]
INFO: [Synth 8-113] binding component instance 'BUFG_clk_rx_i0' to cell 'BUFG' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_led.vhd:156]
INFO: [Synth 8-113] binding component instance 'IBUF_sel_i0' to cell 'IBUF' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_led.vhd:158]
INFO: [Synth 8-113] binding component instance 'OBUF_led_i' to cell 'OBUF' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_led.vhd:163]
INFO: [Synth 8-113] binding component instance 'OBUF_led_i' to cell 'OBUF' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_led.vhd:163]
INFO: [Synth 8-113] binding component instance 'OBUF_led_i' to cell 'OBUF' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_led.vhd:163]
INFO: [Synth 8-113] binding component instance 'OBUF_led_i' to cell 'OBUF' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_led.vhd:163]
INFO: [Synth 8-113] binding component instance 'OBUF_led_i' to cell 'OBUF' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_led.vhd:163]
INFO: [Synth 8-113] binding component instance 'OBUF_led_i' to cell 'OBUF' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_led.vhd:163]
INFO: [Synth 8-113] binding component instance 'OBUF_led_i' to cell 'OBUF' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_led.vhd:163]
INFO: [Synth 8-113] binding component instance 'OBUF_led_i' to cell 'OBUF' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_led.vhd:163]
INFO: [Synth 8-3491] module 'reset_bridge' declared at '/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/reset_bridge.vhd:24' bound to instance 'meta_harden_rst_i0' of component 'reset_bridge' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_led.vhd:172]
INFO: [Synth 8-638] synthesizing module 'reset_bridge' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/reset_bridge.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'reset_bridge' (1#1) [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/reset_bridge.vhd:30]
INFO: [Synth 8-3491] module 'meta_harden' declared at '/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/meta_harden.vhd:58' bound to instance 'meta_harden_sel_i0' of component 'meta_harden' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_led.vhd:183]
INFO: [Synth 8-638] synthesizing module 'meta_harden' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/meta_harden.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (2#1) [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/meta_harden.vhd:66]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at '/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_rx.vhd:73' bound to instance 'uart_rx_i0' of component 'uart_rx' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_led.vhd:187]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_rx.vhd:88]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at '/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/meta_harden.vhd:58' bound to instance 'meta_harden_rxd_i0' of component 'meta_harden' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_rx.vhd:128]
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-3491] module 'uart_baud_gen' declared at '/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_baud_gen.vhd:63' bound to instance 'uart_baud_gen_rx_i0' of component 'uart_baud_gen' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_rx.vhd:136]
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_baud_gen.vhd:74]
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (3#1) [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_baud_gen.vhd:74]
INFO: [Synth 8-3491] module 'uart_rx_ctl' declared at '/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_rx_ctl.vhd:86' bound to instance 'uart_rx_ctl_i0' of component 'uart_rx_ctl' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_rx.vhd:146]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_rx_ctl.vhd:98]
INFO: [Synth 8-226] default block is never used [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_rx_ctl.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (4#1) [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_rx_ctl.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (5#1) [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_rx.vhd:88]
INFO: [Synth 8-3491] module 'LED_manager' declared at '/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/LED_manager.vhd:24' bound to instance 'LEDman' of component 'LED_manager' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_led.vhd:203]
INFO: [Synth 8-638] synthesizing module 'LED_manager' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/LED_manager.vhd:37]
INFO: [Synth 8-3491] module 'register8' declared at '/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/register8.vhd:24' bound to instance 'regCh1' of component 'register8' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/LED_manager.vhd:58]
INFO: [Synth 8-638] synthesizing module 'register8' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/register8.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'register8' (6#1) [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/register8.vhd:32]
INFO: [Synth 8-3491] module 'register8' declared at '/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/register8.vhd:24' bound to instance 'regCh2' of component 'register8' [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/LED_manager.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'LED_manager' (7#1) [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/LED_manager.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'uart_led' (8#1) [/home/xilinx/training/genLoops/completed/KCU105/genLoops.srcs/sources_1/imports/VHDL/uart_led.vhd:71]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2579.867 ; gain = 0.000 ; free physical = 6134 ; free virtual = 11173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2579.867 ; gain = 0.000 ; free physical = 6131 ; free virtual = 11170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2587.871 ; gain = 8.004 ; free physical = 6130 ; free virtual = 11169
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2587.871 ; gain = 8.004 ; free physical = 6105 ; free virtual = 11144
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2587.871 ; gain = 8.004 ; free physical = 5642 ; free virtual = 10684
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2587.871 ; gain = 8.004 ; free physical = 5641 ; free virtual = 10682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2587.871 ; gain = 8.004 ; free physical = 5640 ; free virtual = 10682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2587.871 ; gain = 8.004 ; free physical = 5652 ; free virtual = 10694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2587.871 ; gain = 8.004 ; free physical = 5652 ; free virtual = 10694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2587.871 ; gain = 8.004 ; free physical = 5652 ; free virtual = 10694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2587.871 ; gain = 8.004 ; free physical = 5652 ; free virtual = 10694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2587.871 ; gain = 8.004 ; free physical = 5652 ; free virtual = 10694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2587.871 ; gain = 8.004 ; free physical = 5652 ; free virtual = 10694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |LUT1    |     3|
|3     |LUT2    |     5|
|4     |LUT3    |     5|
|5     |LUT4    |     6|
|6     |LUT5    |    12|
|7     |LUT6    |    13|
|8     |FDPE    |     2|
|9     |FDRE    |    41|
|10    |FDSE    |     6|
|11    |IBUF    |     2|
|12    |IBUFGDS |     1|
|13    |OBUF    |     8|
+------+--------+------+

Report Instance Areas: 
+------+------------------------+--------------+------+
|      |Instance                |Module        |Cells |
+------+------------------------+--------------+------+
|1     |top                     |              |   105|
|2     |  LEDman                |LED_manager   |    16|
|3     |    regCh1              |register8     |     8|
|4     |  meta_harden_rst_i0    |reset_bridge  |     2|
|5     |  uart_rx_i0            |uart_rx       |    75|
|6     |    meta_harden_rxd_i0  |meta_harden   |     2|
|7     |    uart_baud_gen_rx_i0 |uart_baud_gen |    14|
|8     |    uart_rx_ctl_i0      |uart_rx_ctl   |    59|
+------+------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2587.871 ; gain = 8.004 ; free physical = 5652 ; free virtual = 10694
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2587.871 ; gain = 8.004 ; free physical = 5654 ; free virtual = 10696
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2587.879 ; gain = 8.004 ; free physical = 5654 ; free virtual = 10696
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.879 ; gain = 0.000 ; free physical = 5742 ; free virtual = 10783
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.547 ; gain = 0.000 ; free physical = 5682 ; free virtual = 10724
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

Synth Design complete, checksum: 7195ab02
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2675.547 ; gain = 103.625 ; free physical = 5833 ; free virtual = 10875
INFO: [Common 17-1381] The checkpoint '/home/xilinx/training/genLoops/completed/KCU105/genLoops.runs/synth_1/uart_led.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_led_utilization_synth.rpt -pb uart_led_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  1 23:28:06 2021...
