
---------- Begin Simulation Statistics ----------
final_tick                                  368182000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 151543                       # Simulator instruction rate (inst/s)
host_mem_usage                                 847204                       # Number of bytes of host memory used
host_op_rate                                   171909                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.60                       # Real time elapsed on the host
host_tick_rate                               55793873                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000002                       # Number of instructions simulated
sim_ops                                       1134417                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000368                       # Number of seconds simulated
sim_ticks                                   368182000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.948842                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   91874                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                92850                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               803                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            181612                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3021                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3234                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              213                       # Number of indirect misses.
system.cpu.branchPred.lookups                  226556                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11261                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           58                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    468633                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   444441                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               554                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     222072                       # Number of branches committed
system.cpu.commit.bw_lim_events                 66476                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1246                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           13172                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000624                       # Number of instructions committed
system.cpu.commit.committedOps                1135039                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       689840                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.645366                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.607353                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       381058     55.24%     55.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       102380     14.84%     70.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        54684      7.93%     78.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        27036      3.92%     81.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        21987      3.19%     85.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         8116      1.18%     86.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        14874      2.16%     88.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        13229      1.92%     90.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        66476      9.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       689840                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10970                       # Number of function calls committed.
system.cpu.commit.int_insts                    986972                       # Number of committed integer instructions.
system.cpu.commit.loads                        170934                       # Number of loads committed
system.cpu.commit.membars                        1232                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          830      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           769662     67.81%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6011      0.53%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1895      0.17%     68.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1893      0.17%     68.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            1668      0.15%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2267      0.20%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          170934     15.06%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         179876     15.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1135039                       # Class of committed instruction
system.cpu.commit.refs                         350810                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     19901                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000002                       # Number of Instructions Simulated
system.cpu.committedOps                       1134417                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.736364                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.736364                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                333760                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   252                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                91887                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1152942                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   142037                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    208379                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    660                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   980                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  7019                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      226556                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    150541                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        529823                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   521                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1023061                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1818                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.307668                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             161092                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             106156                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.389340                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             691855                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.677529                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.799524                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   462462     66.84%     66.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    23833      3.44%     70.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    21304      3.08%     73.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    29193      4.22%     77.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    37068      5.36%     82.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    20750      3.00%     85.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     6433      0.93%     86.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    10529      1.52%     88.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    80283     11.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               691855                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           44510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  643                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   223303                       # Number of branches executed
system.cpu.iew.exec_nop                           653                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.578755                       # Inst execution rate
system.cpu.iew.exec_refs                       372704                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     181937                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1636                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                172961                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1267                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               221                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               182732                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1148786                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                190767                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               817                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1162540                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8749                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    660                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  8746                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1350                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            10805                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        13214                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2026                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2853                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             30                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          570                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             73                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1105436                       # num instructions consuming a value
system.cpu.iew.wb_count                       1143043                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.514972                       # average fanout of values written-back
system.cpu.iew.wb_producers                    569269                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.552278                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1143774                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1321274                       # number of integer regfile reads
system.cpu.int_regfile_writes                  762248                       # number of integer regfile writes
system.cpu.ipc                               1.358025                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.358025                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               835      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                775620     66.67%     66.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6016      0.52%     67.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     67.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1912      0.16%     67.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1909      0.16%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 1680      0.14%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2277      0.20%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               190970     16.42%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              182136     15.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1163358                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       27991                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.024061                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    6108     21.82%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     21.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%     21.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     21.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   7748     27.68%     49.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 14131     50.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1168880                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3004112                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1123041                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1141448                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1146866                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1163358                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1267                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           13703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               105                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             21                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         7740                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        691855                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.681506                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.159619                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              348352     50.35%     50.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               64087      9.26%     59.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               71670     10.36%     69.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               59490      8.60%     78.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               53273      7.70%     86.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               38733      5.60%     91.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               32769      4.74%     96.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               13758      1.99%     98.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9723      1.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          691855                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.579866                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  21634                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              42554                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        20002                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             20417                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              8032                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4261                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               172961                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              182732                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  790615                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   4929                       # number of misc regfile writes
system.cpu.numCycles                           736365                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    7817                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1211210                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     77                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   144389                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1853674                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1150820                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1225447                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    213590                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  95054                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    660                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 98915                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    14219                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1309744                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         226484                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               3803                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     26916                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1267                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            24488                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1770522                       # The number of ROB reads
system.cpu.rob.rob_writes                     2298463                       # The number of ROB writes
system.cpu.timesIdled                             378                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    24285                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   10050                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4611                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          140                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4752                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1285                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3310                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3310                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1285                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            16                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       294080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  294080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4611                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4611    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4611                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5600500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23821500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    368182000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1286                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           94                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              46                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3310                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3310                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           524                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          762                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           16                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           16                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         8316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  9364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       266624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 300160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4612                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000217                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014725                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4611     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4612                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2470000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6116000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            786000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    368182000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                523                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4072                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4595                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               523                       # number of overall misses
system.l2.overall_misses::.cpu.data              4072                       # number of overall misses
system.l2.overall_misses::total                  4595                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41000500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    323848000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        364848500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41000500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    323848000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       364848500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              524                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4072                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4596                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             524                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4072                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4596                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998092                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999782                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998092                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999782                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78394.837476                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79530.451866                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79401.196953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78394.837476                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79530.451866                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79401.196953                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4072                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4595                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4072                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4595                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35770500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    283128000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    318898500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35770500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    283128000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    318898500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999782                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999782                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68394.837476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69530.451866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69401.196953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68394.837476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69530.451866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69401.196953                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           94                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               94                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           94                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           94                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data            3310                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3310                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    257778500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     257778500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3310                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3310                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77878.700906                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77878.700906                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3310                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3310                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    224678500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    224678500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67878.700906                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67878.700906                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41000500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41000500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998092                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998092                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78394.837476                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78394.837476                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35770500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35770500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998092                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998092                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68394.837476                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68394.837476                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          762                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             762                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     66069500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     66069500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86705.380577                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86705.380577                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          762                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          762                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     58449500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     58449500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76705.380577                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76705.380577                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              16                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       304000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       304000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    368182000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2456.983031                       # Cycle average of tags in use
system.l2.tags.total_refs                        4735                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4603                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.028677                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.442526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       498.844745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1957.695759                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.030447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.119488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.149962                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4603                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1051                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3442                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.280945                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     80619                       # Number of tag accesses
system.l2.tags.data_accesses                    80619                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    368182000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         260608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             294080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4595                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          90911560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         707823848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             798735408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     90911560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         90911560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         90911560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        707823848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            798735408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000677500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9159                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4595                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4595                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     41004500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   22975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               127160750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8923.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27673.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4091                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4595                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    583.904382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   398.164572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.469196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           61     12.15%     12.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          108     21.51%     33.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27      5.38%     39.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           44      8.76%     47.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18      3.59%     51.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      4.58%     55.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      2.99%     58.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      4.58%     63.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          183     36.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          502                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 294080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  294080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       798.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    798.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     368050000                       # Total gap between requests
system.mem_ctrls.avgGap                      80097.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       260608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 90911560.043674051762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 707823847.988223195076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14264000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    112896750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27273.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27725.14                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    89.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1735020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               914595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            14922600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        153345390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         12249120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          212054805                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        575.951038                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     30552250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     12220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    325409750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1863540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               990495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            17885700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        115836540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         43835520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          209299875                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.468516                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    112802000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     12220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    243160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    368182000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       149841                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           149841                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       149841                       # number of overall hits
system.cpu.icache.overall_hits::total          149841                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          700                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            700                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          700                       # number of overall misses
system.cpu.icache.overall_misses::total           700                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53271999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53271999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53271999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53271999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       150541                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       150541                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       150541                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       150541                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004650                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004650                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004650                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004650                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76102.855714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76102.855714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76102.855714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76102.855714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          543                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    90.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          176                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          176                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          176                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          176                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          524                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          524                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          524                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          524                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41799999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41799999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41799999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41799999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003481                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003481                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003481                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003481                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79770.990458                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79770.990458                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79770.990458                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79770.990458                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       149841                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          149841                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          700                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           700                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53271999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53271999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       150541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       150541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004650                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004650                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76102.855714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76102.855714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          176                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          176                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41799999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41799999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003481                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003481                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79770.990458                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79770.990458                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    368182000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           499.784585                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              150365                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               524                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            286.956107                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   499.784585                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.122018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.122018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          524                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          524                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.127930                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            602688                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           602688                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    368182000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    368182000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    368182000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    368182000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    368182000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       331773                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           331773                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       332396                       # number of overall hits
system.cpu.dcache.overall_hits::total          332396                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8581                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8581                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8658                       # number of overall misses
system.cpu.dcache.overall_misses::total          8658                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    629364294                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    629364294                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    629364294                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    629364294                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       340354                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       340354                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       341054                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       341054                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025212                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025212                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025386                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025386                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73343.933574                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73343.933574                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72691.648649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72691.648649                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        98531                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1357                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.609433                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           94                       # number of writebacks
system.cpu.dcache.writebacks::total                94                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4498                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4498                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4498                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4498                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4087                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4087                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    331423408                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    331423408                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    331778408                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    331778408                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011996                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011996                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011983                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011983                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81171.542493                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81171.542493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81178.959628                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81178.959628                       # average overall mshr miss latency
system.cpu.dcache.replacements                    140                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       159301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          159301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2411                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2411                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    166939000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    166939000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       161712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       161712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014909                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014909                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69240.564081                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69240.564081                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1649                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1649                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          762                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          762                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     67440500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     67440500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004712                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004712                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88504.593176                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88504.593176                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       172472                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         172472                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         6157                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6157                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    462012299                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    462012299                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       178629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       178629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034468                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034468                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75038.541335                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75038.541335                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2849                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2849                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3308                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3308                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    263582913                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    263582913                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018519                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79680.445284                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79680.445284                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          623                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           623                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           77                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           77                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          700                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          700                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.110000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.110000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       355000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       355000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005714                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005714                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        88750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        88750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       412995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       412995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31768.846154                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31768.846154                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       399995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       399995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30768.846154                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30768.846154                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1240                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1240                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.001610                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001610                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000805                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000805                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1232                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1232                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1232                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1232                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    368182000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1965.522883                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              338956                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4088                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.914873                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1965.522883                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.479864                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.479864                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3948                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1043                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2795                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.963867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2752312                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2752312                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    368182000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    368182000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
