{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654492826019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654492826050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 14:20:25 2022 " "Processing started: Mon Jun 06 14:20:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654492826050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492826050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple -c simple " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492826050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654492827644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654492827644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team04/displaydigit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team04/displaydigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 displaydigit " "Found entity 1: displaydigit" {  } { { "../displaydigit.v" "" { Text "C:/Users/admin/2022-simple-team04/displaydigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654492845269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492845269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/2022-simple-team04/seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team04/seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven " "Found entity 1: seven" {  } { { "../seven.v" "" { Text "C:/Users/admin/2022-simple-team04/seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654492845269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492845269 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../multiplexer_16/multiplexer_16.v " "Can't analyze file -- file ../multiplexer_16/multiplexer_16.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1654492845284 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hanyouregister_16/demultiplex.v " "Can't analyze file -- file ../hanyouregister_16/demultiplex.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1654492845300 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../register_16/register_16.v " "Can't analyze file -- file ../register_16/register_16.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1654492845300 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../ram/ram.v " "Can't analyze file -- file ../ram/ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1654492845316 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../program_counter/program_counter.v " "Can't analyze file -- file ../program_counter/program_counter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1654492845331 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../control/control.v " "Can't analyze file -- file ../control/control.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1654492845331 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../alu/alu.v " "Can't analyze file -- file ../alu/alu.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1654492845347 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Add/Add.v " "Can't analyze file -- file ../Add/Add.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1654492845347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "seg_sel seg_SEL simple.v(16) " "Verilog HDL Declaration information at simple.v(16): object \"seg_sel\" differs only in case from object \"seg_SEL\" in the same scope" {  } { { "simple.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654492845363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ir IR simple.v(34) " "Verilog HDL Declaration information at simple.v(34): object \"ir\" differs only in case from object \"IR\" in the same scope" {  } { { "simple.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654492845363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ar AR simple.v(30) " "Verilog HDL Declaration information at simple.v(30): object \"ar\" differs only in case from object \"AR\" in the same scope" {  } { { "simple.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654492845363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "br BR simple.v(31) " "Verilog HDL Declaration information at simple.v(31): object \"br\" differs only in case from object \"BR\" in the same scope" {  } { { "simple.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654492845363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dr DR simple.v(32) " "Verilog HDL Declaration information at simple.v(32): object \"dr\" differs only in case from object \"DR\" in the same scope" {  } { { "simple.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654492845363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mdr MDR simple.v(33) " "Verilog HDL Declaration information at simple.v(33): object \"mdr\" differs only in case from object \"MDR\" in the same scope" {  } { { "simple.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654492845363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple.v 1 1 " "Found 1 design units, including 1 entities, in source file simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple " "Found entity 1: simple" {  } { { "simple.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654492845363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492845363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_general.v 1 1 " "Found 1 design units, including 1 entities, in source file register_general.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_general " "Found entity 1: register_general" {  } { { "register_general.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/register_general.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654492845394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492845394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control_unit " "Found entity 1: alu_control_unit" {  } { { "alu_control_unit.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/alu_control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654492845425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492845425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extension " "Found entity 1: sign_extension" {  } { { "sign_extension.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/sign_extension.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654492845456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492845456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi3.v 0 0 " "Found 0 design units, including 0 entities, in source file multi3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492845472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_16.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_16 " "Found entity 1: multiplexer_16" {  } { { "multiplexer_16.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/multiplexer_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654492845519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492845519 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../register_16/register_16_new.v " "Can't analyze file -- file ../register_16/register_16_new.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1654492845535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram01.v 1 1 " "Found 1 design units, including 1 entities, in source file ram01.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram01 " "Found entity 1: ram01" {  } { { "ram01.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/ram01.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654492845566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492845566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram02.v 1 1 " "Found 1 design units, including 1 entities, in source file ram02.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram02 " "Found entity 1: ram02" {  } { { "ram02.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/ram02.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654492845597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492845597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "szcv_register.v 1 1 " "Found 1 design units, including 1 entities, in source file szcv_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 szcv_register " "Found entity 1: szcv_register" {  } { { "szcv_register.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/szcv_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654492845644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492845644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sign_ext_im.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/sign_ext_im.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_im " "Found entity 1: sign_ext_im" {  } { { "output_files/sign_ext_im.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/output_files/sign_ext_im.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654492845675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492845675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_SEL " "Found entity 1: SEG_SEL" {  } { { "SEG_SEL.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/SEG_SEL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654492845738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492845738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "genr_w simple.v(136) " "Verilog HDL Implicit Net warning at simple.v(136): created implicit net for \"genr_w\"" {  } { { "simple.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492845738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_instruction simple.v(140) " "Verilog HDL Implicit Net warning at simple.v(140): created implicit net for \"alu_instruction\"" {  } { { "simple.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492845738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple " "Elaborating entity \"simple\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654492845878 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_n simple.v(64) " "Verilog HDL or VHDL warning at simple.v(64): object \"rst_n\" assigned a value but never read" {  } { { "simple.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654492845878 "|simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exec_n simple.v(65) " "Verilog HDL or VHDL warning at simple.v(65): object \"exec_n\" assigned a value but never read" {  } { { "simple.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654492845878 "|simple"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven seven:sev " "Elaborating entity \"seven\" for hierarchy \"seven:sev\"" {  } { { "simple.v" "sev" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492845941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit seven:sev\|displaydigit:digit1 " "Elaborating entity \"displaydigit\" for hierarchy \"seven:sev\|displaydigit:digit1\"" {  } { { "../seven.v" "digit1" { Text "C:/Users/admin/2022-simple-team04/seven.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492845956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_SEL SEG_SEL:seg_SEL " "Elaborating entity \"SEG_SEL\" for hierarchy \"SEG_SEL:seg_SEL\"" {  } { { "simple.v" "seg_SEL" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492846003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "szcv_register szcv_register:szcv_regi " "Elaborating entity \"szcv_register\" for hierarchy \"szcv_register:szcv_regi\"" {  } { { "simple.v" "szcv_regi" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492846019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_general register_general:registerfile " "Elaborating entity \"register_general\" for hierarchy \"register_general:registerfile\"" {  } { { "simple.v" "registerfile" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492846191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control_unit alu_control_unit:aluconu " "Elaborating entity \"alu_control_unit\" for hierarchy \"alu_control_unit:aluconu\"" {  } { { "simple.v" "aluconu" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492846222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram01 ram01:inst_memory " "Elaborating entity \"ram01\" for hierarchy \"ram01:inst_memory\"" {  } { { "simple.v" "inst_memory" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492846269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram01:inst_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram01:inst_memory\|altsyncram:altsyncram_component\"" {  } { { "ram01.v" "altsyncram_component" { Text "C:/Users/admin/2022-simple-team04/simple/ram01.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492846534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram01:inst_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram01:inst_memory\|altsyncram:altsyncram_component\"" {  } { { "ram01.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/ram01.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492846566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram01:inst_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram01:inst_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492846566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492846566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mif1.mif " "Parameter \"init_file\" = \"Mif1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492846566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492846566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492846566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492846566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492846566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492846566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492846566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492846566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492846566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492846566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492846566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492846566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492846566 ""}  } { { "ram01.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/ram01.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654492846566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3k1 " "Found entity 1: altsyncram_s3k1" {  } { { "db/altsyncram_s3k1.tdf" "" { Text "C:/Users/admin/2022-simple-team04/simple/db/altsyncram_s3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654492846691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492846691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s3k1 ram01:inst_memory\|altsyncram:altsyncram_component\|altsyncram_s3k1:auto_generated " "Elaborating entity \"altsyncram_s3k1\" for hierarchy \"ram01:inst_memory\|altsyncram:altsyncram_component\|altsyncram_s3k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492846691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qda2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qda2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qda2 " "Found entity 1: altsyncram_qda2" {  } { { "db/altsyncram_qda2.tdf" "" { Text "C:/Users/admin/2022-simple-team04/simple/db/altsyncram_qda2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654492846831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492846831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qda2 ram01:inst_memory\|altsyncram:altsyncram_component\|altsyncram_s3k1:auto_generated\|altsyncram_qda2:altsyncram1 " "Elaborating entity \"altsyncram_qda2\" for hierarchy \"ram01:inst_memory\|altsyncram:altsyncram_component\|altsyncram_s3k1:auto_generated\|altsyncram_qda2:altsyncram1\"" {  } { { "db/altsyncram_s3k1.tdf" "altsyncram1" { Text "C:/Users/admin/2022-simple-team04/simple/db/altsyncram_s3k1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492846847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram01:inst_memory\|altsyncram:altsyncram_component\|altsyncram_s3k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram01:inst_memory\|altsyncram:altsyncram_component\|altsyncram_s3k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_s3k1.tdf" "mgl_prim2" { Text "C:/Users/admin/2022-simple-team04/simple/db/altsyncram_s3k1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492847972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram01:inst_memory\|altsyncram:altsyncram_component\|altsyncram_s3k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram01:inst_memory\|altsyncram:altsyncram_component\|altsyncram_s3k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_s3k1.tdf" "" { Text "C:/Users/admin/2022-simple-team04/simple/db/altsyncram_s3k1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492847988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram01:inst_memory\|altsyncram:altsyncram_component\|altsyncram_s3k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram01:inst_memory\|altsyncram:altsyncram_component\|altsyncram_s3k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848003 ""}  } { { "db/altsyncram_s3k1.tdf" "" { Text "C:/Users/admin/2022-simple-team04/simple/db/altsyncram_s3k1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654492848003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ram01:inst_memory\|altsyncram:altsyncram_component\|altsyncram_s3k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ram01:inst_memory\|altsyncram:altsyncram_component\|altsyncram_s3k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492848222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ram01:inst_memory\|altsyncram:altsyncram_component\|altsyncram_s3k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ram01:inst_memory\|altsyncram:altsyncram_component\|altsyncram_s3k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492848472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram01:inst_memory\|altsyncram:altsyncram_component\|altsyncram_s3k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram01:inst_memory\|altsyncram:altsyncram_component\|altsyncram_s3k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492848706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram02 ram02:data_memory " "Elaborating entity \"ram02\" for hierarchy \"ram02:data_memory\"" {  } { { "simple.v" "data_memory" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492848816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram02:data_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram02:data_memory\|altsyncram:altsyncram_component\"" {  } { { "ram02.v" "altsyncram_component" { Text "C:/Users/admin/2022-simple-team04/simple/ram02.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492848863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram02:data_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram02:data_memory\|altsyncram:altsyncram_component\"" {  } { { "ram02.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/ram02.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492848909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram02:data_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram02:data_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mif2.mif " "Parameter \"init_file\" = \"Mif2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654492848909 ""}  } { { "ram02.v" "" { Text "C:/Users/admin/2022-simple-team04/simple/ram02.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654492848909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3k1 " "Found entity 1: altsyncram_t3k1" {  } { { "db/altsyncram_t3k1.tdf" "" { Text "C:/Users/admin/2022-simple-team04/simple/db/altsyncram_t3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654492849019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492849019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3k1 ram02:data_memory\|altsyncram:altsyncram_component\|altsyncram_t3k1:auto_generated " "Elaborating entity \"altsyncram_t3k1\" for hierarchy \"ram02:data_memory\|altsyncram:altsyncram_component\|altsyncram_t3k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492849019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rda2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rda2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rda2 " "Found entity 1: altsyncram_rda2" {  } { { "db/altsyncram_rda2.tdf" "" { Text "C:/Users/admin/2022-simple-team04/simple/db/altsyncram_rda2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654492849144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492849144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rda2 ram02:data_memory\|altsyncram:altsyncram_component\|altsyncram_t3k1:auto_generated\|altsyncram_rda2:altsyncram1 " "Elaborating entity \"altsyncram_rda2\" for hierarchy \"ram02:data_memory\|altsyncram:altsyncram_component\|altsyncram_t3k1:auto_generated\|altsyncram_rda2:altsyncram1\"" {  } { { "db/altsyncram_t3k1.tdf" "altsyncram1" { Text "C:/Users/admin/2022-simple-team04/simple/db/altsyncram_t3k1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492849144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extension sign_extension:siex " "Elaborating entity \"sign_extension\" for hierarchy \"sign_extension:siex\"" {  } { { "simple.v" "siex" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492849503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext_im sign_ext_im:sign_ext_IM " "Elaborating entity \"sign_ext_im\" for hierarchy \"sign_ext_im:sign_ext_IM\"" {  } { { "simple.v" "sign_ext_IM" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492849519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_16 multiplexer_16:m2_0 " "Elaborating entity \"multiplexer_16\" for hierarchy \"multiplexer_16:m2_0\"" {  } { { "simple.v" "m2_0" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654492849550 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "controls control " "Node instance \"controls\" instantiates undefined entity \"control\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "simple.v" "controls" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 140 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1654492849613 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "IR register_16 " "Node instance \"IR\" instantiates undefined entity \"register_16\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "simple.v" "IR" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 156 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1654492849613 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "AR register_16 " "Node instance \"AR\" instantiates undefined entity \"register_16\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "simple.v" "AR" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 159 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1654492849613 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "BR register_16 " "Node instance \"BR\" instantiates undefined entity \"register_16\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "simple.v" "BR" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 162 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1654492849613 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "DR register_16 " "Node instance \"DR\" instantiates undefined entity \"register_16\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "simple.v" "DR" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 165 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1654492849613 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MDR register_16 " "Node instance \"MDR\" instantiates undefined entity \"register_16\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "simple.v" "MDR" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 168 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1654492849613 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "alu_0 alu " "Node instance \"alu_0\" instantiates undefined entity \"alu\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "simple.v" "alu_0" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 181 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1654492849613 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pc_0 program_counter " "Node instance \"pc_0\" instantiates undefined entity \"program_counter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "simple.v" "pc_0" { Text "C:/Users/admin/2022-simple-team04/simple/simple.v" 195 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1654492849613 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/admin/2022-simple-team04/simple/output_files/simple.map.smsg " "Generated suppressed messages file C:/Users/admin/2022-simple-team04/simple/output_files/simple.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492849831 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654492850534 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 06 14:20:50 2022 " "Processing ended: Mon Jun 06 14:20:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654492850534 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654492850534 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654492850534 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492850534 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654492851238 ""}
