
        Lattice Mapping Report File for Design Module 'platform1_top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     lm8_tutor_impl1.ngd -o lm8_tutor_impl1_map.ncd -pr lm8_tutor_impl1.prf -mp
     lm8_tutor_impl1.mrp -lpf
     D:/Github/Lattice/lm8_tutor/impl1/lm8_tutor_impl1_synplify.lpf -lpf
     D:/Github/Lattice/lm8_tutor/untitled.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.7.0.96.1
Mapped on:  03/25/16  11:03:32

Design Summary
--------------

   Number of registers:    254 out of  7209 (4%)
      PFU registers:          249 out of  6864 (4%)
      PIO registers:            5 out of   345 (1%)
   Number of SLICEs:       354 out of  3432 (10%)
      SLICEs as Logic/ROM:    318 out of  3432 (9%)
      SLICEs as RAM:           36 out of  2574 (1%)
      SLICEs as Carry:         38 out of  3432 (1%)
   Number of LUT4s:        695 out of  6864 (10%)
      Number used as logic LUTs:        547
      Number used as distributed RAM:    72
      Number used as ripple logic:       76
      Number used as shift registers:     0
   Number of PIO sites used: 7 + 4(JTAG) out of 115 (10%)
   Number of block RAMs:  6 out of 26 (23%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk_in: 198 loads, 198 rising, 0 falling (Driver: OSCH_inst )
   Number of Clock Enables:  29
     Net platform1_u.LED.genblk3.genblk1.genblk1[0].PIO_DATA9: 4 loads, 0

                                    Page 1




Design:  platform1_top                                 Date:  03/25/16  11:03:32

Design Summary (cont)
---------------------
     LSLICEs
     Net platform1_u/uart/u_txmitt/tx_state_5: 5 loads, 5 LSLICEs
     Net platform1_u/uart/u_txmitt/un1_thr_wr_1: 1 loads, 1 LSLICEs
     Net platform1_u/uart/u_txmitt/un1_tsr_empty5: 1 loads, 1 LSLICEs
     Net platform1_u/uart/u_txmitt/tx_state[0]: 10 loads, 10 LSLICEs
     Net platform1_u/uart/u_rxcver/un1_rbr_rd_1: 1 loads, 1 LSLICEs
     Net platform1_u/uart/u_rxcver/N_42_i: 1 loads, 1 LSLICEs
     Net platform1_u/uart/u_rxcver/un1_cs_state_2_i: 1 loads, 1 LSLICEs
     Net platform1_u/uart/u_rxcver/N_39_i_0: 6 loads, 6 LSLICEs
     Net platform1_u/uart/u_rxcver/un1_hunt_1: 1 loads, 1 LSLICEs
     Net platform1_u/uart/u_rxcver/N_30: 1 loads, 1 LSLICEs
     Net platform1_u/uart/u_rxcver/un1_lsr_rd: 4 loads, 4 LSLICEs
     Net platform1_u/uart/u_rxcver/N_34_i_0: 6 loads, 6 LSLICEs
     Net platform1_u/uart/u_intface/div_wr_strobe_RNI8UUB_0: 4 loads, 4 LSLICEs
     Net platform1_u/uart/u_intface/lsr_rd_1: 6 loads, 6 LSLICEs
     Net platform1_u/uart/u_intface/thr_nonfifo_0_sqmuxa: 4 loads, 4 LSLICEs
     Net platform1_u/uart/u_intface/div_wr_strobe_RNI8UUB: 4 loads, 4 LSLICEs
     Net platform1_u/uart/u_intface/lcr_1_sqmuxa: 4 loads, 4 LSLICEs
     Net platform1_u/uart/u_intface/ier_1_sqmuxa: 2 loads, 2 LSLICEs
     Net platform1_u/LM8D_ACK_I: 4 loads, 4 LSLICEs
     Net platform1_u/LM8/u1_isp8_core/page_ptr16: 5 loads, 5 LSLICEs
     Net platform1_u/LM8/u1_isp8_core/u1_lm8_interrupt/im_nxt4: 4 loads, 4
     LSLICEs
     Net platform1_u/LM8/u1_isp8_core/u1_lm8_interrupt/un1_ie_nxt5: 1 loads, 1
     LSLICEs
     Net platform1_u/LM8/u1_isp8_core/addr_cyc: 7 loads, 7 LSLICEs
     Net platform1_u/LM8/data_cyc: 6 loads, 6 LSLICEs
     Net platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/un8_zero_flag_nxt_i: 1
     loads, 1 LSLICEs
     Net platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/un1_next_address7_1: 1
     loads, 1 LSLICEs
     Net platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/un8_carry_flag_nxt_i: 1
     loads, 1 LSLICEs
     Net platform1_u/LM8/prom_enable: 9 loads, 1 LSLICEs
   Number of local set/reset loads for net platform1_u/counter[2] merged into
     GSR:  153
   Number of LSRs:  2
     Net reset_n_c: 2 loads, 2 LSLICEs
     Net platform1_u/LM8/rst_n: 65 loads, 65 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net platform1_u/LM8/rst_n: 68 loads
     Net platform1_u/LM8/first_fetch: 64 loads
     Net platform1_u/LM8/genblk1.u1_isp8_prom/addr10_ff: 33 loads
     Net platform1_u/LM8/instr[10]: 28 loads
     Net platform1_u/LM8/instr[8]: 28 loads
     Net platform1_u/LM8/instr[9]: 28 loads
     Net platform1_u/LM8/instr[11]: 27 loads
     Net platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/ret_reg: 26 loads
     Net platform1_u/LM8/instr[0]: 24 loads
     Net platform1_u/uart/u_rxcver/cs_state[0]: 24 loads




   Number of warnings:  22

                                    Page 2




Design:  platform1_top                                 Date:  03/25/16  11:03:32

 (cont)
-------
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Preference AUTOMOTIVE overrode by -oc command option COMMERCIAL.
WARNING - map: Using local reset signal 'platform1_u/counter[2]' to infer global
     GSR net.
WARNING - map: The reset of EBR 'platform1_u/LM8/genblk1.u1_isp8_prom/pmi_ram_dq
     Mnhprom_initsadn18112048p147a81fa_1_1_0' cannot be controlled. The local
     reset is not connected to any control signal and set to GND. The global
     reset is disabled via GSR property. To control the EBR reset, either
     connect the local reset to a control signal or force the GSR property to be
     enabled.
WARNING - map: The reset of EBR 'platform1_u/LM8/genblk1.u1_isp8_prom/pmi_ram_dq
     Mnhprom_initsadn18112048p147a81fa_0_0_3' cannot be controlled. The local
     reset is not connected to any control signal and set to GND. The global
     reset is disabled via GSR property. To control the EBR reset, either
     connect the local reset to a control signal or force the GSR property to be
     enabled.
WARNING - map: The reset of EBR 'platform1_u/LM8/genblk1.u1_isp8_prom/pmi_ram_dq
     Mnhprom_initsadn18112048p147a81fa_0_1_2' cannot be controlled. The local
     reset is not connected to any control signal and set to GND. The global
     reset is disabled via GSR property. To control the EBR reset, either
     connect the local reset to a control signal or force the GSR property to be
     enabled.
WARNING - map: The reset of EBR 'platform1_u/LM8/genblk1.u1_isp8_prom/pmi_ram_dq
     Mnhprom_initsadn18112048p147a81fa_1_0_1' cannot be controlled. The local
     reset is not connected to any control signal and set to GND. The global
     reset is disabled via GSR property. To control the EBR reset, either
     connect the local reset to a control signal or force the GSR property to be
     enabled.
WARNING - map: The reset of EBR 'platform1_u/LM8/genblk3.u1_scratchpad/pmi_ram_d
     qMnhscratchpad_initsadn8112048p14d96a0e_0_1_0' cannot be controlled. The
     local reset is not connected to any control signal and set to GND. The
     global reset is disabled via GSR property. To control the EBR reset, either
     connect the local reset to a control signal or force the GSR property to be
     enabled.
WARNING - map: The reset of EBR 'platform1_u/LM8/genblk3.u1_scratchpad/pmi_ram_d
     qMnhscratchpad_initsadn8112048p14d96a0e_0_0_1' cannot be controlled. The
     local reset is not connected to any control signal and set to GND. The
     global reset is disabled via GSR property. To control the EBR reset, either
     connect the local reset to a control signal or force the GSR property to be
     enabled.
WARNING - map: Specified location site name "H3" is not valid for uartSOUT.
     Location directive ignored.
WARNING - map: Specified location site name "K2" is not valid for reset_n.
     Location directive ignored.
WARNING - map: Specified location site name "H2" is not valid for LEDPIO_OUT_3_.
     Location directive ignored.
WARNING - map: Specified location site name "F3" is not valid for LEDPIO_OUT_2_.
     Location directive ignored.
WARNING - map: Specified location site name "F2" is not valid for LEDPIO_OUT_1_.
     Location directive ignored.
WARNING - map: Specified location site name "F1" is not valid for LEDPIO_OUT_0_.

                                    Page 3




Design:  platform1_top                                 Date:  03/25/16  11:03:32

Design Errors/Warnings (cont)
-----------------------------
     Location directive ignored.
WARNING - map: Specified location site name "H1" is not valid for uartSIN.
     Location directive ignored.
WARNING - map: Semantic error in "LOCATE COMP "uartSOUT" SITE "H3" ;": Unable to
     find site H3 in the device. This preference has been disabled.
WARNING - map: Semantic error in "LOCATE COMP "reset_n" SITE "K2" ;": Unable to
     find site K2 in the device. This preference has been disabled.
WARNING - map: Semantic error in "LOCATE COMP "LEDPIO_OUT_3_" SITE "H2" ;":
     Unable to find site H2 in the device. This preference has been disabled.
WARNING - map: Semantic error in "LOCATE COMP "LEDPIO_OUT_2_" SITE "F3" ;":
     Unable to find site F3 in the device. This preference has been disabled.
WARNING - map: Semantic error in "LOCATE COMP "LEDPIO_OUT_1_" SITE "F2" ;":
     Unable to find site F2 in the device. This preference has been disabled.
WARNING - map: Semantic error in "LOCATE COMP "LEDPIO_OUT_0_" SITE "F1" ;":
     Unable to find site F1 in the device. This preference has been disabled.
WARNING - map: Semantic error in "LOCATE COMP "uartSIN" SITE "H1" ;": Unable to
     find site H1 in the device. This preference has been disabled.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| uartSOUT            | OUTPUT    | LVCMOS18  |            |
+---------------------+-----------+-----------+------------+
| reset_n             | INPUT     | LVCMOS18  |            |
+---------------------+-----------+-----------+------------+
| LEDPIO_OUT_3_       | OUTPUT    | LVCMOS18  | OUT        |
+---------------------+-----------+-----------+------------+
| LEDPIO_OUT_2_       | OUTPUT    | LVCMOS18  | OUT        |
+---------------------+-----------+-----------+------------+
| LEDPIO_OUT_1_       | OUTPUT    | LVCMOS18  | OUT        |
+---------------------+-----------+-----------+------------+
| LEDPIO_OUT_0_       | OUTPUT    | LVCMOS18  | OUT        |
+---------------------+-----------+-----------+------------+
| uartSIN             | INPUT     | LVCMOS18  | IN         |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block platform1_u/GND undriven or does not drive anything - clipped.
Block platform1_u/VCC undriven or does not drive anything - clipped.
Block platform1_u/arbiter/VCC undriven or does not drive anything - clipped.
Block platform1_u/arbiter/GND undriven or does not drive anything - clipped.
Block platform1_u/LM8/u1_isp8_core/GND undriven or does not drive anything -
     clipped.
Block platform1_u/LM8/u1_isp8_core/u1_lm8_idec/GND undriven or does not drive
     anything - clipped.
Block platform1_u/LM8/u1_isp8_core/u1_lm8_alu/GND undriven or does not drive
     anything - clipped.
Block platform1_u/LM8/u1_isp8_core/u1_lm8_alu/u1_addsub8/scuba_vhi_inst undriven
     or does not drive anything - clipped.

                                    Page 4




Design:  platform1_top                                 Date:  03/25/16  11:03:32

Removed logic (cont)
--------------------
Block platform1_u/LM8/u1_isp8_core/u1_lm8_alu/u1_addsub8/addsubd undriven or
     does not drive anything - clipped.
Block platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/genblk3.u1_lm8_stkmem/mem_0_
     0/RAM1 undriven or does not drive anything - clipped.
Block platform1_u/LM8/u1_isp8_core/u1_lm8_cntl_u1/VCC undriven or does not drive
     anything - clipped.
Block platform1_u/LM8/u1_isp8_core/u1_lm8_cntl_u1/GND undriven or does not drive
     anything - clipped.
Block platform1_u/LM8/u1_isp8_core/u1_lm8_interrupt/VCC undriven or does not
     drive anything - clipped.
Block platform1_u/LM8/u1_isp8_core/u1_lm8_interrupt/GND undriven or does not
     drive anything - clipped.
Block platform1_u/LED/VCC undriven or does not drive anything - clipped.
Block platform1_u/uart/u_intface/VCC undriven or does not drive anything -
     clipped.
Block platform1_u/uart/u_intface/GND undriven or does not drive anything -
     clipped.
Block platform1_u/uart/u_rxcver/VCC undriven or does not drive anything -
     clipped.
Block platform1_u/uart/u_txmitt/VCC undriven or does not drive anything -
     clipped.
Signal reset_n_c_i was merged into signal reset_n_c
Signal platform1_u.counter_i[2] was merged into signal platform1_u/counter[2]
Signal platform1_u/LM8/rst_n_i was merged into signal platform1_u/LM8/rst_n
Signal platform1_u/LM8/genblk1.u1_isp8_prom/wren_inv_g was merged into signal
     platform1_u/LM8/prom_enable
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_alu/u1_addsub8/add_sub_inv was merged
     into signal platform1_u/LM8/u1_isp8_core/u1_lm8_alu/add_sel_i
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/genblk3.u1_lm8_stkmem/dec0_
     wre3 was merged into signal
     platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/stack_ptr_nxt9
Signal platform1_u/uart/u_txmitt/tx_state_i[0] was merged into signal
     platform1_u/uart/u_txmitt/tx_state[0]
Signal GND undriven or does not drive anything - clipped.
Signal platform1_u/LM8/VCC undriven or does not drive anything - clipped.
Signal platform1_u/LM8/GND undriven or does not drive anything - clipped.
Signal platform1_u/LM8/genblk1.u1_isp8_prom/wren_inv undriven or does not drive
     anything - clipped.
Signal platform1_u/LM8/genblk3.u1_scratchpad/scuba_vlo undriven or does not
     drive anything - clipped.
Signal platform1_u/LM8/genblk3.u1_scratchpad/scuba_vhi undriven or does not
     drive anything - clipped.
Signal platform1_u/LM8/genblk1.u1_isp8_prom/scuba_vlo undriven or does not drive
     anything - clipped.
Signal platform1_u/LM8/genblk1.u1_isp8_prom/scuba_vhi undriven or does not drive
     anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/VCC undriven or does not drive anything -
     clipped.
Signal platform1_u/LM8/u1_isp8_core/genblk6.genblk1.u2_lm8_rfmem/scuba_vhi
     undriven or does not drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/genblk6.genblk1.u1_lm8_rfmem/scuba_vhi
     undriven or does not drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_alu/u1_addsub8/scuba_vlo undriven or
     does not drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/VCC undriven or does not
     drive anything - clipped.

                                    Page 5




Design:  platform1_top                                 Date:  03/25/16  11:03:32

Removed logic (cont)
--------------------
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/GND undriven or does not
     drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/genblk3.u1_lm8_stkmem/scuba
     _vhi undriven or does not drive anything - clipped.
Signal platform1_u/uart/u_rxcver/GND undriven or does not drive anything -
     clipped.
Signal platform1_u/uart/u_txmitt/GND undriven or does not drive anything -
     clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/GND undriven or does not drive anything -
     clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_alu/u1_addsub8/scuba_vhi undriven or
     does not drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_alu/u1_addsub8/addsub_0/S0 undriven
     or does not drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_alu/u1_addsub8/precin_inst30/S1
     undriven or does not drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_alu/u1_addsub8/precin_inst30/S0
     undriven or does not drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_alu/u1_addsub8/addsubd/S1 undriven or
     does not drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_alu/u1_addsub8/co4d undriven or does
     not drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_alu/u1_addsub8/addsubd/COUT undriven
     or does not drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_alu/u1_addsub8/co4 undriven or does
     not drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/un1_stack_ptr_cry_0_0_S1
     undriven or does not drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/un1_stack_ptr_cry_0_0_S0
     undriven or does not drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/N_11 undriven or does not
     drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/un1_stack_ptr_s_3_0_S1
     undriven or does not drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/un1_stack_ptr_s_3_0_COUT
     undriven or does not drive anything - clipped.
Signal
     platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/potential_address_cry_0_0_S1
     undriven or does not drive anything - clipped.
Signal
     platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/potential_address_cry_0_0_S0
     undriven or does not drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/N_12 undriven or does not
     drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/potential_address_cry_9_0_C
     OUT undriven or does not drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/genblk3.u1_lm8_stkmem/mem_0
     _0/DO2 undriven or does not drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/genblk3.u1_lm8_stkmem/mem_0
     _0/DO3 undriven or does not drive anything - clipped.
Signal platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/genblk3.u1_lm8_stkmem/mem_0
     _0/DO1 undriven or does not drive anything - clipped.
Signal platform1_u/uart/u_rxcver/counter_11_s_15_0_S1 undriven or does not drive
     anything - clipped.
Signal platform1_u/uart/u_rxcver/counter_11_s_15_0_COUT undriven or does not

                                    Page 6




Design:  platform1_top                                 Date:  03/25/16  11:03:32

Removed logic (cont)
--------------------
     drive anything - clipped.
Signal platform1_u/uart/u_rxcver/cs_state12_0_N_37 undriven or does not drive
     anything - clipped.
Signal platform1_u/uart/u_rxcver/cs_state12_0_I_1_0_S0 undriven or does not
     drive anything - clipped.
Signal platform1_u/uart/u_rxcver/N_2 undriven or does not drive anything -
     clipped.
Signal platform1_u/uart/u_rxcver/cs_state12_0_I_9_0_S1 undriven or does not
     drive anything - clipped.
Signal platform1_u/uart/u_rxcver/cs_state12_0_I_9_0_S0 undriven or does not
     drive anything - clipped.
Signal platform1_u/uart/u_rxcver/cs_state12_0_I_27_0_S1 undriven or does not
     drive anything - clipped.
Signal platform1_u/uart/u_rxcver/cs_state12_0_I_27_0_S0 undriven or does not
     drive anything - clipped.
Signal platform1_u/uart/u_rxcver/cs_state12_0_I_33_0_S1 undriven or does not
     drive anything - clipped.
Signal platform1_u/uart/u_rxcver/cs_state12_0_I_33_0_S0 undriven or does not
     drive anything - clipped.
Signal platform1_u/uart/u_rxcver/cs_state12_0_I_21_0_S0 undriven or does not
     drive anything - clipped.
Signal platform1_u/uart/u_rxcver/cs_state12_0_I_21_0_COUT undriven or does not
     drive anything - clipped.
Signal platform1_u/uart/u_rxcver/counter_11_cry_0_0_S1 undriven or does not
     drive anything - clipped.
Signal platform1_u/uart/u_rxcver/counter_11_cry_0_0_S0 undriven or does not
     drive anything - clipped.
Signal platform1_u/uart/u_rxcver/N_1 undriven or does not drive anything -
     clipped.
Signal platform1_u/uart/u_txmitt/counter_cry_0_S0[0] undriven or does not drive
     anything - clipped.
Signal platform1_u/uart/u_txmitt/N_1 undriven or does not drive anything -
     clipped.
Signal platform1_u/uart/u_txmitt/counter_s_0_S1[15] undriven or does not drive
     anything - clipped.
Signal platform1_u/uart/u_txmitt/counter_s_0_COUT[15] undriven or does not drive
     anything - clipped.
Signal OSCH_inst_SEDSTDBY undriven or does not drive anything - clipped.
Block reset_n_pad_RNI49NB was optimized away.
Block platform1_u/counter_RNI2DO7[2] was optimized away.
Block platform1_u/LM8/rst_n_RNITNGD was optimized away.
Block platform1_u/LM8/genblk1.u1_isp8_prom/AND2_t0 was optimized away.
Block platform1_u/LM8/u1_isp8_core/u1_lm8_alu/u1_addsub8/INV_0 was optimized
     away.
Block platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/genblk3.u1_lm8_stkmem/LUT4_0
     was optimized away.
Block platform1_u/uart/u_txmitt/genblk2.genblk1.tx_state_RNI7GD5[0] was
     optimized away.
Block GND was optimized away.
Block platform1_u/LM8/VCC was optimized away.
Block platform1_u/LM8/GND was optimized away.
Block platform1_u/LM8/genblk1.u1_isp8_prom/INV_0 was optimized away.
Block platform1_u/LM8/genblk3.u1_scratchpad/scuba_vlo_inst was optimized away.
Block platform1_u/LM8/genblk3.u1_scratchpad/scuba_vhi_inst was optimized away.
Block platform1_u/LM8/genblk1.u1_isp8_prom/scuba_vlo_inst was optimized away.
Block platform1_u/LM8/genblk1.u1_isp8_prom/scuba_vhi_inst was optimized away.

                                    Page 7




Design:  platform1_top                                 Date:  03/25/16  11:03:32

Removed logic (cont)
--------------------
Block platform1_u/LM8/u1_isp8_core/VCC was optimized away.
Block platform1_u/LM8/u1_isp8_core/genblk6.genblk1.u2_lm8_rfmem/scuba_vhi_inst
     was optimized away.
Block platform1_u/LM8/u1_isp8_core/genblk6.genblk1.u1_lm8_rfmem/scuba_vhi_inst
     was optimized away.
Block platform1_u/LM8/u1_isp8_core/u1_lm8_alu/u1_addsub8/scuba_vlo_inst was
     optimized away.
Block platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/VCC was optimized away.
Block platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/GND was optimized away.
Block platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/genblk3.u1_lm8_stkmem/scuba_
     vhi_inst was optimized away.
Block platform1_u/uart/u_rxcver/GND was optimized away.
Block platform1_u/uart/u_txmitt/GND was optimized away.

Memory Usage
------------

/platform1_u/LM8/genblk1.u1_isp8_prom:
    EBRs: 4
    RAM SLICEs: 0
    Logic SLICEs: 3
    PFU Registers: 0
    -Contains EBR pmi_ram_dqMnhprom_initsadn18112048p147a81fa_1_1_0:  TYPE=
         DP8KC,  Width_A= 9,  Depth_A= 1024,  REGMODE_A= NOREG,  REGMODE_B=
         NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A=
         NORMAL,  WRITEMODE_B= NORMAL,  GSR= DISABLED,  MEM_INIT_FILE=
         prom_init.mem,  MEM_LPC_FILE=
         pmi_ram_dqMnhprom_initsadn18112048p147a81fa__PMIS__2048__18__18H
    -Contains EBR pmi_ram_dqMnhprom_initsadn18112048p147a81fa_0_0_3:  TYPE=
         DP8KC,  Width_A= 9,  Depth_A= 1024,  REGMODE_A= NOREG,  REGMODE_B=
         NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A=
         NORMAL,  WRITEMODE_B= NORMAL,  GSR= DISABLED,  MEM_INIT_FILE=
         prom_init.mem,  MEM_LPC_FILE=
         pmi_ram_dqMnhprom_initsadn18112048p147a81fa__PMIS__2048__18__18H
    -Contains EBR pmi_ram_dqMnhprom_initsadn18112048p147a81fa_0_1_2:  TYPE=
         DP8KC,  Width_A= 9,  Depth_A= 1024,  REGMODE_A= NOREG,  REGMODE_B=
         NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A=
         NORMAL,  WRITEMODE_B= NORMAL,  GSR= DISABLED,  MEM_INIT_FILE=
         prom_init.mem,  MEM_LPC_FILE=
         pmi_ram_dqMnhprom_initsadn18112048p147a81fa__PMIS__2048__18__18H
    -Contains EBR pmi_ram_dqMnhprom_initsadn18112048p147a81fa_1_0_1:  TYPE=
         DP8KC,  Width_A= 9,  Depth_A= 1024,  REGMODE_A= NOREG,  REGMODE_B=
         NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A=
         NORMAL,  WRITEMODE_B= NORMAL,  GSR= DISABLED,  MEM_INIT_FILE=
         prom_init.mem,  MEM_LPC_FILE=
         pmi_ram_dqMnhprom_initsadn18112048p147a81fa__PMIS__2048__18__18H
/platform1_u/LM8/genblk3.u1_scratchpad:
    EBRs: 2
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR pmi_ram_dqMnhscratchpad_initsadn8112048p14d96a0e_0_1_0:  TYPE=
         DP8KC,  Width_A= 4,  Depth_A= 2048,  REGMODE_A= NOREG,  REGMODE_B=
         NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A=
         NORMAL,  WRITEMODE_B= NORMAL,  GSR= DISABLED,  MEM_INIT_FILE=
         scratchpad_init.mem,  MEM_LPC_FILE=

                                    Page 8




Design:  platform1_top                                 Date:  03/25/16  11:03:32

Memory Usage (cont)
-------------------
         pmi_ram_dqMnhscratchpad_initsadn8112048p14d96a0e__PMIS__2048__8__8H
    -Contains EBR pmi_ram_dqMnhscratchpad_initsadn8112048p14d96a0e_0_0_1:  TYPE=
         DP8KC,  Width_A= 4,  Depth_A= 2048,  REGMODE_A= NOREG,  REGMODE_B=
         NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A=
         NORMAL,  WRITEMODE_B= NORMAL,  GSR= DISABLED,  MEM_INIT_FILE=
         scratchpad_init.mem,  MEM_LPC_FILE=
         pmi_ram_dqMnhscratchpad_initsadn8112048p14d96a0e__PMIS__2048__8__8H
/platform1_u/LM8/u1_isp8_core/genblk6.genblk1.u1_lm8_rfmem:
    EBRs: 0
    RAM SLICEs: 12
    Logic SLICEs: 0
    PFU Registers: 0
/platform1_u/LM8/u1_isp8_core/genblk6.genblk1.u2_lm8_rfmem:
    EBRs: 0
    RAM SLICEs: 12
    Logic SLICEs: 0
    PFU Registers: 0
/platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/genblk3.u1_lm8_stkmem:
    EBRs: 0
    RAM SLICEs: 11
    Logic SLICEs: 0
    PFU Registers: 0
/platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/genblk3.u1_lm8_stkmem/mem_0_0/RAM
     W:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCH_inst
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     clk_in
  OSC Nominal Frequency (MHz):                      24.18

ASIC Components
---------------

Instance Name: OSCH_inst
         Type: OSCH
Instance Name: platform1_u/LM8/genblk1.u1_isp8_prom/pmi_ram_dqMnhprom_initsadn18
     112048p147a81fa_1_1_0
         Type: DP8KC
Instance Name: platform1_u/LM8/genblk1.u1_isp8_prom/pmi_ram_dqMnhprom_initsadn18
     112048p147a81fa_0_0_3
         Type: DP8KC
Instance Name: platform1_u/LM8/genblk1.u1_isp8_prom/pmi_ram_dqMnhprom_initsadn18
     112048p147a81fa_0_1_2
         Type: DP8KC
Instance Name: platform1_u/LM8/genblk1.u1_isp8_prom/pmi_ram_dqMnhprom_initsadn18

                                    Page 9




Design:  platform1_top                                 Date:  03/25/16  11:03:32

ASIC Components (cont)
----------------------
     112048p147a81fa_1_0_1
         Type: DP8KC
Instance Name: platform1_u/LM8/genblk3.u1_scratchpad/pmi_ram_dqMnhscratchpad_ini
     tsadn8112048p14d96a0e_0_1_0
         Type: DP8KC
Instance Name: platform1_u/LM8/genblk3.u1_scratchpad/pmi_ram_dqMnhscratchpad_ini
     tsadn8112048p14d96a0e_0_0_1
         Type: DP8KC

GSR Usage
---------

GSR Component:
   The local reset signal 'platform1_u/counter[2]' of the design has been
        inferred as Global Set Reset (GSR). The reset signal used for GSR
        control is 'platform1_u/counter[2]'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 3 secs  
   Peak Memory Usage: 41 MB
        


























                                   Page 10


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.
