# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../../Desktop/Projeler/VHDL_BLM_6_Kodlar/ORNEK_6_5/benim_paketim.vhd"
vhdl xil_defaultlib  "../../../../../../Desktop/Projeler/VHDL_BLM_6_Kodlar/ORNEK_6_5/paket_kullanimi.vhd"
