verilog work "IF_ID_Reg.v"
verilog work "MUL_ALU.vf"
