- Allow unconnected output ports.
- Check if we can cover Verilog "generate" functionality with bare Python.

