// Seed: 1209548098
module module_0 ();
  always begin : LABEL_0
    id_1 = id_1;
  end
  always id_2 <= 1;
  assign id_3 = -1 + (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17#(1, -1, -1),
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_21;
  initial begin : LABEL_0
    id_3 = -1;
    if (id_17) disable id_22;
  end
  module_0 modCall_1 ();
  wire id_23;
endmodule
