$date
	Sat Oct 19 05:20:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench_upDownCounter $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ up $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
1#
0"
b0 !
$end
#5
1"
#10
0"
0#
#15
b1 !
1"
#20
0"
#25
b10 !
1"
#30
0"
#35
b11 !
1"
#40
0"
#45
b100 !
1"
#50
0"
#55
b101 !
1"
#60
0"
0$
#65
b100 !
1"
#70
0"
#75
b11 !
1"
#80
0"
#85
b10 !
1"
#90
0"
#95
b1 !
1"
#100
0"
#105
b0 !
1"
#110
0"
#115
b1111 !
1"
#120
0"
#125
b1110 !
1"
#130
0"
#135
b1101 !
1"
#140
0"
#145
b1100 !
1"
#150
0"
#155
b1011 !
1"
#160
0"
#165
b1010 !
1"
#170
0"
#175
b1001 !
1"
#180
0"
#185
b1000 !
1"
#190
0"
#195
b111 !
1"
#200
0"
#205
b110 !
1"
#210
0"
#215
b101 !
1"
#220
0"
#225
b100 !
1"
#230
0"
#235
b11 !
1"
#240
0"
#245
b10 !
1"
#250
0"
#255
b1 !
1"
#260
0"
#265
b0 !
1"
#270
0"
#275
b1111 !
1"
#280
0"
#285
b1110 !
1"
#290
0"
#295
b1101 !
1"
#300
0"
#305
b1100 !
1"
#310
0"
#315
b1011 !
1"
#320
0"
#325
b1010 !
1"
#330
0"
#335
b1001 !
1"
#340
0"
#345
b1000 !
1"
#350
0"
#355
b111 !
1"
#360
0"
#365
b110 !
1"
#370
0"
#375
b101 !
1"
#380
0"
#385
b100 !
1"
#390
0"
#395
b11 !
1"
#400
0"
#405
b10 !
1"
#410
0"
#415
b1 !
1"
#420
0"
#425
b0 !
1"
#430
0"
#435
b1111 !
1"
#440
0"
#445
b1110 !
1"
#450
0"
#455
b1101 !
1"
#460
0"
#465
b1100 !
1"
#470
0"
#475
b1011 !
1"
#480
0"
#485
b1010 !
1"
#490
0"
#495
b1001 !
1"
#500
0"
#505
b1000 !
1"
#510
0"
#515
b111 !
1"
#520
0"
#525
b110 !
1"
#530
0"
#535
b101 !
1"
#540
0"
#545
b100 !
1"
#550
0"
#555
b11 !
1"
#560
0"
