{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 23:08:08 2022 " "Info: Processing started: Thu Mar 03 23:08:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LabTask3 -c LabTask3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LabTask3 -c LabTask3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y LabTask3.v(5) " "Info (10281): Verilog HDL Declaration information at LabTask3.v(5): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "LabTask3.v" "" { Text "C:/Users/User/Desktop/CSE460/LabTask/3/LabTask3.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LabTask3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LabTask3.v" { { "Info" "ISGN_ENTITY_NAME" "1 LabTask3 " "Info: Found entity 1: LabTask3" {  } { { "LabTask3.v" "" { Text "C:/Users/User/Desktop/CSE460/LabTask/3/LabTask3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S0 LabTask3.v(10) " "Error (10161): Verilog HDL error at LabTask3.v(10): object \"S0\" is not declared" {  } { { "LabTask3.v" "" { Text "C:/Users/User/Desktop/CSE460/LabTask/3/LabTask3.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S1 LabTask3.v(12) " "Error (10161): Verilog HDL error at LabTask3.v(12): object \"S1\" is not declared" {  } { { "LabTask3.v" "" { Text "C:/Users/User/Desktop/CSE460/LabTask/3/LabTask3.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S0 LabTask3.v(12) " "Error (10161): Verilog HDL error at LabTask3.v(12): object \"S0\" is not declared" {  } { { "LabTask3.v" "" { Text "C:/Users/User/Desktop/CSE460/LabTask/3/LabTask3.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S1 LabTask3.v(13) " "Error (10161): Verilog HDL error at LabTask3.v(13): object \"S1\" is not declared" {  } { { "LabTask3.v" "" { Text "C:/Users/User/Desktop/CSE460/LabTask/3/LabTask3.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S0 LabTask3.v(14) " "Error (10161): Verilog HDL error at LabTask3.v(14): object \"S0\" is not declared" {  } { { "LabTask3.v" "" { Text "C:/Users/User/Desktop/CSE460/LabTask/3/LabTask3.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S1 LabTask3.v(16) " "Error (10161): Verilog HDL error at LabTask3.v(16): object \"S1\" is not declared" {  } { { "LabTask3.v" "" { Text "C:/Users/User/Desktop/CSE460/LabTask/3/LabTask3.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S1 LabTask3.v(17) " "Error (10161): Verilog HDL error at LabTask3.v(17): object \"S1\" is not declared" {  } { { "LabTask3.v" "" { Text "C:/Users/User/Desktop/CSE460/LabTask/3/LabTask3.v" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S0 LabTask3.v(21) " "Error (10161): Verilog HDL error at LabTask3.v(21): object \"S0\" is not declared" {  } { { "LabTask3.v" "" { Text "C:/Users/User/Desktop/CSE460/LabTask/3/LabTask3.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/CSE460/LabTask/3/LabTask3.map.smsg " "Info: Generated suppressed messages file C:/Users/User/Desktop/CSE460/LabTask/3/LabTask3.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 8 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Error: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 03 23:08:08 2022 " "Error: Processing ended: Thu Mar 03 23:08:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
