Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri May 30 17:39:02 2025
| Host         : DESKTOP-TGKP8L1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Matrix_multi_timing_summary_routed.rpt -pb Matrix_multi_timing_summary_routed.pb -rpx Matrix_multi_timing_summary_routed.rpx -warn_on_violation
| Design       : Matrix_multi
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  205         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (205)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (619)
5. checking no_input_delay (10)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (205)
--------------------------
 There are 205 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (619)
--------------------------------------------------
 There are 619 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  636          inf        0.000                      0                  636           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           636 Endpoints
Min Delay           636 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.689ns  (logic 5.307ns (30.002%)  route 12.382ns (69.998%))
  Logic Levels:           20  (CARRY4=8 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE                         0.000     0.000 r  output_count_reg[3]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_count_reg[3]/Q
                         net (fo=34, routed)          2.282     2.701    bw1/p0__93_carry_i_5_0[1]
    SLICE_X20Y12         LUT6 (Prop_lut6_I3_O)        0.296     2.997 f  bw1/p0__18_carry_i_10/O
                         net (fo=24, routed)          1.622     4.619    bw1/p0__18_carry_i_10_n_0
    SLICE_X19Y6          LUT2 (Prop_lut2_I0_O)        0.124     4.743 f  bw1/p0__93_carry_i_1__1/O
                         net (fo=18, routed)          1.063     5.806    bw1/p6310_out
    SLICE_X16Y6          LUT1 (Prop_lut1_I0_O)        0.146     5.952 r  bw1/p0__18_carry_i_5/O
                         net (fo=1, routed)           0.000     5.952    bw1/p0__18_carry_i_5_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     6.528 r  bw1/p0__18_carry/O[3]
                         net (fo=3, routed)           0.879     7.408    bw1/p0__18_carry_n_4
    SLICE_X17Y6          LUT5 (Prop_lut5_I2_O)        0.307     7.715 r  bw1/p0__93_carry_i_4/O
                         net (fo=1, routed)           0.000     7.715    bw1/p0__93_carry_i_4_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.116 r  bw1/p0__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.116    bw1/p0__93_carry_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.355 r  bw1/p0__93_carry__0/O[2]
                         net (fo=3, routed)           1.132     9.486    bw1/p0__93_carry__0_n_5
    SLICE_X20Y8          LUT3 (Prop_lut3_I2_O)        0.302     9.788 r  bw1/p0__167_carry__0_i_21__1/O
                         net (fo=2, routed)           0.983    10.772    bw1/p0__167_carry__0_i_21__1_n_0
    SLICE_X20Y7          LUT5 (Prop_lut5_I4_O)        0.152    10.924 r  bw1/p0__167_carry__0_i_9__2/O
                         net (fo=2, routed)           0.961    11.885    bw1/p0__167_carry__0_i_9__2_n_0
    SLICE_X19Y7          LUT2 (Prop_lut2_I0_O)        0.348    12.233 r  bw1/p0__167_carry__0_i_1/O
                         net (fo=2, routed)           0.680    12.913    bw1/p0__167_carry__0_i_1_n_0
    SLICE_X18Y7          LUT3 (Prop_lut3_I2_O)        0.124    13.037 r  bw1/p0__167_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.037    bw1/p0__167_carry__0_i_5_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.413 r  bw1/p0__167_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    bw1/p0__167_carry__0_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.632 r  bw1/p0__167_carry__1/O[0]
                         net (fo=3, routed)           1.079    14.712    bw3/p1[8]
    SLICE_X6Y10          LUT3 (Prop_lut3_I1_O)        0.295    15.007 r  bw3/dout[11]_i_11/O
                         net (fo=2, routed)           0.820    15.827    bw3/dout[11]_i_11_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.124    15.951 r  bw3/dout[11]_i_3/O
                         net (fo=2, routed)           0.879    16.830    bw3/dout[11]_i_3_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124    16.954 r  bw3/dout[11]_i_7/O
                         net (fo=1, routed)           0.000    16.954    bw3/dout[11]_i_7_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.352 r  bw3/dout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.352    bw3/dout_reg[11]_i_1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.466 r  bw3/dout_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.466    bw3/dout_reg[15]_i_1_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.689 r  bw3/dout_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.000    17.689    sum[16]
    SLICE_X7Y11          FDRE                                         r  dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.686ns  (logic 5.304ns (29.990%)  route 12.382ns (70.010%))
  Logic Levels:           19  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE                         0.000     0.000 r  output_count_reg[3]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_count_reg[3]/Q
                         net (fo=34, routed)          2.282     2.701    bw1/p0__93_carry_i_5_0[1]
    SLICE_X20Y12         LUT6 (Prop_lut6_I3_O)        0.296     2.997 f  bw1/p0__18_carry_i_10/O
                         net (fo=24, routed)          1.622     4.619    bw1/p0__18_carry_i_10_n_0
    SLICE_X19Y6          LUT2 (Prop_lut2_I0_O)        0.124     4.743 f  bw1/p0__93_carry_i_1__1/O
                         net (fo=18, routed)          1.063     5.806    bw1/p6310_out
    SLICE_X16Y6          LUT1 (Prop_lut1_I0_O)        0.146     5.952 r  bw1/p0__18_carry_i_5/O
                         net (fo=1, routed)           0.000     5.952    bw1/p0__18_carry_i_5_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     6.528 r  bw1/p0__18_carry/O[3]
                         net (fo=3, routed)           0.879     7.408    bw1/p0__18_carry_n_4
    SLICE_X17Y6          LUT5 (Prop_lut5_I2_O)        0.307     7.715 r  bw1/p0__93_carry_i_4/O
                         net (fo=1, routed)           0.000     7.715    bw1/p0__93_carry_i_4_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.116 r  bw1/p0__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.116    bw1/p0__93_carry_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.355 r  bw1/p0__93_carry__0/O[2]
                         net (fo=3, routed)           1.132     9.486    bw1/p0__93_carry__0_n_5
    SLICE_X20Y8          LUT3 (Prop_lut3_I2_O)        0.302     9.788 r  bw1/p0__167_carry__0_i_21__1/O
                         net (fo=2, routed)           0.983    10.772    bw1/p0__167_carry__0_i_21__1_n_0
    SLICE_X20Y7          LUT5 (Prop_lut5_I4_O)        0.152    10.924 r  bw1/p0__167_carry__0_i_9__2/O
                         net (fo=2, routed)           0.961    11.885    bw1/p0__167_carry__0_i_9__2_n_0
    SLICE_X19Y7          LUT2 (Prop_lut2_I0_O)        0.348    12.233 r  bw1/p0__167_carry__0_i_1/O
                         net (fo=2, routed)           0.680    12.913    bw1/p0__167_carry__0_i_1_n_0
    SLICE_X18Y7          LUT3 (Prop_lut3_I2_O)        0.124    13.037 r  bw1/p0__167_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.037    bw1/p0__167_carry__0_i_5_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.413 r  bw1/p0__167_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    bw1/p0__167_carry__0_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.632 r  bw1/p0__167_carry__1/O[0]
                         net (fo=3, routed)           1.079    14.712    bw3/p1[8]
    SLICE_X6Y10          LUT3 (Prop_lut3_I1_O)        0.295    15.007 r  bw3/dout[11]_i_11/O
                         net (fo=2, routed)           0.820    15.827    bw3/dout[11]_i_11_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.124    15.951 r  bw3/dout[11]_i_3/O
                         net (fo=2, routed)           0.879    16.830    bw3/dout[11]_i_3_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124    16.954 r  bw3/dout[11]_i_7/O
                         net (fo=1, routed)           0.000    16.954    bw3/dout[11]_i_7_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.352 r  bw3/dout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.352    bw3/dout_reg[11]_i_1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.686 r  bw3/dout_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.686    sum[13]
    SLICE_X7Y10          FDRE                                         r  dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.665ns  (logic 5.283ns (29.907%)  route 12.382ns (70.093%))
  Logic Levels:           19  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE                         0.000     0.000 r  output_count_reg[3]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_count_reg[3]/Q
                         net (fo=34, routed)          2.282     2.701    bw1/p0__93_carry_i_5_0[1]
    SLICE_X20Y12         LUT6 (Prop_lut6_I3_O)        0.296     2.997 f  bw1/p0__18_carry_i_10/O
                         net (fo=24, routed)          1.622     4.619    bw1/p0__18_carry_i_10_n_0
    SLICE_X19Y6          LUT2 (Prop_lut2_I0_O)        0.124     4.743 f  bw1/p0__93_carry_i_1__1/O
                         net (fo=18, routed)          1.063     5.806    bw1/p6310_out
    SLICE_X16Y6          LUT1 (Prop_lut1_I0_O)        0.146     5.952 r  bw1/p0__18_carry_i_5/O
                         net (fo=1, routed)           0.000     5.952    bw1/p0__18_carry_i_5_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     6.528 r  bw1/p0__18_carry/O[3]
                         net (fo=3, routed)           0.879     7.408    bw1/p0__18_carry_n_4
    SLICE_X17Y6          LUT5 (Prop_lut5_I2_O)        0.307     7.715 r  bw1/p0__93_carry_i_4/O
                         net (fo=1, routed)           0.000     7.715    bw1/p0__93_carry_i_4_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.116 r  bw1/p0__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.116    bw1/p0__93_carry_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.355 r  bw1/p0__93_carry__0/O[2]
                         net (fo=3, routed)           1.132     9.486    bw1/p0__93_carry__0_n_5
    SLICE_X20Y8          LUT3 (Prop_lut3_I2_O)        0.302     9.788 r  bw1/p0__167_carry__0_i_21__1/O
                         net (fo=2, routed)           0.983    10.772    bw1/p0__167_carry__0_i_21__1_n_0
    SLICE_X20Y7          LUT5 (Prop_lut5_I4_O)        0.152    10.924 r  bw1/p0__167_carry__0_i_9__2/O
                         net (fo=2, routed)           0.961    11.885    bw1/p0__167_carry__0_i_9__2_n_0
    SLICE_X19Y7          LUT2 (Prop_lut2_I0_O)        0.348    12.233 r  bw1/p0__167_carry__0_i_1/O
                         net (fo=2, routed)           0.680    12.913    bw1/p0__167_carry__0_i_1_n_0
    SLICE_X18Y7          LUT3 (Prop_lut3_I2_O)        0.124    13.037 r  bw1/p0__167_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.037    bw1/p0__167_carry__0_i_5_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.413 r  bw1/p0__167_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    bw1/p0__167_carry__0_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.632 r  bw1/p0__167_carry__1/O[0]
                         net (fo=3, routed)           1.079    14.712    bw3/p1[8]
    SLICE_X6Y10          LUT3 (Prop_lut3_I1_O)        0.295    15.007 r  bw3/dout[11]_i_11/O
                         net (fo=2, routed)           0.820    15.827    bw3/dout[11]_i_11_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.124    15.951 r  bw3/dout[11]_i_3/O
                         net (fo=2, routed)           0.879    16.830    bw3/dout[11]_i_3_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124    16.954 r  bw3/dout[11]_i_7/O
                         net (fo=1, routed)           0.000    16.954    bw3/dout[11]_i_7_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.352 r  bw3/dout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.352    bw3/dout_reg[11]_i_1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.665 r  bw3/dout_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.665    sum[15]
    SLICE_X7Y10          FDRE                                         r  dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.591ns  (logic 5.209ns (29.612%)  route 12.382ns (70.388%))
  Logic Levels:           19  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE                         0.000     0.000 r  output_count_reg[3]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_count_reg[3]/Q
                         net (fo=34, routed)          2.282     2.701    bw1/p0__93_carry_i_5_0[1]
    SLICE_X20Y12         LUT6 (Prop_lut6_I3_O)        0.296     2.997 f  bw1/p0__18_carry_i_10/O
                         net (fo=24, routed)          1.622     4.619    bw1/p0__18_carry_i_10_n_0
    SLICE_X19Y6          LUT2 (Prop_lut2_I0_O)        0.124     4.743 f  bw1/p0__93_carry_i_1__1/O
                         net (fo=18, routed)          1.063     5.806    bw1/p6310_out
    SLICE_X16Y6          LUT1 (Prop_lut1_I0_O)        0.146     5.952 r  bw1/p0__18_carry_i_5/O
                         net (fo=1, routed)           0.000     5.952    bw1/p0__18_carry_i_5_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     6.528 r  bw1/p0__18_carry/O[3]
                         net (fo=3, routed)           0.879     7.408    bw1/p0__18_carry_n_4
    SLICE_X17Y6          LUT5 (Prop_lut5_I2_O)        0.307     7.715 r  bw1/p0__93_carry_i_4/O
                         net (fo=1, routed)           0.000     7.715    bw1/p0__93_carry_i_4_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.116 r  bw1/p0__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.116    bw1/p0__93_carry_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.355 r  bw1/p0__93_carry__0/O[2]
                         net (fo=3, routed)           1.132     9.486    bw1/p0__93_carry__0_n_5
    SLICE_X20Y8          LUT3 (Prop_lut3_I2_O)        0.302     9.788 r  bw1/p0__167_carry__0_i_21__1/O
                         net (fo=2, routed)           0.983    10.772    bw1/p0__167_carry__0_i_21__1_n_0
    SLICE_X20Y7          LUT5 (Prop_lut5_I4_O)        0.152    10.924 r  bw1/p0__167_carry__0_i_9__2/O
                         net (fo=2, routed)           0.961    11.885    bw1/p0__167_carry__0_i_9__2_n_0
    SLICE_X19Y7          LUT2 (Prop_lut2_I0_O)        0.348    12.233 r  bw1/p0__167_carry__0_i_1/O
                         net (fo=2, routed)           0.680    12.913    bw1/p0__167_carry__0_i_1_n_0
    SLICE_X18Y7          LUT3 (Prop_lut3_I2_O)        0.124    13.037 r  bw1/p0__167_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.037    bw1/p0__167_carry__0_i_5_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.413 r  bw1/p0__167_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    bw1/p0__167_carry__0_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.632 r  bw1/p0__167_carry__1/O[0]
                         net (fo=3, routed)           1.079    14.712    bw3/p1[8]
    SLICE_X6Y10          LUT3 (Prop_lut3_I1_O)        0.295    15.007 r  bw3/dout[11]_i_11/O
                         net (fo=2, routed)           0.820    15.827    bw3/dout[11]_i_11_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.124    15.951 r  bw3/dout[11]_i_3/O
                         net (fo=2, routed)           0.879    16.830    bw3/dout[11]_i_3_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124    16.954 r  bw3/dout[11]_i_7/O
                         net (fo=1, routed)           0.000    16.954    bw3/dout[11]_i_7_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.352 r  bw3/dout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.352    bw3/dout_reg[11]_i_1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.591 r  bw3/dout_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.591    sum[14]
    SLICE_X7Y10          FDRE                                         r  dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.575ns  (logic 5.193ns (29.548%)  route 12.382ns (70.452%))
  Logic Levels:           19  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE                         0.000     0.000 r  output_count_reg[3]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_count_reg[3]/Q
                         net (fo=34, routed)          2.282     2.701    bw1/p0__93_carry_i_5_0[1]
    SLICE_X20Y12         LUT6 (Prop_lut6_I3_O)        0.296     2.997 f  bw1/p0__18_carry_i_10/O
                         net (fo=24, routed)          1.622     4.619    bw1/p0__18_carry_i_10_n_0
    SLICE_X19Y6          LUT2 (Prop_lut2_I0_O)        0.124     4.743 f  bw1/p0__93_carry_i_1__1/O
                         net (fo=18, routed)          1.063     5.806    bw1/p6310_out
    SLICE_X16Y6          LUT1 (Prop_lut1_I0_O)        0.146     5.952 r  bw1/p0__18_carry_i_5/O
                         net (fo=1, routed)           0.000     5.952    bw1/p0__18_carry_i_5_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     6.528 r  bw1/p0__18_carry/O[3]
                         net (fo=3, routed)           0.879     7.408    bw1/p0__18_carry_n_4
    SLICE_X17Y6          LUT5 (Prop_lut5_I2_O)        0.307     7.715 r  bw1/p0__93_carry_i_4/O
                         net (fo=1, routed)           0.000     7.715    bw1/p0__93_carry_i_4_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.116 r  bw1/p0__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.116    bw1/p0__93_carry_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.355 r  bw1/p0__93_carry__0/O[2]
                         net (fo=3, routed)           1.132     9.486    bw1/p0__93_carry__0_n_5
    SLICE_X20Y8          LUT3 (Prop_lut3_I2_O)        0.302     9.788 r  bw1/p0__167_carry__0_i_21__1/O
                         net (fo=2, routed)           0.983    10.772    bw1/p0__167_carry__0_i_21__1_n_0
    SLICE_X20Y7          LUT5 (Prop_lut5_I4_O)        0.152    10.924 r  bw1/p0__167_carry__0_i_9__2/O
                         net (fo=2, routed)           0.961    11.885    bw1/p0__167_carry__0_i_9__2_n_0
    SLICE_X19Y7          LUT2 (Prop_lut2_I0_O)        0.348    12.233 r  bw1/p0__167_carry__0_i_1/O
                         net (fo=2, routed)           0.680    12.913    bw1/p0__167_carry__0_i_1_n_0
    SLICE_X18Y7          LUT3 (Prop_lut3_I2_O)        0.124    13.037 r  bw1/p0__167_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.037    bw1/p0__167_carry__0_i_5_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.413 r  bw1/p0__167_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    bw1/p0__167_carry__0_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.632 r  bw1/p0__167_carry__1/O[0]
                         net (fo=3, routed)           1.079    14.712    bw3/p1[8]
    SLICE_X6Y10          LUT3 (Prop_lut3_I1_O)        0.295    15.007 r  bw3/dout[11]_i_11/O
                         net (fo=2, routed)           0.820    15.827    bw3/dout[11]_i_11_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.124    15.951 r  bw3/dout[11]_i_3/O
                         net (fo=2, routed)           0.879    16.830    bw3/dout[11]_i_3_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124    16.954 r  bw3/dout[11]_i_7/O
                         net (fo=1, routed)           0.000    16.954    bw3/dout[11]_i_7_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.352 r  bw3/dout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.352    bw3/dout_reg[11]_i_1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.575 r  bw3/dout_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.575    sum[12]
    SLICE_X7Y10          FDRE                                         r  dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.357ns  (logic 4.884ns (28.139%)  route 12.473ns (71.861%))
  Logic Levels:           17  (CARRY4=5 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE                         0.000     0.000 r  output_count_reg[3]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_count_reg[3]/Q
                         net (fo=34, routed)          2.282     2.701    bw1/p0__93_carry_i_5_0[1]
    SLICE_X20Y12         LUT6 (Prop_lut6_I3_O)        0.296     2.997 f  bw1/p0__18_carry_i_10/O
                         net (fo=24, routed)          1.622     4.619    bw1/p0__18_carry_i_10_n_0
    SLICE_X19Y6          LUT2 (Prop_lut2_I0_O)        0.124     4.743 f  bw1/p0__93_carry_i_1__1/O
                         net (fo=18, routed)          1.063     5.806    bw1/p6310_out
    SLICE_X16Y6          LUT1 (Prop_lut1_I0_O)        0.146     5.952 r  bw1/p0__18_carry_i_5/O
                         net (fo=1, routed)           0.000     5.952    bw1/p0__18_carry_i_5_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     6.528 r  bw1/p0__18_carry/O[3]
                         net (fo=3, routed)           0.879     7.408    bw1/p0__18_carry_n_4
    SLICE_X17Y6          LUT5 (Prop_lut5_I2_O)        0.307     7.715 r  bw1/p0__93_carry_i_4/O
                         net (fo=1, routed)           0.000     7.715    bw1/p0__93_carry_i_4_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.116 r  bw1/p0__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.116    bw1/p0__93_carry_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.355 r  bw1/p0__93_carry__0/O[2]
                         net (fo=3, routed)           1.132     9.486    bw1/p0__93_carry__0_n_5
    SLICE_X20Y8          LUT3 (Prop_lut3_I2_O)        0.302     9.788 r  bw1/p0__167_carry__0_i_21__1/O
                         net (fo=2, routed)           0.983    10.772    bw1/p0__167_carry__0_i_21__1_n_0
    SLICE_X20Y7          LUT5 (Prop_lut5_I4_O)        0.152    10.924 r  bw1/p0__167_carry__0_i_9__2/O
                         net (fo=2, routed)           0.961    11.885    bw1/p0__167_carry__0_i_9__2_n_0
    SLICE_X19Y7          LUT2 (Prop_lut2_I0_O)        0.348    12.233 r  bw1/p0__167_carry__0_i_1/O
                         net (fo=2, routed)           0.680    12.913    bw1/p0__167_carry__0_i_1_n_0
    SLICE_X18Y7          LUT3 (Prop_lut3_I2_O)        0.124    13.037 r  bw1/p0__167_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.037    bw1/p0__167_carry__0_i_5_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    13.292 r  bw1/p0__167_carry__0/O[3]
                         net (fo=3, routed)           1.407    14.700    bw3/p1[7]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.307    15.007 r  bw3/dout[11]_i_12/O
                         net (fo=2, routed)           0.796    15.803    bw3/dout[11]_i_12_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.124    15.927 r  bw3/dout[11]_i_4/O
                         net (fo=2, routed)           0.666    16.593    bw3/dout[11]_i_4_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124    16.717 r  bw3/dout[11]_i_8/O
                         net (fo=1, routed)           0.000    16.717    bw3/dout[11]_i_8_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.357 r  bw3/dout_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.357    sum[11]
    SLICE_X7Y9           FDRE                                         r  dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.297ns  (logic 4.824ns (27.890%)  route 12.473ns (72.110%))
  Logic Levels:           17  (CARRY4=5 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE                         0.000     0.000 r  output_count_reg[3]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_count_reg[3]/Q
                         net (fo=34, routed)          2.282     2.701    bw1/p0__93_carry_i_5_0[1]
    SLICE_X20Y12         LUT6 (Prop_lut6_I3_O)        0.296     2.997 f  bw1/p0__18_carry_i_10/O
                         net (fo=24, routed)          1.622     4.619    bw1/p0__18_carry_i_10_n_0
    SLICE_X19Y6          LUT2 (Prop_lut2_I0_O)        0.124     4.743 f  bw1/p0__93_carry_i_1__1/O
                         net (fo=18, routed)          1.063     5.806    bw1/p6310_out
    SLICE_X16Y6          LUT1 (Prop_lut1_I0_O)        0.146     5.952 r  bw1/p0__18_carry_i_5/O
                         net (fo=1, routed)           0.000     5.952    bw1/p0__18_carry_i_5_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     6.528 r  bw1/p0__18_carry/O[3]
                         net (fo=3, routed)           0.879     7.408    bw1/p0__18_carry_n_4
    SLICE_X17Y6          LUT5 (Prop_lut5_I2_O)        0.307     7.715 r  bw1/p0__93_carry_i_4/O
                         net (fo=1, routed)           0.000     7.715    bw1/p0__93_carry_i_4_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.116 r  bw1/p0__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.116    bw1/p0__93_carry_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.355 r  bw1/p0__93_carry__0/O[2]
                         net (fo=3, routed)           1.132     9.486    bw1/p0__93_carry__0_n_5
    SLICE_X20Y8          LUT3 (Prop_lut3_I2_O)        0.302     9.788 r  bw1/p0__167_carry__0_i_21__1/O
                         net (fo=2, routed)           0.983    10.772    bw1/p0__167_carry__0_i_21__1_n_0
    SLICE_X20Y7          LUT5 (Prop_lut5_I4_O)        0.152    10.924 r  bw1/p0__167_carry__0_i_9__2/O
                         net (fo=2, routed)           0.961    11.885    bw1/p0__167_carry__0_i_9__2_n_0
    SLICE_X19Y7          LUT2 (Prop_lut2_I0_O)        0.348    12.233 r  bw1/p0__167_carry__0_i_1/O
                         net (fo=2, routed)           0.680    12.913    bw1/p0__167_carry__0_i_1_n_0
    SLICE_X18Y7          LUT3 (Prop_lut3_I2_O)        0.124    13.037 r  bw1/p0__167_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.037    bw1/p0__167_carry__0_i_5_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    13.292 r  bw1/p0__167_carry__0/O[3]
                         net (fo=3, routed)           1.407    14.700    bw3/p1[7]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.307    15.007 r  bw3/dout[11]_i_12/O
                         net (fo=2, routed)           0.796    15.803    bw3/dout[11]_i_12_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.124    15.927 r  bw3/dout[11]_i_4/O
                         net (fo=2, routed)           0.666    16.593    bw3/dout[11]_i_4_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124    16.717 r  bw3/dout[11]_i_8/O
                         net (fo=1, routed)           0.000    16.717    bw3/dout[11]_i_8_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.297 r  bw3/dout_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.297    sum[10]
    SLICE_X7Y9           FDRE                                         r  dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.944ns  (logic 4.471ns (26.387%)  route 12.473ns (73.613%))
  Logic Levels:           17  (CARRY4=5 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE                         0.000     0.000 r  output_count_reg[3]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_count_reg[3]/Q
                         net (fo=34, routed)          2.282     2.701    bw1/p0__93_carry_i_5_0[1]
    SLICE_X20Y12         LUT6 (Prop_lut6_I3_O)        0.296     2.997 f  bw1/p0__18_carry_i_10/O
                         net (fo=24, routed)          1.622     4.619    bw1/p0__18_carry_i_10_n_0
    SLICE_X19Y6          LUT2 (Prop_lut2_I0_O)        0.124     4.743 f  bw1/p0__93_carry_i_1__1/O
                         net (fo=18, routed)          1.063     5.806    bw1/p6310_out
    SLICE_X16Y6          LUT1 (Prop_lut1_I0_O)        0.146     5.952 r  bw1/p0__18_carry_i_5/O
                         net (fo=1, routed)           0.000     5.952    bw1/p0__18_carry_i_5_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     6.528 r  bw1/p0__18_carry/O[3]
                         net (fo=3, routed)           0.879     7.408    bw1/p0__18_carry_n_4
    SLICE_X17Y6          LUT5 (Prop_lut5_I2_O)        0.307     7.715 r  bw1/p0__93_carry_i_4/O
                         net (fo=1, routed)           0.000     7.715    bw1/p0__93_carry_i_4_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.116 r  bw1/p0__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.116    bw1/p0__93_carry_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.355 r  bw1/p0__93_carry__0/O[2]
                         net (fo=3, routed)           1.132     9.486    bw1/p0__93_carry__0_n_5
    SLICE_X20Y8          LUT3 (Prop_lut3_I2_O)        0.302     9.788 r  bw1/p0__167_carry__0_i_21__1/O
                         net (fo=2, routed)           0.983    10.772    bw1/p0__167_carry__0_i_21__1_n_0
    SLICE_X20Y7          LUT5 (Prop_lut5_I4_O)        0.152    10.924 r  bw1/p0__167_carry__0_i_9__2/O
                         net (fo=2, routed)           0.961    11.885    bw1/p0__167_carry__0_i_9__2_n_0
    SLICE_X19Y7          LUT2 (Prop_lut2_I0_O)        0.348    12.233 r  bw1/p0__167_carry__0_i_1/O
                         net (fo=2, routed)           0.680    12.913    bw1/p0__167_carry__0_i_1_n_0
    SLICE_X18Y7          LUT3 (Prop_lut3_I2_O)        0.124    13.037 r  bw1/p0__167_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.037    bw1/p0__167_carry__0_i_5_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    13.292 r  bw1/p0__167_carry__0/O[3]
                         net (fo=3, routed)           1.407    14.700    bw3/p1[7]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.307    15.007 r  bw3/dout[11]_i_12/O
                         net (fo=2, routed)           0.796    15.803    bw3/dout[11]_i_12_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.124    15.927 r  bw3/dout[11]_i_4/O
                         net (fo=2, routed)           0.666    16.593    bw3/dout[11]_i_4_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124    16.717 r  bw3/dout[11]_i_8/O
                         net (fo=1, routed)           0.000    16.717    bw3/dout[11]_i_8_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.944 r  bw3/dout_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.944    sum[9]
    SLICE_X7Y9           FDRE                                         r  dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.145ns  (logic 4.700ns (29.110%)  route 11.445ns (70.890%))
  Logic Levels:           16  (CARRY4=5 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE                         0.000     0.000 r  output_count_reg[3]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_count_reg[3]/Q
                         net (fo=34, routed)          2.282     2.701    bw1/p0__93_carry_i_5_0[1]
    SLICE_X20Y12         LUT6 (Prop_lut6_I3_O)        0.296     2.997 f  bw1/p0__18_carry_i_10/O
                         net (fo=24, routed)          1.622     4.619    bw1/p0__18_carry_i_10_n_0
    SLICE_X19Y6          LUT2 (Prop_lut2_I0_O)        0.124     4.743 f  bw1/p0__93_carry_i_1__1/O
                         net (fo=18, routed)          0.275     5.018    bw1/p6310_out
    SLICE_X19Y6          LUT1 (Prop_lut1_I0_O)        0.120     5.138 r  bw1/p0__18_carry_i_1/O
                         net (fo=2, routed)           0.341     5.479    bw1/p0__18_carry_i_1_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.833     6.312 r  bw1/p0__18_carry/O[1]
                         net (fo=4, routed)           0.879     7.191    bw1/p0__18_carry_n_6
    SLICE_X17Y6          LUT3 (Prop_lut3_I0_O)        0.306     7.497 r  bw1/p0__93_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.497    bw1/p0__93_carry_i_6__1_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.137 r  bw1/p0__93_carry/O[3]
                         net (fo=4, routed)           1.264     9.401    bw1/p0__93_carry_n_4
    SLICE_X20Y6          LUT6 (Prop_lut6_I0_O)        0.306     9.707 r  bw1/p0__167_carry_i_8__2/O
                         net (fo=3, routed)           0.985    10.693    bw1/p0__167_carry_i_8__2_n_0
    SLICE_X19Y7          LUT2 (Prop_lut2_I1_O)        0.124    10.817 r  bw1/p0__167_carry__0_i_3/O
                         net (fo=2, routed)           0.881    11.698    bw1/p0__167_carry__0_i_3_n_0
    SLICE_X18Y7          LUT3 (Prop_lut3_I2_O)        0.124    11.822 r  bw1/p0__167_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.822    bw1/p0__167_carry__0_i_7_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    12.052 r  bw1/p0__167_carry__0/O[1]
                         net (fo=3, routed)           1.113    13.164    bw3/p1[5]
    SLICE_X5Y8           LUT3 (Prop_lut3_I1_O)        0.306    13.470 r  bw3/dout[7]_i_10/O
                         net (fo=2, routed)           0.801    14.271    bw3/dout[7]_i_10_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124    14.395 r  bw3/dout[7]_i_2/O
                         net (fo=2, routed)           1.002    15.397    bw3/dout[7]_i_2_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.124    15.521 r  bw3/dout[7]_i_6/O
                         net (fo=1, routed)           0.000    15.521    bw3/dout[7]_i_6_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.922 r  bw3/dout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.922    bw3/dout_reg[7]_i_1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.145 r  bw3/dout_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.145    sum[8]
    SLICE_X7Y9           FDRE                                         r  dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.769ns  (logic 4.324ns (27.420%)  route 11.445ns (72.580%))
  Logic Levels:           15  (CARRY4=4 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE                         0.000     0.000 r  output_count_reg[3]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_count_reg[3]/Q
                         net (fo=34, routed)          2.282     2.701    bw1/p0__93_carry_i_5_0[1]
    SLICE_X20Y12         LUT6 (Prop_lut6_I3_O)        0.296     2.997 f  bw1/p0__18_carry_i_10/O
                         net (fo=24, routed)          1.622     4.619    bw1/p0__18_carry_i_10_n_0
    SLICE_X19Y6          LUT2 (Prop_lut2_I0_O)        0.124     4.743 f  bw1/p0__93_carry_i_1__1/O
                         net (fo=18, routed)          0.275     5.018    bw1/p6310_out
    SLICE_X19Y6          LUT1 (Prop_lut1_I0_O)        0.120     5.138 r  bw1/p0__18_carry_i_1/O
                         net (fo=2, routed)           0.341     5.479    bw1/p0__18_carry_i_1_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.833     6.312 r  bw1/p0__18_carry/O[1]
                         net (fo=4, routed)           0.879     7.191    bw1/p0__18_carry_n_6
    SLICE_X17Y6          LUT3 (Prop_lut3_I0_O)        0.306     7.497 r  bw1/p0__93_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.497    bw1/p0__93_carry_i_6__1_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.137 r  bw1/p0__93_carry/O[3]
                         net (fo=4, routed)           1.264     9.401    bw1/p0__93_carry_n_4
    SLICE_X20Y6          LUT6 (Prop_lut6_I0_O)        0.306     9.707 r  bw1/p0__167_carry_i_8__2/O
                         net (fo=3, routed)           0.985    10.693    bw1/p0__167_carry_i_8__2_n_0
    SLICE_X19Y7          LUT2 (Prop_lut2_I1_O)        0.124    10.817 r  bw1/p0__167_carry__0_i_3/O
                         net (fo=2, routed)           0.881    11.698    bw1/p0__167_carry__0_i_3_n_0
    SLICE_X18Y7          LUT3 (Prop_lut3_I2_O)        0.124    11.822 r  bw1/p0__167_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.822    bw1/p0__167_carry__0_i_7_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    12.052 r  bw1/p0__167_carry__0/O[1]
                         net (fo=3, routed)           1.113    13.164    bw3/p1[5]
    SLICE_X5Y8           LUT3 (Prop_lut3_I1_O)        0.306    13.470 r  bw3/dout[7]_i_10/O
                         net (fo=2, routed)           0.801    14.271    bw3/dout[7]_i_10_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124    14.395 r  bw3/dout[7]_i_2/O
                         net (fo=2, routed)           1.002    15.397    bw3/dout[7]_i_2_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.124    15.521 r  bw3/dout[7]_i_6/O
                         net (fo=1, routed)           0.000    15.521    bw3/dout[7]_i_6_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.769 r  bw3/dout_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.769    sum[7]
    SLICE_X7Y8           FDRE                                         r  dout_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            load_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.931%)  route 0.141ns (43.069%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE                         0.000     0.000 r  load_count_reg[5]/C
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  load_count_reg[5]/Q
                         net (fo=12, routed)          0.141     0.282    load_count[5]
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.327 r  load_count[5]_i_2/O
                         net (fo=1, routed)           0.000     0.327    load_count[5]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  load_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            load_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE                         0.000     0.000 r  load_count_reg[4]/C
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  load_count_reg[4]/Q
                         net (fo=13, routed)          0.183     0.324    load_count[4]
    SLICE_X11Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.369 r  load_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.369    load_count[4]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  load_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_sequential_state_reg[0]/Q
                         net (fo=22, routed)          0.175     0.339    state__0[0]
    SLICE_X12Y6          LUT4 (Prop_lut4_I2_O)        0.043     0.382 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.382    FSM_sequential_state[1]_i_1_n_0
    SLICE_X12Y6          FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_sequential_state_reg[0]/Q
                         net (fo=22, routed)          0.175     0.339    state__0[0]
    SLICE_X12Y6          LUT3 (Prop_lut3_I0_O)        0.045     0.384 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    FSM_sequential_state[0]_i_1_n_0
    SLICE_X12Y6          FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.183ns (47.319%)  route 0.204ns (52.681%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE                         0.000     0.000 r  output_count_reg[0]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_count_reg[0]/Q
                         net (fo=37, routed)          0.204     0.345    p_7_in[0]
    SLICE_X9Y5           LUT3 (Prop_lut3_I0_O)        0.042     0.387 r  output_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.387    output_count[1]_i_1_n_0
    SLICE_X9Y5           FDRE                                         r  output_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.724%)  route 0.204ns (52.276%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE                         0.000     0.000 r  output_count_reg[0]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  output_count_reg[0]/Q
                         net (fo=37, routed)          0.204     0.345    p_7_in[0]
    SLICE_X9Y5           LUT2 (Prop_lut2_I1_O)        0.045     0.390 r  output_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.390    output_count[0]_i_1_n_0
    SLICE_X9Y5           FDRE                                         r  output_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.184ns (47.211%)  route 0.206ns (52.789%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE                         0.000     0.000 r  output_count_reg[0]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_count_reg[0]/Q
                         net (fo=37, routed)          0.206     0.347    p_7_in[0]
    SLICE_X9Y5           LUT5 (Prop_lut5_I2_O)        0.043     0.390 r  output_count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.390    output_count[3]_i_2_n_0
    SLICE_X9Y5           FDRE                                         r  output_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.186ns (47.481%)  route 0.206ns (52.519%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE                         0.000     0.000 r  output_count_reg[0]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_count_reg[0]/Q
                         net (fo=37, routed)          0.206     0.347    p_7_in[0]
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.045     0.392 r  output_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.392    output_count[2]_i_1_n_0
    SLICE_X9Y5           FDRE                                         r  output_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            load_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.227ns (55.080%)  route 0.185ns (44.920%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE                         0.000     0.000 r  load_count_reg[0]/C
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  load_count_reg[0]/Q
                         net (fo=77, routed)          0.185     0.313    load_count[0]
    SLICE_X11Y4          LUT6 (Prop_lut6_I1_O)        0.099     0.412 r  load_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.412    load_count[3]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  load_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            load_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.207ns (45.327%)  route 0.250ns (54.673%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE                         0.000     0.000 r  load_count_reg[1]/C
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  load_count_reg[1]/Q
                         net (fo=76, routed)          0.250     0.414    load_count[1]
    SLICE_X10Y4          LUT5 (Prop_lut5_I2_O)        0.043     0.457 r  load_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.457    load_count[2]_i_1_n_0
    SLICE_X10Y4          FDRE                                         r  load_count_reg[2]/D
  -------------------------------------------------------------------    -------------------





