git clone --depth 1 --no-tags https://github.com/thahail/RF-Transceiver.git f:/verilog_sva_gh_scraper/data/full_repos/739825268
git clone --depth 1 --no-tags https://github.com/Justin-Henrotte/TFE.git f:/verilog_sva_gh_scraper/data/full_repos/740600539
git clone --depth 1 --no-tags https://github.com/Smruti-2001/Design-and-verify-UART-master-and-slave.git f:/verilog_sva_gh_scraper/data/full_repos/740831412
git clone --depth 1 --no-tags https://github.com/BellaYanWenqing/Tetris.git f:/verilog_sva_gh_scraper/data/full_repos/740772908
git clone --depth 1 --no-tags https://github.com/VishalPV2004/MIPS32-RISC-V-Pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/745895147
git clone --depth 1 --no-tags https://github.com/DackJempsey/Simon32_64_ASIC.git f:/verilog_sva_gh_scraper/data/full_repos/746349162
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/nexys_tb_template.git f:/verilog_sva_gh_scraper/data/full_repos/746949044
git clone --depth 1 --no-tags https://github.com/mj1069/dual-mode-puf.git f:/verilog_sva_gh_scraper/data/full_repos/747189716
git clone --depth 1 --no-tags https://github.com/urish/tt06-simon-game.git f:/verilog_sva_gh_scraper/data/full_repos/747092681
git clone --depth 1 --no-tags https://github.com/steezyneo/vhdl.git f:/verilog_sva_gh_scraper/data/full_repos/747264221
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/nexys_keyboard.git f:/verilog_sva_gh_scraper/data/full_repos/747915014
git clone --depth 1 --no-tags https://github.com/BLAKBLAD/branchprediction.git f:/verilog_sva_gh_scraper/data/full_repos/740052843
git clone --depth 1 --no-tags https://github.com/aloretocornidez/574-computer-aided-logic-design.git f:/verilog_sva_gh_scraper/data/full_repos/741770557
git clone --depth 1 --no-tags https://github.com/aulonalivoreka/AK_CPU16bit.git f:/verilog_sva_gh_scraper/data/full_repos/742203092
git clone --depth 1 --no-tags https://github.com/Jiawey1227/HDLBits_answer.git f:/verilog_sva_gh_scraper/data/full_repos/740727464
git clone --depth 1 --no-tags https://github.com/mfkiwl/SuperScalar_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/742149943
git clone --depth 1 --no-tags https://github.com/shreyashi98/i2c_master.git f:/verilog_sva_gh_scraper/data/full_repos/747088831
git clone --depth 1 --no-tags https://github.com/kevin861222/SOC_Final_Proj.git f:/verilog_sva_gh_scraper/data/full_repos/739986821
git clone --depth 1 --no-tags https://github.com/del10208102/del.git f:/verilog_sva_gh_scraper/data/full_repos/739760023
git clone --depth 1 --no-tags https://github.com/quyenpro123/fifo_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/740632052
git clone --depth 1 --no-tags https://github.com/Jonathan684/8-bit-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/741007764
git clone --depth 1 --no-tags https://github.com/zerosignal0101/Mores_Code_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/741496056
git clone --depth 1 --no-tags https://github.com/Rahul-Cheruku/N-Bit-Ripple-Carry-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/741057401
git clone --depth 1 --no-tags https://github.com/kelvin0207/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/741838258
git clone --depth 1 --no-tags https://github.com/xunying123/nm.git f:/verilog_sva_gh_scraper/data/full_repos/741652229
git clone --depth 1 --no-tags https://github.com/TobiNguyen21/SOC_LAB_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/740901733
git clone --depth 1 --no-tags https://github.com/MhkaPR/chanceLooper.git f:/verilog_sva_gh_scraper/data/full_repos/742043846
git clone --depth 1 --no-tags https://github.com/martinowiczzz/uart-rxtx.git f:/verilog_sva_gh_scraper/data/full_repos/742003238
git clone --depth 1 --no-tags https://github.com/Sushovanb22/Synchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/742544190
git clone --depth 1 --no-tags https://github.com/josedelarosados/ESCA_8bit.git f:/verilog_sva_gh_scraper/data/full_repos/742604136
git clone --depth 1 --no-tags https://github.com/faithfullk/Rover-5-.git f:/verilog_sva_gh_scraper/data/full_repos/742634420
git clone --depth 1 --no-tags https://github.com/rishabh4749/3Input_LUT.git f:/verilog_sva_gh_scraper/data/full_repos/742886260
git clone --depth 1 --no-tags https://github.com/WilsNTHU/Paper-Tape-Music-Player.git f:/verilog_sva_gh_scraper/data/full_repos/742819701
git clone --depth 1 --no-tags https://github.com/enrique-carbonel/16_bit_risc_processor.git f:/verilog_sva_gh_scraper/data/full_repos/743822566
git clone --depth 1 --no-tags https://github.com/dpks2003/my_ulx3s_repo.git f:/verilog_sva_gh_scraper/data/full_repos/743591378
git clone --depth 1 --no-tags https://github.com/YnuGuoLab/Approx_Mul_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/740939760
git clone --depth 1 --no-tags https://github.com/rishabh4749/4State_1Input_Simple_Moore.git f:/verilog_sva_gh_scraper/data/full_repos/744959054
git clone --depth 1 --no-tags https://github.com/Sheng08/SoC-Lab-Final.git f:/verilog_sva_gh_scraper/data/full_repos/740187532
git clone --depth 1 --no-tags https://github.com/rishabh4749/Lemmings_Goes_AAAAH.git f:/verilog_sva_gh_scraper/data/full_repos/745047486
git clone --depth 1 --no-tags https://github.com/sdakul19/Synchronous-Serial-Port.git f:/verilog_sva_gh_scraper/data/full_repos/744681353
git clone --depth 1 --no-tags https://github.com/faezekeshmiri/-Mips.git f:/verilog_sva_gh_scraper/data/full_repos/745925603
git clone --depth 1 --no-tags https://github.com/Aditikushwah/behavioral-examples.git f:/verilog_sva_gh_scraper/data/full_repos/742083361
git clone --depth 1 --no-tags https://github.com/nastaran-nekounam/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/745653445
git clone --depth 1 --no-tags https://github.com/rishabh4749/DualEdge_TriggeredFF.git f:/verilog_sva_gh_scraper/data/full_repos/745901780
git clone --depth 1 --no-tags https://github.com/omarzalahh/DATA_Synchronization.git f:/verilog_sva_gh_scraper/data/full_repos/746221794
git clone --depth 1 --no-tags https://github.com/AmirhosseinKoochakian2003/CE223-DigitalSystemsDesign-project.git f:/verilog_sva_gh_scraper/data/full_repos/747233702
git clone --depth 1 --no-tags https://github.com/edwardhumi/FootballPGA.git f:/verilog_sva_gh_scraper/data/full_repos/746655766
git clone --depth 1 --no-tags https://github.com/chetanyed/PROjects.git f:/verilog_sva_gh_scraper/data/full_repos/744044894
git clone --depth 1 --no-tags https://github.com/ErfanXH/Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/744461244
git clone --depth 1 --no-tags https://github.com/avdssrk/Square-root-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/744479022
git clone --depth 1 --no-tags https://github.com/tarobuns/UCR-CS161L-Lab01-ClocksAndTestBenches.git f:/verilog_sva_gh_scraper/data/full_repos/748410677
git clone --depth 1 --no-tags https://github.com/Hariharan112/Comp-Arch-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/747079954
git clone --depth 1 --no-tags https://github.com/kagandikmen/Single-Cycle-RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/744561806
git clone --depth 1 --no-tags https://github.com/johnymeng/241project.git f:/verilog_sva_gh_scraper/data/full_repos/744860509
git clone --depth 1 --no-tags https://github.com/LTKNgan/RV32IM.git f:/verilog_sva_gh_scraper/data/full_repos/744771247
git clone --depth 1 --no-tags https://github.com/Little0witch/5_Sem.git f:/verilog_sva_gh_scraper/data/full_repos/742790549
git clone --depth 1 --no-tags https://github.com/Unlimitosu/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/746516838
git clone --depth 1 --no-tags https://github.com/H0risans/FPGA-Edge-detection-module-based-on-sobel-operator.git f:/verilog_sva_gh_scraper/data/full_repos/743447944
git clone --depth 1 --no-tags https://github.com/MahmoudMohamed9988/Debouncing_Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/746383443
git clone --depth 1 --no-tags https://github.com/ArjunSasidaran/Four-Input-Combination-Lock.git f:/verilog_sva_gh_scraper/data/full_repos/745241955
git clone --depth 1 --no-tags https://github.com/develone/verilator-tests.git f:/verilog_sva_gh_scraper/data/full_repos/742906688
git clone --depth 1 --no-tags https://github.com/aurora324/SUSTECH-CS207-FINAL-PROJECT-Digital-Logic-Yifan.git f:/verilog_sva_gh_scraper/data/full_repos/740047397
git clone --depth 1 --no-tags https://github.com/iversonshao/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/747705113
git clone --depth 1 --no-tags https://github.com/JYan-YaJ/Stopwatcht_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/747096139
git clone --depth 1 --no-tags https://github.com/canyu0/cs_lab5.git f:/verilog_sva_gh_scraper/data/full_repos/740431513
git clone --depth 1 --no-tags https://github.com/whensungoesdown/soc2.git f:/verilog_sva_gh_scraper/data/full_repos/745856917
git clone --depth 1 --no-tags https://github.com/CYx-HHH/verilogbase.git f:/verilog_sva_gh_scraper/data/full_repos/748287685
git clone --depth 1 --no-tags https://github.com/NukasaniVignatha/G16_VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/741107876
git clone --depth 1 --no-tags https://github.com/matheus-guidoni/Multiplicador8Bits.git f:/verilog_sva_gh_scraper/data/full_repos/739726085
git clone --depth 1 --no-tags https://github.com/Hrushi-0606/Verilog_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/740581891
git clone --depth 1 --no-tags https://github.com/jeffdi/sony_demo.git f:/verilog_sva_gh_scraper/data/full_repos/740835219
git clone --depth 1 --no-tags https://github.com/Yourmungand/ToVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/740966742
git clone --depth 1 --no-tags https://github.com/AnoushkaTripathi/Processor-Design-from-scratch.git f:/verilog_sva_gh_scraper/data/full_repos/741544411
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/Design_UART_TX_RX.git f:/verilog_sva_gh_scraper/data/full_repos/741279889
git clone --depth 1 --no-tags https://github.com/Ever-glow/Watch-Sec-Min-Hour-Day.git f:/verilog_sva_gh_scraper/data/full_repos/741635289
git clone --depth 1 --no-tags https://github.com/ngkhatu/Logic_Design_Coursework.git f:/verilog_sva_gh_scraper/data/full_repos/742114179
git clone --depth 1 --no-tags https://github.com/MeganTsou/EECS_Lab-SpMDV.git f:/verilog_sva_gh_scraper/data/full_repos/741523655
git clone --depth 1 --no-tags https://github.com/Ghanshyam1409/Digital_CLK.git f:/verilog_sva_gh_scraper/data/full_repos/741798439
git clone --depth 1 --no-tags https://github.com/rishabh4749/3bit_LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/742705524
git clone --depth 1 --no-tags https://github.com/Adnepukan/chisel-systolic-mac.git f:/verilog_sva_gh_scraper/data/full_repos/742804330
git clone --depth 1 --no-tags https://github.com/rishabh4749/MUX_Gates.git f:/verilog_sva_gh_scraper/data/full_repos/742723947
git clone --depth 1 --no-tags https://github.com/SONAMSHANDILYA/Mod-2-5-10-Counter-Using-7490-IC.git f:/verilog_sva_gh_scraper/data/full_repos/742756474
git clone --depth 1 --no-tags https://github.com/Abhinav-863/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/742728698
git clone --depth 1 --no-tags https://github.com/rroykuo/AAML-Final.git f:/verilog_sva_gh_scraper/data/full_repos/740727805
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/789.git f:/verilog_sva_gh_scraper/data/full_repos/743182904
git clone --depth 1 --no-tags https://github.com/mtnkrc/CustomInstructionSetCPU.git f:/verilog_sva_gh_scraper/data/full_repos/743725680
git clone --depth 1 --no-tags https://github.com/AdwaithRK/NewVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/745129047
git clone --depth 1 --no-tags https://github.com/develone/tang-nano-notes.git f:/verilog_sva_gh_scraper/data/full_repos/745260038
git clone --depth 1 --no-tags https://github.com/VyshnaviChilukamukku/Synthesis-Verification-of-Router-1X3-Design.git f:/verilog_sva_gh_scraper/data/full_repos/746240162
git clone --depth 1 --no-tags https://github.com/TsaiMingZhe/Simple-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/746170744
git clone --depth 1 --no-tags https://github.com/Pritham13/ADLD_assgignment_2.git f:/verilog_sva_gh_scraper/data/full_repos/742573987
git clone --depth 1 --no-tags https://github.com/LudoProvost/VGA-controller-basic-shape-rendering.git f:/verilog_sva_gh_scraper/data/full_repos/745621334
git clone --depth 1 --no-tags https://github.com/sabrinaahsiaa/Tic_Tac_Toe.git f:/verilog_sva_gh_scraper/data/full_repos/746963831
git clone --depth 1 --no-tags https://github.com/kaamya-k/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/747617836
git clone --depth 1 --no-tags https://github.com/P72i1ip/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/747797455
git clone --depth 1 --no-tags https://github.com/SONAMSHANDILYA/Rom-15-15-.git f:/verilog_sva_gh_scraper/data/full_repos/747254677
git clone --depth 1 --no-tags https://github.com/syrup999/FPGA_DAC7811.git f:/verilog_sva_gh_scraper/data/full_repos/747173997
git clone --depth 1 --no-tags https://github.com/Ashwin-Sarathi/Quantum-Computing-Emulator.git f:/verilog_sva_gh_scraper/data/full_repos/747453578
git clone --depth 1 --no-tags https://github.com/And9686/cortex-m0.git f:/verilog_sva_gh_scraper/data/full_repos/742625812
git clone --depth 1 --no-tags https://github.com/Lena-2023/counter2.git f:/verilog_sva_gh_scraper/data/full_repos/741483643
