Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Feb 26 13:25:00 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file oneshot_timing_summary_routed.rpt -pb oneshot_timing_summary_routed.pb -rpx oneshot_timing_summary_routed.rpx -warn_on_violation
| Design       : oneshot
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.773        0.000                      0                    6        0.178        0.000                      0                    6        9.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            17.773        0.000                      0                    6        0.178        0.000                      0                    6        9.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.773ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.642ns (36.887%)  route 1.098ns (63.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 25.127 - 20.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.619     5.438    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518     5.956 f  cnt_reg[0]/Q
                         net (fo=6, routed)           0.711     6.668    cnt[0]
    SLICE_X65Y85         LUT5 (Prop_lut5_I1_O)        0.124     6.792 r  Q_i_1/O
                         net (fo=1, routed)           0.387     7.179    Q2_out
    SLICE_X65Y85         FDSE                                         r  Q_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.501    25.127    clk_IBUF_BUFG
    SLICE_X65Y85         FDSE                                         r  Q_reg/C
                         clock pessimism              0.290    25.416    
                         clock uncertainty           -0.035    25.381    
    SLICE_X65Y85         FDSE (Setup_fdse_C_S)       -0.429    24.952    Q_reg
  -------------------------------------------------------------------
                         required time                         24.952    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                 17.773    

Slack (MET) :             18.467ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.642ns (40.719%)  route 0.935ns (59.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 25.127 - 20.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.619     5.438    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518     5.956 r  cnt_reg[2]/Q
                         net (fo=6, routed)           0.935     6.891    cnt[2]
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.015 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     7.015    cnt[0]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.501    25.127    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.312    25.438    
                         clock uncertainty           -0.035    25.403    
    SLICE_X64Y85         FDRE (Setup_fdre_C_D)        0.079    25.482    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.482    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                 18.467    

Slack (MET) :             18.474ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.642ns (40.943%)  route 0.926ns (59.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 25.127 - 20.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.619     5.438    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518     5.956 r  cnt_reg[3]/Q
                         net (fo=6, routed)           0.926     6.882    cnt[3]
    SLICE_X64Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.006 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.006    cnt[1]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.501    25.127    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.312    25.438    
                         clock uncertainty           -0.035    25.403    
    SLICE_X64Y85         FDRE (Setup_fdre_C_D)        0.077    25.480    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.480    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                 18.474    

Slack (MET) :             18.486ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.642ns (41.216%)  route 0.916ns (58.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 25.127 - 20.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.619     5.438    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518     5.956 r  cnt_reg[2]/Q
                         net (fo=6, routed)           0.916     6.872    cnt[2]
    SLICE_X64Y85         LUT6 (Prop_lut6_I5_O)        0.124     6.996 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     6.996    cnt[3]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.501    25.127    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.312    25.438    
                         clock uncertainty           -0.035    25.403    
    SLICE_X64Y85         FDRE (Setup_fdre_C_D)        0.079    25.482    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.482    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 18.486    

Slack (MET) :             18.488ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.642ns (41.206%)  route 0.916ns (58.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 25.127 - 20.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.619     5.438    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518     5.956 r  cnt_reg[3]/Q
                         net (fo=6, routed)           0.916     6.872    cnt[3]
    SLICE_X64Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.996 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.996    cnt[2]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.501    25.127    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.312    25.438    
                         clock uncertainty           -0.035    25.403    
    SLICE_X64Y85         FDRE (Setup_fdre_C_D)        0.081    25.484    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.484    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 18.488    

Slack (MET) :             18.620ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.642ns (47.509%)  route 0.709ns (52.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 25.127 - 20.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.619     5.438    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518     5.956 f  cnt_reg[0]/Q
                         net (fo=6, routed)           0.709     6.666    cnt[0]
    SLICE_X65Y85         LUT5 (Prop_lut5_I1_O)        0.124     6.790 r  Q_i_2/O
                         net (fo=1, routed)           0.000     6.790    Q_i_2_n_0
    SLICE_X65Y85         FDSE                                         r  Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.501    25.127    clk_IBUF_BUFG
    SLICE_X65Y85         FDSE                                         r  Q_reg/C
                         clock pessimism              0.290    25.416    
                         clock uncertainty           -0.035    25.381    
    SLICE_X65Y85         FDSE (Setup_fdse_C_D)        0.029    25.410    Q_reg
  -------------------------------------------------------------------
                         required time                         25.410    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                 18.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  cnt_reg[3]/Q
                         net (fo=6, routed)           0.073     1.870    cnt[3]
    SLICE_X65Y85         LUT5 (Prop_lut5_I3_O)        0.045     1.915 r  Q_i_2/O
                         net (fo=1, routed)           0.000     1.915    Q_i_2_n_0
    SLICE_X65Y85         FDSE                                         r  Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.156    clk_IBUF_BUFG
    SLICE_X65Y85         FDSE                                         r  Q_reg/C
                         clock pessimism             -0.510     1.646    
    SLICE_X65Y85         FDSE (Hold_fdse_C_D)         0.091     1.737    Q_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.105%)  route 0.170ns (44.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  cnt_reg[0]/Q
                         net (fo=6, routed)           0.170     1.967    cnt[0]
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.045     2.012 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.012    cnt[2]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.156    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.523     1.633    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.121     1.754    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.816%)  route 0.172ns (45.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  cnt_reg[0]/Q
                         net (fo=6, routed)           0.172     1.969    cnt[0]
    SLICE_X64Y85         LUT6 (Prop_lut6_I5_O)        0.045     2.014 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.014    cnt[1]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.156    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.523     1.633    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.120     1.753    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.547%)  route 0.181ns (46.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.797 f  cnt_reg[0]/Q
                         net (fo=6, routed)           0.181     1.978    cnt[0]
    SLICE_X64Y85         LUT6 (Prop_lut6_I5_O)        0.045     2.023 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.023    cnt[0]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.156    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.523     1.633    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.121     1.754    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.358%)  route 0.206ns (49.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  cnt_reg[3]/Q
                         net (fo=6, routed)           0.206     2.003    cnt[3]
    SLICE_X64Y85         LUT6 (Prop_lut6_I2_O)        0.045     2.048 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.048    cnt[3]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.156    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.523     1.633    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.121     1.754    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.219%)  route 0.191ns (47.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.797 f  cnt_reg[3]/Q
                         net (fo=6, routed)           0.072     1.869    cnt[3]
    SLICE_X65Y85         LUT5 (Prop_lut5_I3_O)        0.045     1.914 r  Q_i_1/O
                         net (fo=1, routed)           0.119     2.033    Q2_out
    SLICE_X65Y85         FDSE                                         r  Q_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.156    clk_IBUF_BUFG
    SLICE_X65Y85         FDSE                                         r  Q_reg/C
                         clock pessimism             -0.510     1.646    
    SLICE_X65Y85         FDSE (Hold_fdse_C_S)        -0.018     1.628    Q_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.405    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X65Y85    Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y85    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y85    cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y85    cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y85    cnt_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X65Y85    Q_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X65Y85    Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    cnt_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X65Y85    Q_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X65Y85    Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    cnt_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.778ns  (logic 3.968ns (68.682%)  route 1.809ns (31.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.619     5.438    clk_IBUF_BUFG
    SLICE_X65Y85         FDSE                                         r  Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDSE (Prop_fdse_C_Q)         0.456     5.894 r  Q_reg/Q
                         net (fo=1, routed)           1.809     7.704    Q_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.512    11.216 r  Q_OBUF_inst/O
                         net (fo=0)                   0.000    11.216    Q
    M3                                                                r  Q (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.354ns (77.533%)  route 0.392ns (22.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X65Y85         FDSE                                         r  Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDSE (Prop_fdse_C_Q)         0.141     1.774 r  Q_reg/Q
                         net (fo=1, routed)           0.392     2.166    Q_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     3.379 r  Q_OBUF_inst/O
                         net (fo=0)                   0.000     3.379    Q
    M3                                                                r  Q (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pd[0]
                            (input port)
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.920ns  (logic 1.581ns (26.707%)  route 4.339ns (73.293%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  pd[0] (IN)
                         net (fo=0)                   0.000     0.000    pd[0]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pd_IBUF[0]_inst/O
                         net (fo=1, routed)           4.339     5.796    pd_IBUF[0]
    SLICE_X64Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.920 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.920    cnt[0]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.501     5.127    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 pd[3]
                            (input port)
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 1.572ns (27.026%)  route 4.245ns (72.974%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  pd[3] (IN)
                         net (fo=0)                   0.000     0.000    pd[3]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pd_IBUF[3]_inst/O
                         net (fo=1, routed)           4.245     5.693    pd_IBUF[3]
    SLICE_X64Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.817 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     5.817    cnt[3]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.501     5.127    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[3]/C

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            Q_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.367ns  (logic 1.572ns (46.699%)  route 1.795ns (53.301%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  trig_IBUF_inst/O
                         net (fo=6, routed)           1.408     2.856    trig_IBUF
    SLICE_X65Y85         LUT5 (Prop_lut5_I0_O)        0.124     2.980 r  Q_i_1/O
                         net (fo=1, routed)           0.387     3.367    Q2_out
    SLICE_X65Y85         FDSE                                         r  Q_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.501     5.127    clk_IBUF_BUFG
    SLICE_X65Y85         FDSE                                         r  Q_reg/C

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.986ns  (logic 1.572ns (52.658%)  route 1.414ns (47.342%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  trig_IBUF_inst/O
                         net (fo=6, routed)           1.414     2.862    trig_IBUF
    SLICE_X64Y85         LUT6 (Prop_lut6_I1_O)        0.124     2.986 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.986    cnt[2]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.501     5.127    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[2]/C

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            Q_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.981ns  (logic 1.572ns (52.748%)  route 1.409ns (47.252%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  trig_IBUF_inst/O
                         net (fo=6, routed)           1.409     2.857    trig_IBUF
    SLICE_X65Y85         LUT5 (Prop_lut5_I0_O)        0.124     2.981 r  Q_i_2/O
                         net (fo=1, routed)           0.000     2.981    Q_i_2_n_0
    SLICE_X65Y85         FDSE                                         r  Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.501     5.127    clk_IBUF_BUFG
    SLICE_X65Y85         FDSE                                         r  Q_reg/C

Slack:                    inf
  Source:                 pd[1]
                            (input port)
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.809ns  (logic 1.580ns (56.242%)  route 1.229ns (43.758%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  pd[1] (IN)
                         net (fo=0)                   0.000     0.000    pd[1]
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  pd_IBUF[1]_inst/O
                         net (fo=1, routed)           1.229     2.685    pd_IBUF[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I0_O)        0.124     2.809 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.809    cnt[1]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.501     5.127    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.262ns (36.371%)  route 0.458ns (63.629%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  trig_IBUF_inst/O
                         net (fo=6, routed)           0.458     0.674    trig_IBUF
    SLICE_X64Y85         LUT6 (Prop_lut6_I1_O)        0.045     0.719 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.719    cnt[0]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.156    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.262ns (36.125%)  route 0.463ns (63.875%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  trig_IBUF_inst/O
                         net (fo=6, routed)           0.463     0.679    trig_IBUF
    SLICE_X64Y85         LUT6 (Prop_lut6_I1_O)        0.045     0.724 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.724    cnt[1]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.156    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[1]/C

Slack:                    inf
  Source:                 pd[2]
                            (input port)
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.263ns (34.705%)  route 0.495ns (65.295%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  pd[2] (IN)
                         net (fo=0)                   0.000     0.000    pd[2]
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.495     0.712    pd_IBUF[2]
    SLICE_X64Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.757 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.757    cnt[2]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.156    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[2]/C

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            Q_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.262ns (32.572%)  route 0.542ns (67.428%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  trig_IBUF_inst/O
                         net (fo=6, routed)           0.542     0.758    trig_IBUF
    SLICE_X65Y85         LUT5 (Prop_lut5_I0_O)        0.045     0.803 r  Q_i_2/O
                         net (fo=1, routed)           0.000     0.803    Q_i_2_n_0
    SLICE_X65Y85         FDSE                                         r  Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.156    clk_IBUF_BUFG
    SLICE_X65Y85         FDSE                                         r  Q_reg/C

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.262ns (29.829%)  route 0.616ns (70.171%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  trig_IBUF_inst/O
                         net (fo=6, routed)           0.616     0.832    trig_IBUF
    SLICE_X64Y85         LUT6 (Prop_lut6_I1_O)        0.045     0.877 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.877    cnt[3]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.156    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  cnt_reg[3]/C

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            Q_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.262ns (28.365%)  route 0.661ns (71.635%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  trig_IBUF_inst/O
                         net (fo=6, routed)           0.542     0.758    trig_IBUF
    SLICE_X65Y85         LUT5 (Prop_lut5_I0_O)        0.045     0.803 r  Q_i_1/O
                         net (fo=1, routed)           0.119     0.922    Q2_out
    SLICE_X65Y85         FDSE                                         r  Q_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.156    clk_IBUF_BUFG
    SLICE_X65Y85         FDSE                                         r  Q_reg/C





