Analysis & Synthesis report for de10_lite
Thu Jul 14 11:26:33 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |de10_lite|cpu:cpu1|controller:controller|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_jc71:auto_generated
 16. Parameter Settings for User Entity Instance: cpu:cpu1|reg:reg1
 17. Parameter Settings for User Entity Instance: cpu:cpu1|reg:reg2
 18. Parameter Settings for User Entity Instance: cpu:cpu1|ram:RAM
 19. Parameter Settings for Inferred Entity Instance: cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0
 20. Parameter Settings for Inferred Entity Instance: cpu:cpu1|ALU:ALU|lpm_mult:Mult0
 21. altsyncram Parameter Settings by Entity Instance
 22. lpm_mult Parameter Settings by Entity Instance
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 14 11:26:33 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; de10_lite                                   ;
; Top-level Entity Name              ; de10_lite                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 112                                         ;
;     Total combinational functions  ; 92                                          ;
;     Dedicated logic registers      ; 78                                          ;
; Total registers                    ; 78                                          ;
; Total pins                         ; 109                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; de10_lite          ; de10_lite          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; ../work/led_display.vhd                ; yes             ; User VHDL File               ; C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/led_display.vhd                ;         ;
; ../work/rom.vhd                        ; yes             ; User VHDL File               ; C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/rom.vhd                        ;         ;
; ../work/Register_16bits.vhd            ; yes             ; User VHDL File               ; C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/Register_16bits.vhd            ;         ;
; ../work/ram.vhd                        ; yes             ; User VHDL File               ; C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/ram.vhd                        ;         ;
; ../work/mux.vhd                        ; yes             ; User VHDL File               ; C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/mux.vhd                        ;         ;
; ../work/CPU.vhd                        ; yes             ; User VHDL File               ; C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd                        ;         ;
; ../work/counter.vhd                    ; yes             ; User VHDL File               ; C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/counter.vhd                    ;         ;
; ../work/Controller.vhd                 ; yes             ; User VHDL File               ; C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/Controller.vhd                 ;         ;
; ../work/ALU.vhd                        ; yes             ; User VHDL File               ; C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/ALU.vhd                        ;         ;
; ../work/16bit_instruction_register.vhd ; yes             ; User VHDL File               ; C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/16bit_instruction_register.vhd ;         ;
; de10_lite.vhd                          ; yes             ; User VHDL File               ; C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd                  ;         ;
; altsyncram.tdf                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal211.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc          ;         ;
; a_rdenreg.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_jc71.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/altsyncram_jc71.tdf         ;         ;
; lpm_mult.tdf                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_tds.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/mult_tds.tdf                ;         ;
+----------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 112          ;
;                                             ;              ;
; Total combinational functions               ; 92           ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 43           ;
;     -- 3 input functions                    ; 14           ;
;     -- <=2 input functions                  ; 35           ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 81           ;
;     -- arithmetic mode                      ; 11           ;
;                                             ;              ;
; Total registers                             ; 78           ;
;     -- Dedicated logic registers            ; 78           ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 109          ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 78           ;
; Total fan-out                               ; 742          ;
; Average fan-out                             ; 1.84         ;
+---------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                       ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                              ; Entity Name ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------+-------------+--------------+
; |de10_lite                           ; 92 (0)              ; 78 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 109  ; 0            ; 0          ; |de10_lite                                       ; de10_lite   ; work         ;
;    |cpu:cpu1|                        ; 92 (0)              ; 78 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|cpu:cpu1                              ; cpu         ; work         ;
;       |ALU:ALU|                      ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|cpu:cpu1|ALU:ALU                      ; ALU         ; work         ;
;       |InstReg:InstReg|              ; 0 (0)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|cpu:cpu1|InstReg:InstReg              ; InstReg     ; work         ;
;       |controller:controller|        ; 16 (16)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|cpu:cpu1|controller:controller        ; controller  ; work         ;
;       |counter:counter|              ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|cpu:cpu1|counter:counter              ; counter     ; work         ;
;       |led_display:led_display_inst| ; 23 (23)             ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|cpu:cpu1|led_display:led_display_inst ; led_display ; work         ;
;       |mux:mux|                      ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|cpu:cpu1|mux:mux                      ; mux         ; work         ;
;       |reg:reg1|                     ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|cpu:cpu1|reg:reg1                     ; reg         ; work         ;
;       |reg:reg2|                     ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|cpu:cpu1|reg:reg2                     ; reg         ; work         ;
;       |rom:ROM|                      ; 8 (8)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|cpu:cpu1|rom:ROM                      ; rom         ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_lite|cpu:cpu1|controller:controller|state                                                                                                                                                                                                                           ;
+--------------------+------------------+-------------+------------------+------------------+------------------+--------------------+-----------------+--------------+--------------+----------------+---------------+---------------+--------------+-------------+------------+------------+
; Name               ; state.WAIT_STATE ; state.ERROR ; state.WR_BK_REG2 ; state.WR_BK_REG1 ; state.JUMP_COMPL ; state.BRANCH_COMPL ; state.WR_BK_MEM ; state.MEM_WR ; state.MEM_RD ; state.MEM_CALC ; state.ID_IMED ; state.ALU_EXE ; state.DECODE ; state.FETCH ; state.HALT ; state.STOP ;
+--------------------+------------------+-------------+------------------+------------------+------------------+--------------------+-----------------+--------------+--------------+----------------+---------------+---------------+--------------+-------------+------------+------------+
; state.STOP         ; 0                ; 0           ; 0                ; 0                ; 0                ; 0                  ; 0               ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0           ; 0          ; 0          ;
; state.HALT         ; 0                ; 0           ; 0                ; 0                ; 0                ; 0                  ; 0               ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0           ; 1          ; 1          ;
; state.FETCH        ; 0                ; 0           ; 0                ; 0                ; 0                ; 0                  ; 0               ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 1           ; 0          ; 1          ;
; state.DECODE       ; 0                ; 0           ; 0                ; 0                ; 0                ; 0                  ; 0               ; 0            ; 0            ; 0              ; 0             ; 0             ; 1            ; 0           ; 0          ; 1          ;
; state.ALU_EXE      ; 0                ; 0           ; 0                ; 0                ; 0                ; 0                  ; 0               ; 0            ; 0            ; 0              ; 0             ; 1             ; 0            ; 0           ; 0          ; 1          ;
; state.ID_IMED      ; 0                ; 0           ; 0                ; 0                ; 0                ; 0                  ; 0               ; 0            ; 0            ; 0              ; 1             ; 0             ; 0            ; 0           ; 0          ; 1          ;
; state.MEM_CALC     ; 0                ; 0           ; 0                ; 0                ; 0                ; 0                  ; 0               ; 0            ; 0            ; 1              ; 0             ; 0             ; 0            ; 0           ; 0          ; 1          ;
; state.MEM_RD       ; 0                ; 0           ; 0                ; 0                ; 0                ; 0                  ; 0               ; 0            ; 1            ; 0              ; 0             ; 0             ; 0            ; 0           ; 0          ; 1          ;
; state.MEM_WR       ; 0                ; 0           ; 0                ; 0                ; 0                ; 0                  ; 0               ; 1            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0           ; 0          ; 1          ;
; state.WR_BK_MEM    ; 0                ; 0           ; 0                ; 0                ; 0                ; 0                  ; 1               ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0           ; 0          ; 1          ;
; state.BRANCH_COMPL ; 0                ; 0           ; 0                ; 0                ; 0                ; 1                  ; 0               ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0           ; 0          ; 1          ;
; state.JUMP_COMPL   ; 0                ; 0           ; 0                ; 0                ; 1                ; 0                  ; 0               ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0           ; 0          ; 1          ;
; state.WR_BK_REG1   ; 0                ; 0           ; 0                ; 1                ; 0                ; 0                  ; 0               ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0           ; 0          ; 1          ;
; state.WR_BK_REG2   ; 0                ; 0           ; 1                ; 0                ; 0                ; 0                  ; 0               ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0           ; 0          ; 1          ;
; state.ERROR        ; 0                ; 1           ; 0                ; 0                ; 0                ; 0                  ; 0               ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0           ; 0          ; 1          ;
; state.WAIT_STATE   ; 1                ; 0           ; 0                ; 0                ; 0                ; 0                  ; 0               ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0           ; 0          ; 1          ;
+--------------------+------------------+-------------+------------------+------------------+------------------+--------------------+-----------------+--------------+--------------+----------------+---------------+---------------+--------------+-------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+---------------------------------------------------+---------------------------------------------------+
; Register name                                     ; Reason for Removal                                ;
+---------------------------------------------------+---------------------------------------------------+
; cpu:cpu1|led_display:led_display_inst|hex0[7]     ; Stuck at VCC due to stuck port data_in            ;
; cpu:cpu1|led_display:led_display_inst|hex1[7]     ; Stuck at VCC due to stuck port data_in            ;
; cpu:cpu1|led_display:led_display_inst|hex2[7]     ; Stuck at VCC due to stuck port data_in            ;
; cpu:cpu1|led_display:led_display_inst|hex3[7]     ; Stuck at VCC due to stuck port data_in            ;
; cpu:cpu1|led_display:led_display_inst|hex4[7]     ; Stuck at VCC due to stuck port data_in            ;
; cpu:cpu1|led_display:led_display_inst|hex5[7]     ; Stuck at VCC due to stuck port data_in            ;
; cpu:cpu1|counter:counter|dataout[4]               ; Merged with cpu:cpu1|counter:counter|dataTemp[4]  ;
; cpu:cpu1|counter:counter|dataout[3]               ; Merged with cpu:cpu1|counter:counter|dataTemp[3]  ;
; cpu:cpu1|counter:counter|dataout[2]               ; Merged with cpu:cpu1|counter:counter|dataTemp[2]  ;
; cpu:cpu1|counter:counter|dataout[1]               ; Merged with cpu:cpu1|counter:counter|dataTemp[1]  ;
; cpu:cpu1|counter:counter|dataout[0]               ; Merged with cpu:cpu1|counter:counter|dataTemp[0]  ;
; cpu:cpu1|InstReg:InstReg|mem_addr[7]              ; Merged with cpu:cpu1|InstReg:InstReg|immediate[7] ;
; cpu:cpu1|InstReg:InstReg|mem_addr[6]              ; Merged with cpu:cpu1|InstReg:InstReg|immediate[6] ;
; cpu:cpu1|InstReg:InstReg|mem_addr[5]              ; Merged with cpu:cpu1|InstReg:InstReg|immediate[5] ;
; cpu:cpu1|InstReg:InstReg|mem_addr[4]              ; Merged with cpu:cpu1|InstReg:InstReg|immediate[4] ;
; cpu:cpu1|InstReg:InstReg|mem_addr[3]              ; Merged with cpu:cpu1|InstReg:InstReg|immediate[3] ;
; cpu:cpu1|InstReg:InstReg|mem_addr[2]              ; Merged with cpu:cpu1|InstReg:InstReg|immediate[2] ;
; cpu:cpu1|InstReg:InstReg|mem_addr[1]              ; Merged with cpu:cpu1|InstReg:InstReg|immediate[1] ;
; cpu:cpu1|InstReg:InstReg|mem_addr[0]              ; Merged with cpu:cpu1|InstReg:InstReg|immediate[0] ;
; cpu:cpu1|rom:ROM|romOut[11,15]                    ; Stuck at GND due to stuck port data_in            ;
; cpu:cpu1|InstReg:InstReg|opCode[3,7]              ; Stuck at GND due to stuck port data_in            ;
; cpu:cpu1|rom:ROM|romOut[1,4..7,9]                 ; Merged with cpu:cpu1|rom:ROM|romOut[3]            ;
; cpu:cpu1|rom:ROM|romOut[0]                        ; Merged with cpu:cpu1|rom:ROM|romOut[2]            ;
; cpu:cpu1|rom:ROM|romOut[10]                       ; Merged with cpu:cpu1|rom:ROM|romOut[8]            ;
; cpu:cpu1|rom:ROM|romOut[14]                       ; Merged with cpu:cpu1|rom:ROM|romOut[13]           ;
; cpu:cpu1|InstReg:InstReg|opCode[5]                ; Merged with cpu:cpu1|InstReg:InstReg|opCode[6]    ;
; cpu:cpu1|InstReg:InstReg|opCode[0]                ; Merged with cpu:cpu1|InstReg:InstReg|opCode[2]    ;
; cpu:cpu1|InstReg:InstReg|immediate[1,3..7]        ; Merged with cpu:cpu1|InstReg:InstReg|opCode[1]    ;
; cpu:cpu1|InstReg:InstReg|immediate[2]             ; Merged with cpu:cpu1|InstReg:InstReg|immediate[0] ;
; cpu:cpu1|led_display:led_display_inst|hex3[2]     ; Stuck at GND due to stuck port data_in            ;
; cpu:cpu1|led_display:led_display_inst|hex0[0,5]   ; Stuck at GND due to stuck port data_in            ;
; cpu:cpu1|led_display:led_display_inst|hex1[0,4,5] ; Stuck at GND due to stuck port data_in            ;
; cpu:cpu1|led_display:led_display_inst|hex2[0]     ; Stuck at GND due to stuck port data_in            ;
; cpu:cpu1|controller:controller|state.MEM_RD       ; Lost fanout                                       ;
; cpu:cpu1|controller:controller|state.WR_BK_MEM    ; Lost fanout                                       ;
; cpu:cpu1|controller:controller|state.BRANCH_COMPL ; Stuck at GND due to stuck port data_in            ;
; cpu:cpu1|controller:controller|state.HALT         ; Stuck at GND due to stuck port data_in            ;
; cpu:cpu1|counter:counter|dataTemp[5..7]           ; Lost fanout                                       ;
; Total Number of Removed Registers = 55            ;                                                   ;
+---------------------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+-----------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name               ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+-----------------------------+---------------------------+-----------------------------------------------------------------------------------+
; cpu:cpu1|rom:ROM|romOut[11] ; Stuck at GND              ; cpu:cpu1|InstReg:InstReg|opCode[3], cpu:cpu1|led_display:led_display_inst|hex2[0] ;
;                             ; due to stuck port data_in ;                                                                                   ;
; cpu:cpu1|rom:ROM|romOut[15] ; Stuck at GND              ; cpu:cpu1|InstReg:InstReg|opCode[7], cpu:cpu1|led_display:led_display_inst|hex3[2] ;
;                             ; due to stuck port data_in ;                                                                                   ;
+-----------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 78    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 73    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 61    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Inverted Register Statistics                            ;
+-----------------------------------------------+---------+
; Inverted Register                             ; Fan out ;
+-----------------------------------------------+---------+
; cpu:cpu1|led_display:led_display_inst|hex0[6] ; 1       ;
; cpu:cpu1|led_display:led_display_inst|hex1[6] ; 1       ;
; cpu:cpu1|led_display:led_display_inst|hex2[6] ; 1       ;
; cpu:cpu1|led_display:led_display_inst|hex3[6] ; 1       ;
; cpu:cpu1|led_display:led_display_inst|hex4[6] ; 1       ;
; cpu:cpu1|led_display:led_display_inst|hex5[6] ; 1       ;
; Total number of inverted registers = 6        ;         ;
+-----------------------------------------------+---------+


+---------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                              ;
+---------------------------------+----------------------------------+------+
; Register Name                   ; Megafunction                     ; Type ;
+---------------------------------+----------------------------------+------+
; cpu:cpu1|ram:RAM|data_out[0..7] ; cpu:cpu1|ram:RAM|ram_block_rtl_0 ; RAM  ;
+---------------------------------+----------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |de10_lite|cpu:cpu1|counter:counter|dataTemp[5]      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |de10_lite|cpu:cpu1|reg:reg1|regOut[4]               ;
; 64:1               ; 8 bits    ; 336 LEs       ; 24 LEs               ; 312 LEs                ; Yes        ; |de10_lite|cpu:cpu1|reg:reg2|regOut[7]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |de10_lite|cpu:cpu1|controller:controller|state      ;
; 64:1               ; 7 bits    ; 294 LEs       ; 42 LEs               ; 252 LEs                ; No         ; |de10_lite|cpu:cpu1|ALU:ALU|Mux4                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |de10_lite|cpu:cpu1|controller:controller|Selector13 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |de10_lite|cpu:cpu1|controller:controller|Selector14 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_jc71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu1|reg:reg1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; regsize        ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu1|reg:reg2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; regsize        ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu1|ram:RAM ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; size           ; 256   ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 8                    ; Untyped                          ;
; NUMWORDS_A                         ; 256                  ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_jc71      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu1|ALU:ALU|lpm_mult:Mult0 ;
+------------------------------------------------+----------+----------------------+
; Parameter Name                                 ; Value    ; Type                 ;
+------------------------------------------------+----------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8        ; Untyped              ;
; LPM_WIDTHB                                     ; 8        ; Untyped              ;
; LPM_WIDTHP                                     ; 16       ; Untyped              ;
; LPM_WIDTHR                                     ; 16       ; Untyped              ;
; LPM_WIDTHS                                     ; 1        ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped              ;
; LPM_PIPELINE                                   ; 0        ; Untyped              ;
; LATENCY                                        ; 0        ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped              ;
; USE_EAB                                        ; OFF      ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_tds ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped              ;
+------------------------------------------------+----------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 8                                           ;
;     -- NUMWORDS_A                         ; 256                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                          ;
+---------------------------------------+---------------------------------+
; Name                                  ; Value                           ;
+---------------------------------------+---------------------------------+
; Number of entity instances            ; 1                               ;
; Entity Instance                       ; cpu:cpu1|ALU:ALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                               ;
;     -- LPM_WIDTHB                     ; 8                               ;
;     -- LPM_WIDTHP                     ; 16                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
+---------------------------------------+---------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 109                         ;
; cycloneiii_ff         ; 78                          ;
;     CLR               ; 12                          ;
;     ENA CLR           ; 56                          ;
;     ENA CLR SLD       ; 5                           ;
;     plain             ; 5                           ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 100                         ;
;     arith             ; 11                          ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 7                           ;
;     normal            ; 89                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 43                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Thu Jul 14 11:26:10 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/led_display.vhd
    Info (12022): Found design unit 1: led_display-RTL File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/led_display.vhd Line: 22
    Info (12023): Found entity 1: led_display File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/led_display.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/rom.vhd
    Info (12022): Found design unit 1: rom-rtl File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/rom.vhd Line: 21
    Info (12023): Found entity 1: rom File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/rom.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/register_16bits.vhd
    Info (12022): Found design unit 1: reg-rtl File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/Register_16bits.vhd Line: 16
    Info (12023): Found entity 1: reg File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/Register_16bits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/ram.vhd
    Info (12022): Found design unit 1: ram-rtl File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/ram.vhd Line: 25
    Info (12023): Found entity 1: ram File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/ram.vhd Line: 14
Warning (12090): Entity "mux" obtained from "../work/mux.vhd" instead of from Quartus Prime megafunction library File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/mux.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/mux.vhd
    Info (12022): Found design unit 1: mux-rtl File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/mux.vhd Line: 13
    Info (12023): Found entity 1: mux File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/mux.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/cpu.vhd
    Info (12022): Found design unit 1: cpu-stimulus File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd Line: 20
    Info (12023): Found entity 1: cpu File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/counter.vhd
    Info (12022): Found design unit 1: counter-LOGIC File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/counter.vhd Line: 27
    Info (12023): Found entity 1: counter File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/counter.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/controller.vhd
    Info (12022): Found design unit 1: controller-RTL File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/Controller.vhd Line: 39
    Info (12023): Found entity 1: controller File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/Controller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/alu.vhd
    Info (12022): Found design unit 1: ALU-LOGIC File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/ALU.vhd Line: 30
    Info (12023): Found entity 1: ALU File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/ALU.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/16bit_instruction_register.vhd
    Info (12022): Found design unit 1: InstReg-LOGIC File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/16bit_instruction_register.vhd Line: 23
    Info (12023): Found entity 1: InstReg File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/16bit_instruction_register.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file de10_lite.vhd
    Info (12022): Found design unit 1: de10_lite-rtl File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 69
    Info (12023): Found entity 1: de10_lite File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 11
Info (12127): Elaborating entity "de10_lite" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(19): used implicit default value for signal "DRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 19
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(20): used implicit default value for signal "DRAM_BA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 20
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(21): used implicit default value for signal "DRAM_CAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 21
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(22): used implicit default value for signal "DRAM_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(23): used implicit default value for signal "DRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 23
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(24): used implicit default value for signal "DRAM_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(26): used implicit default value for signal "DRAM_LDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 26
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(27): used implicit default value for signal "DRAM_RAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 27
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(28): used implicit default value for signal "DRAM_UDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 28
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(29): used implicit default value for signal "DRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 29
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(43): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 43
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:cpu1" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 72
Info (12128): Elaborating entity "controller" for hierarchy "cpu:cpu1|controller:controller" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd Line: 57
Info (12128): Elaborating entity "ALU" for hierarchy "cpu:cpu1|ALU:ALU" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd Line: 74
Info (12128): Elaborating entity "InstReg" for hierarchy "cpu:cpu1|InstReg:InstReg" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd Line: 83
Info (12128): Elaborating entity "mux" for hierarchy "cpu:cpu1|mux:mux" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd Line: 94
Info (12128): Elaborating entity "reg" for hierarchy "cpu:cpu1|reg:reg1" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd Line: 104
Info (12128): Elaborating entity "counter" for hierarchy "cpu:cpu1|counter:counter" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd Line: 128
Info (12128): Elaborating entity "rom" for hierarchy "cpu:cpu1|rom:ROM" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd Line: 138
Info (12128): Elaborating entity "ram" for hierarchy "cpu:cpu1|ram:RAM" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd Line: 146
Info (12128): Elaborating entity "led_display" for hierarchy "cpu:cpu1|led_display:led_display_inst" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd Line: 159
Warning (10036): Verilog HDL or VHDL warning at led_display.vhd(50): object "raw_data" assigned a value but never read File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/led_display.vhd Line: 50
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "cpu:cpu1|rom:ROM|rom" is uninferred because MIF is not supported for the selected family File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/rom.vhd Line: 29
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:cpu1|ram:RAM|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cpu:cpu1|ALU:ALU|Mult0" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/ALU.vhd Line: 34
Info (12130): Elaborated megafunction instantiation "cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jc71.tdf
    Info (12023): Found entity 1: altsyncram_jc71 File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/altsyncram_jc71.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "cpu:cpu1|ALU:ALU|lpm_mult:Mult0" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/ALU.vhd Line: 34
Info (12133): Instantiated megafunction "cpu:cpu1|ALU:ALU|lpm_mult:Mult0" with the following parameter: File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/ALU.vhd Line: 34
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tds.tdf
    Info (12023): Found entity 1: mult_tds File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/mult_tds.tdf Line: 29
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_jc71:auto_generated|ram_block1a0" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/altsyncram_jc71.tdf Line: 37
        Warning (14320): Synthesized away node "cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_jc71:auto_generated|ram_block1a1" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/altsyncram_jc71.tdf Line: 58
        Warning (14320): Synthesized away node "cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_jc71:auto_generated|ram_block1a2" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/altsyncram_jc71.tdf Line: 79
        Warning (14320): Synthesized away node "cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_jc71:auto_generated|ram_block1a3" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/altsyncram_jc71.tdf Line: 100
        Warning (14320): Synthesized away node "cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_jc71:auto_generated|ram_block1a4" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/altsyncram_jc71.tdf Line: 121
        Warning (14320): Synthesized away node "cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_jc71:auto_generated|ram_block1a5" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/altsyncram_jc71.tdf Line: 142
        Warning (14320): Synthesized away node "cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_jc71:auto_generated|ram_block1a6" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/altsyncram_jc71.tdf Line: 163
        Warning (14320): Synthesized away node "cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_jc71:auto_generated|ram_block1a7" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/altsyncram_jc71.tdf Line: 184
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 25
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 25
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 25
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 25
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 25
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 25
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 25
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 25
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 25
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 25
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 25
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 25
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 25
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 25
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 25
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 25
Info (13000): Registers with preset signals will power-up high File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/led_display.vhd Line: 66
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "cpu:cpu1|ALU:ALU|lpm_mult:Mult0|mult_tds:auto_generated|mac_out2" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/mult_tds.tdf Line: 45
        Warning (14320): Synthesized away node "cpu:cpu1|ALU:ALU|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/mult_tds.tdf Line: 36
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 19
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 19
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 19
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 19
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 19
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 19
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 19
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 19
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 19
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 19
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 19
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 19
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 19
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 20
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 20
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 21
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 22
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 23
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 24
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 26
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 27
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 28
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 29
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 32
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 32
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 32
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 33
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 33
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 33
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 33
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 34
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 34
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 35
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 35
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 36
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 37
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 43
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 43
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 43
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 43
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 43
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 43
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 43
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 43
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 43
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 43
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 40
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 46
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 46
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 46
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 46
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 46
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 46
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 46
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd Line: 46
Info (21057): Implemented 222 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 81 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 113 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 4823 megabytes
    Info: Processing ended: Thu Jul 14 11:26:33 2022
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:46


