{
    "type": "vulnerability",
    "spec_version": "2.1",
    "id": "vulnerability--039a4737-da87-4a5d-ad1a-1337a6627c5c",
    "created": "2024-08-13T16:02:58.462071Z",
    "modified": "2024-08-13T16:02:58.462075Z",
    "name": "No Title Available",
    "description": "Improper configuration in block design for Intel(R) MAX(R) 10 FPGA all versions may allow an authenticated user to potentially enable escalation of privilege and information disclosure via physical access.",
    "external_references": [
        {
            "source_name": "cve",
            "external_id": "CVE-2020-0574"
        }
    ],
    "references": [
        {
            "tags": [
                "x_refsource_CONFIRM"
            ],
            "url": "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html"
        }
    ]
}