<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>corr_accel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.141</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>176041</Best-caseLatency>
            <Average-caseLatency>176937</Average-caseLatency>
            <Worst-caseLatency>176937</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.760 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.769 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.769 ms</Worst-caseRealTimeLatency>
            <Interval-min>176042</Interval-min>
            <Interval-max>176938</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>104</BRAM_18K>
            <DSP>6</DSP>
            <FF>2920</FF>
            <LUT>17598</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>corr_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>corr_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>corr_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_address0</name>
            <Object>data_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_ce0</name>
            <Object>data_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_q0</name>
            <Object>data_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_address0</name>
            <Object>data_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_ce0</name>
            <Object>data_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_we0</name>
            <Object>data_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_d0</name>
            <Object>data_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>counter</name>
            <Object>counter</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>corr_accel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_recv_data_burst_fu_301</InstName>
                    <ModuleName>recv_data_burst</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>301</ID>
                    <BindInstances>add_ln39_fu_2422_p2 addr_fu_2552_p2 add_ln47_fu_2749_p2 add_ln48_fu_2887_p2 add_ln49_fu_3025_p2 j_fu_2455_p2 i_fu_2467_p2 add_ln67_fu_2479_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_compute_fu_411</InstName>
                    <ModuleName>compute</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>411</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711</InstName>
                            <ModuleName>compute_Pipeline_VITIS_LOOP_176_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>711</ID>
                            <BindInstances>add_ln176_fu_1460_p2 hadd_16ns_16ns_16_2_full_dsp_1_U54 hsub_16ns_16ns_16_2_full_dsp_1_U55</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln161_fu_840_p2 add_ln166_fu_862_p2 hmul_16ns_16ns_16_2_max_dsp_1_U149</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_send_data_burst_fu_461</InstName>
                    <ModuleName>send_data_burst</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>461</ID>
                    <BindInstances>add_ln83_fu_2358_p2 addr_fu_2486_p2 add_ln97_fu_2557_p2 add_ln98_fu_2629_p2 add_ln99_fu_2701_p2 j_1_fu_2389_p2 i_1_fu_2401_p2 add_ln108_fu_2413_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>reg_file_U reg_file_1_U reg_file_2_U reg_file_3_U reg_file_4_U reg_file_5_U reg_file_6_U reg_file_7_U reg_file_8_U reg_file_9_U reg_file_10_U reg_file_11_U reg_file_12_U reg_file_13_U reg_file_14_U reg_file_15_U reg_file_16_U reg_file_17_U reg_file_18_U reg_file_19_U reg_file_20_U reg_file_21_U reg_file_22_U reg_file_23_U reg_file_24_U reg_file_25_U reg_file_26_U reg_file_27_U reg_file_28_U reg_file_29_U reg_file_30_U reg_file_31_U reg_file_32_U reg_file_33_U reg_file_34_U reg_file_35_U reg_file_36_U reg_file_37_U reg_file_38_U reg_file_39_U reg_file_40_U reg_file_41_U reg_file_42_U reg_file_43_U reg_file_44_U reg_file_45_U reg_file_46_U reg_file_47_U reg_file_48_U reg_file_49_U reg_file_50_U reg_file_51_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>recv_data_burst</Name>
            <Loops>
                <VITIS_LOOP_39_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.883</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26626</Best-caseLatency>
                    <Average-caseLatency>26626</Average-caseLatency>
                    <Worst-caseLatency>26626</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.266 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.266 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.266 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26626</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_1>
                        <Name>VITIS_LOOP_39_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>26624</TripCount>
                        <Latency>26624</Latency>
                        <AbsoluteTimeLatency>0.266 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_39_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>139</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3562</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_2422_p2" SOURCE="center-cgp-example/src/correlation.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="addr_fu_2552_p2" SOURCE="center-cgp-example/src/correlation.cpp:11" URAM="0" VARIABLE="addr"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_2749_p2" SOURCE="center-cgp-example/src/correlation.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_2887_p2" SOURCE="center-cgp-example/src/correlation.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_3025_p2" SOURCE="center-cgp-example/src/correlation.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_2455_p2" SOURCE="center-cgp-example/src/correlation.cpp:61" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_2467_p2" SOURCE="center-cgp-example/src/correlation.cpp:64" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_2479_p2" SOURCE="center-cgp-example/src/correlation.cpp:67" URAM="0" VARIABLE="add_ln67"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_Pipeline_VITIS_LOOP_176_3</Name>
            <Loops>
                <VITIS_LOOP_176_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.141</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>133</Best-caseLatency>
                    <Average-caseLatency>133</Average-caseLatency>
                    <Worst-caseLatency>133</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>133</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_176_3>
                        <Name>VITIS_LOOP_176_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>131</Latency>
                        <AbsoluteTimeLatency>1.310 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_176_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2082</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2324</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_1460_p2" SOURCE="center-cgp-example/src/correlation.cpp:176" URAM="0" VARIABLE="add_ln176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_176_3" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U54" SOURCE="center-cgp-example/src/correlation.cpp:186" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_176_3" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_2_full_dsp_1_U55" SOURCE="center-cgp-example/src/correlation.cpp:188" URAM="0" VARIABLE="sub"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute</Name>
            <Loops>
                <VITIS_LOOP_159_1>
                    <VITIS_LOOP_166_2/>
                </VITIS_LOOP_159_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.141</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>122781</Best-caseLatency>
                    <Average-caseLatency>123677</Average-caseLatency>
                    <Worst-caseLatency>123677</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.228 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.237 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.237 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>122781 ~ 123677</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_159_1>
                        <Name>VITIS_LOOP_159_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>122780 ~ 123676</Latency>
                        <AbsoluteTimeLatency>1.228 ms ~ 1.237 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>8770</min>
                                <max>8834</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>8770 ~ 8834</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_166_2>
                            <Name>VITIS_LOOP_166_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>64</TripCount>
                            <Latency>8768 ~ 8832</Latency>
                            <AbsoluteTimeLatency>87.680 us ~ 88.320 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>137</min>
                                    <max>138</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>137 ~ 138</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711</Instance>
                            </InstanceList>
                        </VITIS_LOOP_166_2>
                    </VITIS_LOOP_159_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2289</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4503</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_840_p2" SOURCE="center-cgp-example/src/correlation.cpp:161" URAM="0" VARIABLE="add_ln161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_166_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_fu_862_p2" SOURCE="center-cgp-example/src/correlation.cpp:166" URAM="0" VARIABLE="add_ln166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_166_2" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U149" SOURCE="center-cgp-example/src/correlation.cpp:174" URAM="0" VARIABLE="div"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>send_data_burst</Name>
            <Loops>
                <VITIS_LOOP_83_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.806</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26627</Best-caseLatency>
                    <Average-caseLatency>26627</Average-caseLatency>
                    <Worst-caseLatency>26627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.266 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.266 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.266 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_83_1>
                        <Name>VITIS_LOOP_83_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>26624</TripCount>
                        <Latency>26625</Latency>
                        <AbsoluteTimeLatency>0.266 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_83_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3456</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_2358_p2" SOURCE="center-cgp-example/src/correlation.cpp:83" URAM="0" VARIABLE="add_ln83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="addr_fu_2486_p2" SOURCE="center-cgp-example/src/correlation.cpp:11" URAM="0" VARIABLE="addr"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_2557_p2" SOURCE="center-cgp-example/src/correlation.cpp:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_2629_p2" SOURCE="center-cgp-example/src/correlation.cpp:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_2701_p2" SOURCE="center-cgp-example/src/correlation.cpp:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="j_1_fu_2389_p2" SOURCE="center-cgp-example/src/correlation.cpp:102" URAM="0" VARIABLE="j_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="i_1_fu_2401_p2" SOURCE="center-cgp-example/src/correlation.cpp:105" URAM="0" VARIABLE="i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_2413_p2" SOURCE="center-cgp-example/src/correlation.cpp:108" URAM="0" VARIABLE="add_ln108"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>corr_accel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.141</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>176041</Best-caseLatency>
                    <Average-caseLatency>176937</Average-caseLatency>
                    <Worst-caseLatency>176937</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.760 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.769 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.769 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>176042 ~ 176938</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>104</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>16</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2920</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>17598</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_1_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_2_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_3_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_4_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_5_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_6_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_7_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_8_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_9_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_10_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_11_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_12_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_13_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_14_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_15_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_16_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_17_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_18_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_19_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_20_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_21_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_22_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_23_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_24_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_25_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_26_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_27_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_28_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_29_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_30_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_31_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_32_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_32"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_33_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_33"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_34_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_34"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_35_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_35"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_36_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_36"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_37_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_37"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_38_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_38"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_39_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_39"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_40_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_40"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_41_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_41"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_42_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_42"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_43_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_43"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_44_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_44"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_45_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_45"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_46_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_46"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_47_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_47"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_48_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_48"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_49_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_49"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_50_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_50"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_51_U" SOURCE="center-cgp-example/src/correlation.cpp:209" URAM="0" VARIABLE="reg_file_51"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export flow="impl" vivado_clock="10" vivado_phys_opt="all"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="data_in" index="0" direction="in" srcType="ap_uint&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="data_in_address0" name="data_in_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="data_in_ce0" name="data_in_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_in_q0" name="data_in_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_out" index="1" direction="out" srcType="ap_uint&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="data_out_address0" name="data_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="data_out_ce0" name="data_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_out_we0" name="data_out_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_out_d0" name="data_out_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="counter" index="2" direction="in" srcType="*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="counter" name="counter" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="start_time" index="3" direction="out" srcType="ap_uint&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="start_time_1" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="start_time_2" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="end_time" index="4" direction="out" srcType="ap_uint&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="end_time_1" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="end_time_2" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="start_time_1" access="R" description="Data signal of start_time" range="32">
                    <fields>
                        <field offset="0" width="32" name="start_time" access="R" description="Bit 31 to 0 of start_time"/>
                    </fields>
                </register>
                <register offset="0x14" name="start_time_2" access="R" description="Data signal of start_time" range="32">
                    <fields>
                        <field offset="0" width="32" name="start_time" access="R" description="Bit 63 to 32 of start_time"/>
                    </fields>
                </register>
                <register offset="0x28" name="end_time_1" access="R" description="Data signal of end_time" range="32">
                    <fields>
                        <field offset="0" width="32" name="end_time" access="R" description="Bit 31 to 0 of end_time"/>
                    </fields>
                </register>
                <register offset="0x2c" name="end_time_2" access="R" description="Data signal of end_time" range="32">
                    <fields>
                        <field offset="0" width="32" name="end_time" access="R" description="Bit 63 to 32 of end_time"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="16" argName="start_time"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="40" argName="end_time"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="data_in_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="data_in_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_in_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_in_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="data_in_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_in_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="data_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="data_out_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_out_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="counter" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="counter">DATA</portMap>
            </portMaps>
            <ports>
                <port>counter</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="counter"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 1, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">start_time_1, 0x10, 32, R, Data signal of start_time, </column>
                    <column name="s_axi_control">start_time_2, 0x14, 32, R, Data signal of start_time, </column>
                    <column name="s_axi_control">end_time_1, 0x28, 32, R, Data signal of end_time, </column>
                    <column name="s_axi_control">end_time_2, 0x2c, 32, R, Data signal of end_time, </column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="data_in_address0">15, , </column>
                    <column name="data_in_q0">64, , </column>
                    <column name="data_out_address0">15, , </column>
                    <column name="data_out_d0">64, , </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="counter">ap_none, 64, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="data_in">in, ap_uint&lt;64&gt;*</column>
                    <column name="data_out">out, ap_uint&lt;64&gt;*</column>
                    <column name="counter">in, pointer</column>
                    <column name="start_time">out, ap_uint&lt;64&gt;*</column>
                    <column name="end_time">out, ap_uint&lt;64&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="data_in">data_in_address0, port, offset, </column>
                    <column name="data_in">data_in_ce0, port, , </column>
                    <column name="data_in">data_in_q0, port, , </column>
                    <column name="data_out">data_out_address0, port, offset, </column>
                    <column name="data_out">data_out_ce0, port, , </column>
                    <column name="data_out">data_out_we0, port, , </column>
                    <column name="data_out">data_out_d0, port, , </column>
                    <column name="counter">counter, port, , </column>
                    <column name="start_time">s_axi_control, register, , name=start_time_1 offset=0x10 range=32</column>
                    <column name="start_time">s_axi_control, register, , name=start_time_2 offset=0x14 range=32</column>
                    <column name="end_time">s_axi_control, register, , name=end_time_1 offset=0x28 range=32</column>
                    <column name="end_time">s_axi_control, register, , name=end_time_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="inline" location="center-cgp-example/src/correlation.cpp:10" status="valid" parentFunction="access" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="center-cgp-example/src/correlation.cpp:15" status="valid" parentFunction="cast_half" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="center-cgp-example/src/correlation.cpp:20" status="valid" parentFunction="cast_dma_type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="center-cgp-example/src/correlation.cpp:30" status="valid" parentFunction="recv_data_burst" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="center-cgp-example/src/correlation.cpp:40" status="valid" parentFunction="recv_data_burst" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="center-cgp-example/src/correlation.cpp:41" status="valid" parentFunction="recv_data_burst" variable="reg_file" isDirective="0" options="dependent=false type=inter variable=reg_file"/>
        <Pragma type="dependence" location="center-cgp-example/src/correlation.cpp:42" status="valid" parentFunction="recv_data_burst" variable="reg_file" isDirective="0" options="dependent=false type=intra variable=reg_file"/>
        <Pragma type="inline" location="center-cgp-example/src/correlation.cpp:74" status="valid" parentFunction="send_data_burst" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="center-cgp-example/src/correlation.cpp:84" status="valid" parentFunction="send_data_burst" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="center-cgp-example/src/correlation.cpp:121" status="valid" parentFunction="compute" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="center-cgp-example/src/correlation.cpp:160" status="valid" parentFunction="compute" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="center-cgp-example/src/correlation.cpp:167" status="valid" parentFunction="compute" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="dependence" location="center-cgp-example/src/correlation.cpp:168" status="valid" parentFunction="compute" variable="reg_file" isDirective="0" options="dependent=false type=inter variable=reg_file"/>
        <Pragma type="dependence" location="center-cgp-example/src/correlation.cpp:169" status="valid" parentFunction="compute" variable="reg_file" isDirective="0" options="dependent=false type=intra variable=reg_file"/>
        <Pragma type="unroll" location="center-cgp-example/src/correlation.cpp:177" status="valid" parentFunction="compute" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="dependence" location="center-cgp-example/src/correlation.cpp:178" status="valid" parentFunction="compute" variable="reg_file" isDirective="0" options="dependent=false type=inter variable=reg_file"/>
        <Pragma type="dependence" location="center-cgp-example/src/correlation.cpp:179" status="valid" parentFunction="compute" variable="reg_file" isDirective="0" options="dependent=false type=intra variable=reg_file"/>
        <Pragma type="dependence" location="center-cgp-example/src/correlation.cpp:180" status="valid" parentFunction="compute" variable="reg_file2" isDirective="0" options="dependent=false type=inter variable=reg_file2"/>
        <Pragma type="dependence" location="center-cgp-example/src/correlation.cpp:181" status="valid" parentFunction="compute" variable="reg_file2" isDirective="0" options="dependent=false type=intra variable=reg_file2"/>
        <Pragma type="dependence" location="center-cgp-example/src/correlation.cpp:182" status="valid" parentFunction="compute" variable="reg_file4" isDirective="0" options="dependent=false type=inter variable=reg_file4"/>
        <Pragma type="dependence" location="center-cgp-example/src/correlation.cpp:183" status="valid" parentFunction="compute" variable="reg_file4" isDirective="0" options="dependent=false type=intra variable=reg_file4"/>
        <Pragma type="interface" location="center-cgp-example/src/correlation.cpp:200" status="valid" parentFunction="corr_accel" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="interface" location="center-cgp-example/src/correlation.cpp:201" status="valid" parentFunction="corr_accel" variable="start_time" isDirective="0" options="mode=s_axilite port=start_time"/>
        <Pragma type="interface" location="center-cgp-example/src/correlation.cpp:202" status="valid" parentFunction="corr_accel" variable="start_time" isDirective="0" options="mode=ap_none port=start_time register"/>
        <Pragma type="interface" location="center-cgp-example/src/correlation.cpp:203" status="valid" parentFunction="corr_accel" variable="end_time" isDirective="0" options="mode=s_axilite port=end_time"/>
        <Pragma type="interface" location="center-cgp-example/src/correlation.cpp:204" status="valid" parentFunction="corr_accel" variable="end_time" isDirective="0" options="mode=ap_none port=end_time register"/>
        <Pragma type="interface" location="center-cgp-example/src/correlation.cpp:205" status="invalid" parentFunction="corr_accel" variable="counter" isDirective="0" options="mode=ap_none port=counter register=">
            <Msg msg_id="207-5555" msg_severity="WARNING" msg_body="unexpected pragma argument '=', expects identifier"/>
        </Pragma>
        <Pragma type="interface" location="center-cgp-example/src/correlation.cpp:206" status="invalid" parentFunction="corr_accel" variable="" isDirective="0" options="mode=m_axi bundle=reg_file[">
            <Msg msg_id="207-5555" msg_severity="WARNING" msg_body="unexpected pragma argument '[', expects identifier"/>
        </Pragma>
        <Pragma type="interface" location="center-cgp-example/src/correlation.cpp:207" status="invalid" parentFunction="corr_accel" variable="" isDirective="0" options="mode=m_axi bundle=reg_file[">
            <Msg msg_id="207-5555" msg_severity="WARNING" msg_body="unexpected pragma argument '[', expects identifier"/>
        </Pragma>
        <Pragma type="bind_storage" location="center-cgp-example/src/correlation.cpp:210" status="valid" parentFunction="corr_accel" variable="reg_file" isDirective="0" options="variable=reg_file type=ram_t2p impl=bram"/>
        <Pragma type="array_partition" location="center-cgp-example/src/correlation.cpp:211" status="valid" parentFunction="corr_accel" variable="reg_file" isDirective="0" options="variable=reg_file dim=1 complete"/>
        <Pragma type="array_partition" location="center-cgp-example/src/correlation.cpp:212" status="valid" parentFunction="corr_accel" variable="reg_file" isDirective="0" options="variable=reg_file dim=2 type=cyclic factor=2"/>
        <Pragma type="protocol" location="center-cgp-example/src/correlation.cpp:215" status="valid" parentFunction="corr_accel" variable="" isDirective="0" options="mode=fixed"/>
    </PragmaReport>
</profile>

