Loading plugins phase: Elapsed time ==> 0s.168ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\UART_FSKTx.cydsn\UART_FSKTx.cyprj -d CY8C5888LTI-LP097 -s C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\UART_FSKTx.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.711ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.084ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  UART_FSKTx.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\UART_FSKTx.cydsn\UART_FSKTx.cyprj -dcpsoc3 UART_FSKTx.v -verilog
======================================================================

======================================================================
Compiling:  UART_FSKTx.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\UART_FSKTx.cydsn\UART_FSKTx.cyprj -dcpsoc3 UART_FSKTx.v -verilog
======================================================================

======================================================================
Compiling:  UART_FSKTx.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\UART_FSKTx.cydsn\UART_FSKTx.cyprj -dcpsoc3 -verilog UART_FSKTx.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri May 25 19:12:04 2018


======================================================================
Compiling:  UART_FSKTx.v
Program  :   vpp
Options  :    -yv2 -q10 UART_FSKTx.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri May 25 19:12:04 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'UART_FSKTx.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  UART_FSKTx.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\UART_FSKTx.cydsn\UART_FSKTx.cyprj -dcpsoc3 -verilog UART_FSKTx.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri May 25 19:12:04 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\UART_FSKTx.cydsn\codegentemp\UART_FSKTx.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\UART_FSKTx.cydsn\codegentemp\UART_FSKTx.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  UART_FSKTx.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\UART_FSKTx.cydsn\UART_FSKTx.cyprj -dcpsoc3 -verilog UART_FSKTx.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri May 25 19:12:05 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\UART_FSKTx.cydsn\codegentemp\UART_FSKTx.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\UART_FSKTx.cydsn\codegentemp\UART_FSKTx.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	Net_103
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_98
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\PWM_Modulator:PWMUDB:km_run\
	\PWM_Modulator:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Modulator:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Modulator:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Modulator:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Modulator:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Modulator:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Modulator:PWMUDB:capt_rising\
	\PWM_Modulator:PWMUDB:capt_falling\
	\PWM_Modulator:PWMUDB:trig_rise\
	\PWM_Modulator:PWMUDB:trig_fall\
	\PWM_Modulator:PWMUDB:sc_kill\
	\PWM_Modulator:PWMUDB:min_kill\
	\PWM_Modulator:PWMUDB:km_tc\
	\PWM_Modulator:PWMUDB:db_tc\
	\PWM_Modulator:PWMUDB:dith_sel\
	\PWM_Modulator:PWMUDB:compare2\
	\PWM_Modulator:Net_101\
	Net_787
	Net_788
	\PWM_Modulator:PWMUDB:MODULE_6:b_31\
	\PWM_Modulator:PWMUDB:MODULE_6:b_30\
	\PWM_Modulator:PWMUDB:MODULE_6:b_29\
	\PWM_Modulator:PWMUDB:MODULE_6:b_28\
	\PWM_Modulator:PWMUDB:MODULE_6:b_27\
	\PWM_Modulator:PWMUDB:MODULE_6:b_26\
	\PWM_Modulator:PWMUDB:MODULE_6:b_25\
	\PWM_Modulator:PWMUDB:MODULE_6:b_24\
	\PWM_Modulator:PWMUDB:MODULE_6:b_23\
	\PWM_Modulator:PWMUDB:MODULE_6:b_22\
	\PWM_Modulator:PWMUDB:MODULE_6:b_21\
	\PWM_Modulator:PWMUDB:MODULE_6:b_20\
	\PWM_Modulator:PWMUDB:MODULE_6:b_19\
	\PWM_Modulator:PWMUDB:MODULE_6:b_18\
	\PWM_Modulator:PWMUDB:MODULE_6:b_17\
	\PWM_Modulator:PWMUDB:MODULE_6:b_16\
	\PWM_Modulator:PWMUDB:MODULE_6:b_15\
	\PWM_Modulator:PWMUDB:MODULE_6:b_14\
	\PWM_Modulator:PWMUDB:MODULE_6:b_13\
	\PWM_Modulator:PWMUDB:MODULE_6:b_12\
	\PWM_Modulator:PWMUDB:MODULE_6:b_11\
	\PWM_Modulator:PWMUDB:MODULE_6:b_10\
	\PWM_Modulator:PWMUDB:MODULE_6:b_9\
	\PWM_Modulator:PWMUDB:MODULE_6:b_8\
	\PWM_Modulator:PWMUDB:MODULE_6:b_7\
	\PWM_Modulator:PWMUDB:MODULE_6:b_6\
	\PWM_Modulator:PWMUDB:MODULE_6:b_5\
	\PWM_Modulator:PWMUDB:MODULE_6:b_4\
	\PWM_Modulator:PWMUDB:MODULE_6:b_3\
	\PWM_Modulator:PWMUDB:MODULE_6:b_2\
	\PWM_Modulator:PWMUDB:MODULE_6:b_1\
	\PWM_Modulator:PWMUDB:MODULE_6:b_0\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_789
	Net_786
	\PWM_Modulator:Net_113\
	\PWM_Modulator:Net_107\
	\PWM_Modulator:Net_114\
	\PWM_Switch_Timer:Net_260\
	Net_126
	\PWM_Switch_Timer:TimerUDB:ctrl_ten\
	\PWM_Switch_Timer:TimerUDB:ctrl_cmode_0\
	\PWM_Switch_Timer:TimerUDB:ctrl_tmode_1\
	\PWM_Switch_Timer:TimerUDB:ctrl_tmode_0\
	\PWM_Switch_Timer:TimerUDB:ctrl_ic_1\
	\PWM_Switch_Timer:TimerUDB:ctrl_ic_0\
	Net_130
	\PWM_Switch_Timer:TimerUDB:zeros_3\
	\PWM_Switch_Timer:TimerUDB:zeros_2\
	\PWM_Switch_Timer:Net_102\
	\PWM_Switch_Timer:Net_266\
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_799
	Net_800
	\PWM_1:PWMUDB:MODULE_7:b_31\
	\PWM_1:PWMUDB:MODULE_7:b_30\
	\PWM_1:PWMUDB:MODULE_7:b_29\
	\PWM_1:PWMUDB:MODULE_7:b_28\
	\PWM_1:PWMUDB:MODULE_7:b_27\
	\PWM_1:PWMUDB:MODULE_7:b_26\
	\PWM_1:PWMUDB:MODULE_7:b_25\
	\PWM_1:PWMUDB:MODULE_7:b_24\
	\PWM_1:PWMUDB:MODULE_7:b_23\
	\PWM_1:PWMUDB:MODULE_7:b_22\
	\PWM_1:PWMUDB:MODULE_7:b_21\
	\PWM_1:PWMUDB:MODULE_7:b_20\
	\PWM_1:PWMUDB:MODULE_7:b_19\
	\PWM_1:PWMUDB:MODULE_7:b_18\
	\PWM_1:PWMUDB:MODULE_7:b_17\
	\PWM_1:PWMUDB:MODULE_7:b_16\
	\PWM_1:PWMUDB:MODULE_7:b_15\
	\PWM_1:PWMUDB:MODULE_7:b_14\
	\PWM_1:PWMUDB:MODULE_7:b_13\
	\PWM_1:PWMUDB:MODULE_7:b_12\
	\PWM_1:PWMUDB:MODULE_7:b_11\
	\PWM_1:PWMUDB:MODULE_7:b_10\
	\PWM_1:PWMUDB:MODULE_7:b_9\
	\PWM_1:PWMUDB:MODULE_7:b_8\
	\PWM_1:PWMUDB:MODULE_7:b_7\
	\PWM_1:PWMUDB:MODULE_7:b_6\
	\PWM_1:PWMUDB:MODULE_7:b_5\
	\PWM_1:PWMUDB:MODULE_7:b_4\
	\PWM_1:PWMUDB:MODULE_7:b_3\
	\PWM_1:PWMUDB:MODULE_7:b_2\
	\PWM_1:PWMUDB:MODULE_7:b_1\
	\PWM_1:PWMUDB:MODULE_7:b_0\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_801
	Net_798
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\PWM_2:PWMUDB:km_run\
	\PWM_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2:PWMUDB:capt_rising\
	\PWM_2:PWMUDB:capt_falling\
	\PWM_2:PWMUDB:trig_rise\
	\PWM_2:PWMUDB:trig_fall\
	\PWM_2:PWMUDB:sc_kill\
	\PWM_2:PWMUDB:min_kill\
	\PWM_2:PWMUDB:km_tc\
	\PWM_2:PWMUDB:db_tc\
	\PWM_2:PWMUDB:dith_sel\
	\PWM_2:PWMUDB:compare2\
	\PWM_2:Net_101\
	Net_811
	Net_812
	\PWM_2:PWMUDB:MODULE_8:b_31\
	\PWM_2:PWMUDB:MODULE_8:b_30\
	\PWM_2:PWMUDB:MODULE_8:b_29\
	\PWM_2:PWMUDB:MODULE_8:b_28\
	\PWM_2:PWMUDB:MODULE_8:b_27\
	\PWM_2:PWMUDB:MODULE_8:b_26\
	\PWM_2:PWMUDB:MODULE_8:b_25\
	\PWM_2:PWMUDB:MODULE_8:b_24\
	\PWM_2:PWMUDB:MODULE_8:b_23\
	\PWM_2:PWMUDB:MODULE_8:b_22\
	\PWM_2:PWMUDB:MODULE_8:b_21\
	\PWM_2:PWMUDB:MODULE_8:b_20\
	\PWM_2:PWMUDB:MODULE_8:b_19\
	\PWM_2:PWMUDB:MODULE_8:b_18\
	\PWM_2:PWMUDB:MODULE_8:b_17\
	\PWM_2:PWMUDB:MODULE_8:b_16\
	\PWM_2:PWMUDB:MODULE_8:b_15\
	\PWM_2:PWMUDB:MODULE_8:b_14\
	\PWM_2:PWMUDB:MODULE_8:b_13\
	\PWM_2:PWMUDB:MODULE_8:b_12\
	\PWM_2:PWMUDB:MODULE_8:b_11\
	\PWM_2:PWMUDB:MODULE_8:b_10\
	\PWM_2:PWMUDB:MODULE_8:b_9\
	\PWM_2:PWMUDB:MODULE_8:b_8\
	\PWM_2:PWMUDB:MODULE_8:b_7\
	\PWM_2:PWMUDB:MODULE_8:b_6\
	\PWM_2:PWMUDB:MODULE_8:b_5\
	\PWM_2:PWMUDB:MODULE_8:b_4\
	\PWM_2:PWMUDB:MODULE_8:b_3\
	\PWM_2:PWMUDB:MODULE_8:b_2\
	\PWM_2:PWMUDB:MODULE_8:b_1\
	\PWM_2:PWMUDB:MODULE_8:b_0\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_813
	Net_810
	\PWM_2:Net_113\
	\PWM_2:Net_107\
	\PWM_2:Net_114\
	\PWM_3:PWMUDB:km_run\
	\PWM_3:PWMUDB:ctrl_cmpmode2_2\
	\PWM_3:PWMUDB:ctrl_cmpmode2_1\
	\PWM_3:PWMUDB:ctrl_cmpmode2_0\
	\PWM_3:PWMUDB:ctrl_cmpmode1_2\
	\PWM_3:PWMUDB:ctrl_cmpmode1_1\
	\PWM_3:PWMUDB:ctrl_cmpmode1_0\
	\PWM_3:PWMUDB:capt_rising\
	\PWM_3:PWMUDB:capt_falling\
	\PWM_3:PWMUDB:trig_rise\
	\PWM_3:PWMUDB:trig_fall\
	\PWM_3:PWMUDB:sc_kill\
	\PWM_3:PWMUDB:min_kill\
	\PWM_3:PWMUDB:km_tc\
	\PWM_3:PWMUDB:db_tc\
	\PWM_3:PWMUDB:dith_sel\
	\PWM_3:PWMUDB:compare2\
	\PWM_3:Net_101\
	Net_823
	Net_824
	\PWM_3:PWMUDB:MODULE_9:b_31\
	\PWM_3:PWMUDB:MODULE_9:b_30\
	\PWM_3:PWMUDB:MODULE_9:b_29\
	\PWM_3:PWMUDB:MODULE_9:b_28\
	\PWM_3:PWMUDB:MODULE_9:b_27\
	\PWM_3:PWMUDB:MODULE_9:b_26\
	\PWM_3:PWMUDB:MODULE_9:b_25\
	\PWM_3:PWMUDB:MODULE_9:b_24\
	\PWM_3:PWMUDB:MODULE_9:b_23\
	\PWM_3:PWMUDB:MODULE_9:b_22\
	\PWM_3:PWMUDB:MODULE_9:b_21\
	\PWM_3:PWMUDB:MODULE_9:b_20\
	\PWM_3:PWMUDB:MODULE_9:b_19\
	\PWM_3:PWMUDB:MODULE_9:b_18\
	\PWM_3:PWMUDB:MODULE_9:b_17\
	\PWM_3:PWMUDB:MODULE_9:b_16\
	\PWM_3:PWMUDB:MODULE_9:b_15\
	\PWM_3:PWMUDB:MODULE_9:b_14\
	\PWM_3:PWMUDB:MODULE_9:b_13\
	\PWM_3:PWMUDB:MODULE_9:b_12\
	\PWM_3:PWMUDB:MODULE_9:b_11\
	\PWM_3:PWMUDB:MODULE_9:b_10\
	\PWM_3:PWMUDB:MODULE_9:b_9\
	\PWM_3:PWMUDB:MODULE_9:b_8\
	\PWM_3:PWMUDB:MODULE_9:b_7\
	\PWM_3:PWMUDB:MODULE_9:b_6\
	\PWM_3:PWMUDB:MODULE_9:b_5\
	\PWM_3:PWMUDB:MODULE_9:b_4\
	\PWM_3:PWMUDB:MODULE_9:b_3\
	\PWM_3:PWMUDB:MODULE_9:b_2\
	\PWM_3:PWMUDB:MODULE_9:b_1\
	\PWM_3:PWMUDB:MODULE_9:b_0\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_825
	Net_822
	\PWM_3:Net_113\
	\PWM_3:Net_107\
	\PWM_3:Net_114\

    Synthesized names
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_2\

Deleted 575 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:HalfDuplexSend\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalParityType_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalParityType_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_ctrl_mark\ to \UART:BUART:tx_hd_send_break\
Aliasing zero to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_status_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \PWM_Modulator:PWMUDB:hwCapture\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:trig_out\ to one
Aliasing \PWM_Modulator:PWMUDB:runmode_enable\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:runmode_enable\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:ltch_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:ltch_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:min_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:min_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:final_kill\ to one
Aliasing \PWM_Modulator:PWMUDB:dith_count_1\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:dith_count_1\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:dith_count_0\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:dith_count_0\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:reset\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:cmp2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:cmp1_status_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:cmp1_status_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:cmp2_status_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:cmp2_status_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:final_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:final_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:cs_addr_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:pwm1_i\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:pwm2_i\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_23\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_22\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_21\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_20\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_19\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_18\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_17\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_16\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_15\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_14\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_13\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_12\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_11\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_10\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_9\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_8\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_7\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \LCD:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD:tmpOE__LCDPort_net_0\ to one
Aliasing tmpOE__PWM_Out_net_0 to one
Aliasing Net_16 to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Switch_Timer:TimerUDB:ctrl_cmode_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Switch_Timer:TimerUDB:trigger_enable\ to one
Aliasing \PWM_Switch_Timer:TimerUDB:status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Switch_Timer:TimerUDB:status_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Switch_Timer:TimerUDB:status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Switch_Timer:TimerUDB:status_0\ to \PWM_Switch_Timer:TimerUDB:tc_i\
Aliasing tmpOE__Rx_net_0 to one
Aliasing tmpOE__Tx_net_0 to one
Aliasing tmpOE__HighVoltage_net_0 to one
Aliasing \PWM_1:PWMUDB:hwCapture\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:trig_out\ to one
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:final_kill\ to one
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:reset\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:cmp2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:pwm1_i\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:pwm2_i\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_23\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_22\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_21\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_20\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_19\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_18\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_17\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_16\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_15\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_14\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_13\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_12\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_11\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_10\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_9\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_8\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_7\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_2:PWMUDB:hwCapture\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:trig_out\ to one
Aliasing \PWM_2:PWMUDB:runmode_enable\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:runmode_enable\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:final_kill\ to one
Aliasing \PWM_2:PWMUDB:dith_count_1\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:dith_count_1\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:dith_count_0\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:dith_count_0\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:reset\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:cmp2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:final_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:final_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:cs_addr_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:pwm1_i\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:pwm2_i\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_23\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_22\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_21\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_20\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_19\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_18\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_17\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_16\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_15\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_14\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_13\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_12\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_11\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_10\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_9\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_8\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_7\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__pin_12kHz_net_0 to one
Aliasing tmpOE__pin_43kHz_net_0 to one
Aliasing \PWM_3:PWMUDB:hwCapture\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:trig_out\ to one
Aliasing \PWM_3:PWMUDB:runmode_enable\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:runmode_enable\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:min_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:min_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:final_kill\ to one
Aliasing \PWM_3:PWMUDB:dith_count_1\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:dith_count_1\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:dith_count_0\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:dith_count_0\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:reset\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:cmp2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:final_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:final_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:cs_addr_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:pwm1_i\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:pwm2_i\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_23\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_22\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_21\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_20\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_19\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_18\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_17\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_16\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_15\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_14\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_13\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_12\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_11\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_10\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_9\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_8\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_7\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__pin_36kHz_net_0 to one
Aliasing tmpOE__SignalBase_net_0 to one
Aliasing \UART:BUART:reset_reg\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_break_status\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Modulator:PWMUDB:prevCapture\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:trig_last\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Modulator:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Modulator:PWMUDB:prevCompare1\\D\ to \PWM_Modulator:PWMUDB:pwm_temp\
Aliasing \PWM_Modulator:PWMUDB:tc_i_reg\\D\ to \PWM_Modulator:PWMUDB:status_2\
Aliasing \PWM_Switch_Timer:TimerUDB:capture_last\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Switch_Timer:TimerUDB:hwEnable_reg\\D\ to \PWM_Switch_Timer:TimerUDB:run_mode\
Aliasing \PWM_Switch_Timer:TimerUDB:capture_out_reg_i\\D\ to \PWM_Switch_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_2:PWMUDB:prevCapture\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:trig_last\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_2:PWMUDB:prevCompare1\\D\ to \PWM_2:PWMUDB:pwm_temp\
Aliasing \PWM_2:PWMUDB:tc_i_reg\\D\ to \PWM_2:PWMUDB:status_2\
Aliasing \PWM_3:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_3:PWMUDB:prevCapture\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:trig_last\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_3:PWMUDB:prevCompare1\\D\ to \PWM_3:PWMUDB:pwm_temp\
Aliasing \PWM_3:PWMUDB:tc_i_reg\\D\ to \PWM_3:PWMUDB:status_2\
Removing Lhs of wire \UART:Net_61\[2] = \UART:Net_9\[1]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[8] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[9] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[10] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[11] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[12] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[13] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[14] = \UART:BUART:tx_hd_send_break\[7]
Removing Rhs of wire Net_104[21] = \UART:BUART:rx_interrupt_out\[22]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[26] = \UART:BUART:tx_bitclk_dp\[63]
Removing Rhs of wire zero[27] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[73] = \UART:BUART:tx_counter_dp\[64]
Removing Lhs of wire \UART:BUART:tx_status_6\[74] = zero[27]
Removing Lhs of wire \UART:BUART:tx_status_5\[75] = zero[27]
Removing Lhs of wire \UART:BUART:tx_status_4\[76] = zero[27]
Removing Lhs of wire \UART:BUART:tx_status_1\[78] = \UART:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \UART:BUART:tx_status_3\[80] = \UART:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[140] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[148] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[159]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[150] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[160]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[151] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[176]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[152] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[190]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[153] = \UART:BUART:sRX:s23Poll:MODIN1_1\[154]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[154] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[155] = \UART:BUART:sRX:s23Poll:MODIN1_0\[156]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[156] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[164] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[165] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[166] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[167] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[168] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[169] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[170] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[171] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[172] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[173] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[178] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[179] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[180] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[181] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[182] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[183] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[184] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[185] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[186] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[187] = zero[27]
Removing Lhs of wire \UART:BUART:rx_status_1\[194] = zero[27]
Removing Rhs of wire \UART:BUART:rx_status_2\[195] = \UART:BUART:rx_parity_error_status\[196]
Removing Rhs of wire \UART:BUART:rx_status_3\[197] = \UART:BUART:rx_stop_bit_error\[198]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[208] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[257]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[212] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[279]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[213] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[214] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[215] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[216] = \UART:BUART:sRX:MODIN4_6\[217]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[217] = \UART:BUART:rx_count_6\[135]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[218] = \UART:BUART:sRX:MODIN4_5\[219]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[219] = \UART:BUART:rx_count_5\[136]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[220] = \UART:BUART:sRX:MODIN4_4\[221]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[221] = \UART:BUART:rx_count_4\[137]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[222] = \UART:BUART:sRX:MODIN4_3\[223]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[223] = \UART:BUART:rx_count_3\[138]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[224] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[225] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[226] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[227] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[228] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[229] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[230] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[231] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[232] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[233] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[234] = \UART:BUART:rx_count_6\[135]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[235] = \UART:BUART:rx_count_5\[136]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[236] = \UART:BUART:rx_count_4\[137]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[237] = \UART:BUART:rx_count_3\[138]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[238] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[239] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[240] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[241] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[242] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[243] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[244] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[259] = \UART:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[260] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[261] = \UART:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[262] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[263] = \UART:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[264] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[266] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[267] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[268] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \PWM_Modulator:PWMUDB:ctrl_enable\[304] = \PWM_Modulator:PWMUDB:control_7\[296]
Removing Lhs of wire \PWM_Modulator:PWMUDB:hwCapture\[314] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:hwEnable\[315] = \PWM_Modulator:PWMUDB:control_7\[296]
Removing Lhs of wire \PWM_Modulator:PWMUDB:trig_out\[319] = one[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:runmode_enable\\R\[321] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:runmode_enable\\S\[322] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:final_enable\[323] = \PWM_Modulator:PWMUDB:runmode_enable\[320]
Removing Lhs of wire \PWM_Modulator:PWMUDB:ltch_kill_reg\\R\[327] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:ltch_kill_reg\\S\[328] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:min_kill_reg\\R\[329] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:min_kill_reg\\S\[330] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:final_kill\[333] = one[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_1\[337] = \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_1\[577]
Removing Lhs of wire \PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_6_0\[339] = \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_0\[578]
Removing Lhs of wire \PWM_Modulator:PWMUDB:dith_count_1\\R\[340] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:dith_count_1\\S\[341] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:dith_count_0\\R\[342] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:dith_count_0\\S\[343] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:reset\[346] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:status_6\[347] = zero[27]
Removing Rhs of wire \PWM_Modulator:PWMUDB:status_5\[348] = \PWM_Modulator:PWMUDB:final_kill_reg\[362]
Removing Lhs of wire \PWM_Modulator:PWMUDB:status_4\[349] = zero[27]
Removing Rhs of wire \PWM_Modulator:PWMUDB:status_3\[350] = \PWM_Modulator:PWMUDB:fifo_full\[369]
Removing Rhs of wire \PWM_Modulator:PWMUDB:status_1\[352] = \PWM_Modulator:PWMUDB:cmp2_status_reg\[361]
Removing Rhs of wire \PWM_Modulator:PWMUDB:status_0\[353] = \PWM_Modulator:PWMUDB:cmp1_status_reg\[360]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cmp2_status\[358] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cmp2\[359] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cmp1_status_reg\\R\[363] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cmp1_status_reg\\S\[364] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cmp2_status_reg\\R\[365] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cmp2_status_reg\\S\[366] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:final_kill_reg\\R\[367] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:final_kill_reg\\S\[368] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cs_addr_2\[370] = \PWM_Modulator:PWMUDB:tc_i\[325]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cs_addr_1\[371] = \PWM_Modulator:PWMUDB:runmode_enable\[320]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cs_addr_0\[372] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:compare1\[405] = \PWM_Modulator:PWMUDB:cmp1_less\[376]
Removing Lhs of wire \PWM_Modulator:PWMUDB:pwm1_i\[410] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:pwm2_i\[412] = zero[27]
Removing Rhs of wire \PWM_Modulator:Net_96\[415] = \PWM_Modulator:PWMUDB:pwm_i_reg\[407]
Removing Lhs of wire \PWM_Modulator:PWMUDB:pwm_temp\[418] = \PWM_Modulator:PWMUDB:cmp1\[356]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_23\[459] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_22\[460] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_21\[461] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_20\[462] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_19\[463] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_18\[464] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_17\[465] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_16\[466] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_15\[467] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_14\[468] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_13\[469] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_12\[470] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_11\[471] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_10\[472] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_9\[473] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_8\[474] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_7\[475] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_6\[476] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_5\[477] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_4\[478] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_3\[479] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_2\[480] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_1\[481] = \PWM_Modulator:PWMUDB:MODIN5_1\[482]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODIN5_1\[482] = \PWM_Modulator:PWMUDB:dith_count_1\[336]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:a_0\[483] = \PWM_Modulator:PWMUDB:MODIN5_0\[484]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODIN5_0\[484] = \PWM_Modulator:PWMUDB:dith_count_0\[338]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[616] = one[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[617] = one[4]
Removing Rhs of wire Net_87[618] = \PWM_Modulator:Net_96\[415]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[625] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[626] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[627] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[628] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[629] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[630] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[631] = one[4]
Removing Lhs of wire tmpOE__PWM_Out_net_0[649] = one[4]
Removing Lhs of wire Net_16[656] = zero[27]
Removing Rhs of wire Net_145[660] = \PWM_Switch_Timer:Net_53\[661]
Removing Rhs of wire Net_145[660] = \PWM_Switch_Timer:TimerUDB:tc_reg_i\[693]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:ctrl_enable\[675] = \PWM_Switch_Timer:TimerUDB:control_7\[667]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:ctrl_cmode_1\[677] = zero[27]
Removing Rhs of wire \PWM_Switch_Timer:TimerUDB:timer_enable\[686] = \PWM_Switch_Timer:TimerUDB:runmode_enable\[698]
Removing Rhs of wire \PWM_Switch_Timer:TimerUDB:run_mode\[687] = \PWM_Switch_Timer:TimerUDB:hwEnable\[688]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:run_mode\[687] = \PWM_Switch_Timer:TimerUDB:control_7\[667]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:trigger_enable\[690] = one[4]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:tc_i\[692] = \PWM_Switch_Timer:TimerUDB:status_tc\[689]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:capt_fifo_load_int\[697] = \PWM_Switch_Timer:TimerUDB:capt_fifo_load\[685]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:status_6\[700] = zero[27]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:status_5\[701] = zero[27]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:status_4\[702] = zero[27]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:status_0\[703] = \PWM_Switch_Timer:TimerUDB:status_tc\[689]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:status_1\[704] = \PWM_Switch_Timer:TimerUDB:capt_fifo_load\[685]
Removing Rhs of wire \PWM_Switch_Timer:TimerUDB:status_2\[705] = \PWM_Switch_Timer:TimerUDB:fifo_full\[706]
Removing Rhs of wire \PWM_Switch_Timer:TimerUDB:status_3\[707] = \PWM_Switch_Timer:TimerUDB:fifo_nempty\[708]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:cs_addr_2\[710] = zero[27]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:cs_addr_1\[711] = \PWM_Switch_Timer:TimerUDB:trig_reg\[699]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:cs_addr_0\[712] = \PWM_Switch_Timer:TimerUDB:per_zero\[691]
Removing Lhs of wire tmpOE__Rx_net_0[796] = one[4]
Removing Lhs of wire tmpOE__Tx_net_0[801] = one[4]
Removing Lhs of wire tmpOE__HighVoltage_net_0[809] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[828] = \PWM_1:PWMUDB:control_7\[820]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[838] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[839] = \PWM_1:PWMUDB:control_7\[820]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[843] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[845] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[846] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[847] = \PWM_1:PWMUDB:runmode_enable\[844]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[851] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[852] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[853] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[854] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[857] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_7_1\[861] = \PWM_1:PWMUDB:MODULE_7:g2:a0:s_1\[1149]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_7_0\[863] = \PWM_1:PWMUDB:MODULE_7:g2:a0:s_0\[1150]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[864] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[865] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[866] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[867] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[870] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[871] = zero[27]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[872] = \PWM_1:PWMUDB:final_kill_reg\[886]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[873] = zero[27]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[874] = \PWM_1:PWMUDB:fifo_full\[893]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[876] = \PWM_1:PWMUDB:cmp2_status_reg\[885]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[877] = \PWM_1:PWMUDB:cmp1_status_reg\[884]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[882] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[883] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[887] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[888] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[889] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[890] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[891] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[892] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[894] = \PWM_1:PWMUDB:tc_i\[849]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[895] = \PWM_1:PWMUDB:runmode_enable\[844]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[896] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[977] = \PWM_1:PWMUDB:cmp1_less\[948]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[982] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[984] = zero[27]
Removing Rhs of wire \PWM_1:Net_96\[987] = \PWM_1:PWMUDB:pwm_i_reg\[979]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[990] = \PWM_1:PWMUDB:cmp1\[880]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_23\[1031] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_22\[1032] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_21\[1033] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_20\[1034] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_19\[1035] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_18\[1036] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_17\[1037] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_16\[1038] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_15\[1039] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_14\[1040] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_13\[1041] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_12\[1042] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_11\[1043] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_10\[1044] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_9\[1045] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_8\[1046] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_7\[1047] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_6\[1048] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_5\[1049] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_4\[1050] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_3\[1051] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_2\[1052] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_1\[1053] = \PWM_1:PWMUDB:MODIN6_1\[1054]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN6_1\[1054] = \PWM_1:PWMUDB:dith_count_1\[860]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_0\[1055] = \PWM_1:PWMUDB:MODIN6_0\[1056]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN6_0\[1056] = \PWM_1:PWMUDB:dith_count_0\[862]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1188] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1189] = one[4]
Removing Rhs of wire Net_265[1190] = \PWM_1:Net_96\[987]
Removing Lhs of wire \PWM_2:PWMUDB:ctrl_enable\[1210] = \PWM_2:PWMUDB:control_7\[1202]
Removing Lhs of wire \PWM_2:PWMUDB:hwCapture\[1220] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:hwEnable\[1221] = \PWM_2:PWMUDB:control_7\[1202]
Removing Lhs of wire \PWM_2:PWMUDB:trig_out\[1225] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\R\[1227] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\S\[1228] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:final_enable\[1229] = \PWM_2:PWMUDB:runmode_enable\[1226]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\R\[1233] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\S\[1234] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\R\[1235] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\S\[1236] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill\[1239] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_8_1\[1243] = \PWM_2:PWMUDB:MODULE_8:g2:a0:s_1\[1531]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_8_0\[1245] = \PWM_2:PWMUDB:MODULE_8:g2:a0:s_0\[1532]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\R\[1246] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\S\[1247] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\R\[1248] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\S\[1249] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:reset\[1252] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:status_6\[1253] = zero[27]
Removing Rhs of wire \PWM_2:PWMUDB:status_5\[1254] = \PWM_2:PWMUDB:final_kill_reg\[1268]
Removing Lhs of wire \PWM_2:PWMUDB:status_4\[1255] = zero[27]
Removing Rhs of wire \PWM_2:PWMUDB:status_3\[1256] = \PWM_2:PWMUDB:fifo_full\[1275]
Removing Rhs of wire \PWM_2:PWMUDB:status_1\[1258] = \PWM_2:PWMUDB:cmp2_status_reg\[1267]
Removing Rhs of wire \PWM_2:PWMUDB:status_0\[1259] = \PWM_2:PWMUDB:cmp1_status_reg\[1266]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status\[1264] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2\[1265] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\R\[1269] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\S\[1270] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\R\[1271] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\S\[1272] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\R\[1273] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\S\[1274] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_2\[1276] = \PWM_2:PWMUDB:tc_i\[1231]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_1\[1277] = \PWM_2:PWMUDB:runmode_enable\[1226]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_0\[1278] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:compare1\[1359] = \PWM_2:PWMUDB:cmp1_less\[1330]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i\[1364] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i\[1366] = zero[27]
Removing Rhs of wire \PWM_2:Net_96\[1369] = \PWM_2:PWMUDB:pwm_i_reg\[1361]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_temp\[1372] = \PWM_2:PWMUDB:cmp1\[1262]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_23\[1413] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_22\[1414] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_21\[1415] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_20\[1416] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_19\[1417] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_18\[1418] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_17\[1419] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_16\[1420] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_15\[1421] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_14\[1422] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_13\[1423] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_12\[1424] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_11\[1425] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_10\[1426] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_9\[1427] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_8\[1428] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_7\[1429] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_6\[1430] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_5\[1431] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_4\[1432] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_3\[1433] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_2\[1434] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_1\[1435] = \PWM_2:PWMUDB:MODIN7_1\[1436]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN7_1\[1436] = \PWM_2:PWMUDB:dith_count_1\[1242]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_0\[1437] = \PWM_2:PWMUDB:MODIN7_0\[1438]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN7_0\[1438] = \PWM_2:PWMUDB:dith_count_0\[1244]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1570] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1571] = one[4]
Removing Rhs of wire Net_279[1572] = \PWM_2:Net_96\[1369]
Removing Lhs of wire tmpOE__pin_12kHz_net_0[1581] = one[4]
Removing Lhs of wire tmpOE__pin_43kHz_net_0[1587] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:ctrl_enable\[1606] = \PWM_3:PWMUDB:control_7\[1598]
Removing Lhs of wire \PWM_3:PWMUDB:hwCapture\[1616] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:hwEnable\[1617] = \PWM_3:PWMUDB:control_7\[1598]
Removing Lhs of wire \PWM_3:PWMUDB:trig_out\[1621] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\R\[1623] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\S\[1624] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:final_enable\[1625] = \PWM_3:PWMUDB:runmode_enable\[1622]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\R\[1629] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\S\[1630] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\R\[1631] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\S\[1632] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill\[1635] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_9_1\[1639] = \PWM_3:PWMUDB:MODULE_9:g2:a0:s_1\[1927]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_9_0\[1641] = \PWM_3:PWMUDB:MODULE_9:g2:a0:s_0\[1928]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\R\[1642] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\S\[1643] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\R\[1644] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\S\[1645] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:reset\[1648] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:status_6\[1649] = zero[27]
Removing Rhs of wire \PWM_3:PWMUDB:status_5\[1650] = \PWM_3:PWMUDB:final_kill_reg\[1664]
Removing Lhs of wire \PWM_3:PWMUDB:status_4\[1651] = zero[27]
Removing Rhs of wire \PWM_3:PWMUDB:status_3\[1652] = \PWM_3:PWMUDB:fifo_full\[1671]
Removing Rhs of wire \PWM_3:PWMUDB:status_1\[1654] = \PWM_3:PWMUDB:cmp2_status_reg\[1663]
Removing Rhs of wire \PWM_3:PWMUDB:status_0\[1655] = \PWM_3:PWMUDB:cmp1_status_reg\[1662]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status\[1660] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2\[1661] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\R\[1665] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\S\[1666] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\R\[1667] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\S\[1668] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\R\[1669] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\S\[1670] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_2\[1672] = \PWM_3:PWMUDB:tc_i\[1627]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_1\[1673] = \PWM_3:PWMUDB:runmode_enable\[1622]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_0\[1674] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:compare1\[1755] = \PWM_3:PWMUDB:cmp1_less\[1726]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i\[1760] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i\[1762] = zero[27]
Removing Rhs of wire \PWM_3:Net_96\[1765] = \PWM_3:PWMUDB:pwm_i_reg\[1757]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_temp\[1768] = \PWM_3:PWMUDB:cmp1\[1658]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_23\[1809] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_22\[1810] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_21\[1811] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_20\[1812] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_19\[1813] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_18\[1814] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_17\[1815] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_16\[1816] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_15\[1817] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_14\[1818] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_13\[1819] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_12\[1820] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_11\[1821] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_10\[1822] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_9\[1823] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_8\[1824] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_7\[1825] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_6\[1826] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_5\[1827] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_4\[1828] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_3\[1829] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_2\[1830] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_1\[1831] = \PWM_3:PWMUDB:MODIN8_1\[1832]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN8_1\[1832] = \PWM_3:PWMUDB:dith_count_1\[1638]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_0\[1833] = \PWM_3:PWMUDB:MODIN8_0\[1834]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN8_0\[1834] = \PWM_3:PWMUDB:dith_count_0\[1640]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1966] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1967] = one[4]
Removing Rhs of wire Net_295[1968] = \PWM_3:Net_96\[1765]
Removing Lhs of wire tmpOE__pin_36kHz_net_0[1975] = one[4]
Removing Lhs of wire tmpOE__SignalBase_net_0[1982] = one[4]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1987] = zero[27]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[2002] = \UART:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[2011] = \UART:BUART:rx_parity_error_pre\[206]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[2012] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:min_kill_reg\\D\[2016] = one[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:prevCapture\\D\[2017] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:trig_last\\D\[2018] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:ltch_kill_reg\\D\[2021] = one[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:prevCompare1\\D\[2024] = \PWM_Modulator:PWMUDB:cmp1\[356]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cmp1_status_reg\\D\[2025] = \PWM_Modulator:PWMUDB:cmp1_status\[357]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cmp2_status_reg\\D\[2026] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:pwm_i_reg\\D\[2028] = \PWM_Modulator:PWMUDB:pwm_i\[408]
Removing Lhs of wire \PWM_Modulator:PWMUDB:pwm1_i_reg\\D\[2029] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:pwm2_i_reg\\D\[2030] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:tc_i_reg\\D\[2031] = \PWM_Modulator:PWMUDB:status_2\[351]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:capture_last\\D\[2032] = zero[27]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:tc_reg_i\\D\[2033] = \PWM_Switch_Timer:TimerUDB:status_tc\[689]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:hwEnable_reg\\D\[2034] = \PWM_Switch_Timer:TimerUDB:control_7\[667]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:capture_out_reg_i\\D\[2035] = \PWM_Switch_Timer:TimerUDB:capt_fifo_load\[685]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[2036] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[2037] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[2038] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[2041] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[2044] = \PWM_1:PWMUDB:cmp1\[880]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[2045] = \PWM_1:PWMUDB:cmp1_status\[881]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[2046] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[2048] = \PWM_1:PWMUDB:pwm_i\[980]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[2049] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[2050] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[2051] = \PWM_1:PWMUDB:status_2\[875]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\D\[2052] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:prevCapture\\D\[2053] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:trig_last\\D\[2054] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\D\[2057] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:prevCompare1\\D\[2060] = \PWM_2:PWMUDB:cmp1\[1262]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\D\[2061] = \PWM_2:PWMUDB:cmp1_status\[1263]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\D\[2062] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_i_reg\\D\[2064] = \PWM_2:PWMUDB:pwm_i\[1362]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i_reg\\D\[2065] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i_reg\\D\[2066] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:tc_i_reg\\D\[2067] = \PWM_2:PWMUDB:status_2\[1257]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\D\[2068] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:prevCapture\\D\[2069] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:trig_last\\D\[2070] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\D\[2073] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:prevCompare1\\D\[2076] = \PWM_3:PWMUDB:cmp1\[1658]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\D\[2077] = \PWM_3:PWMUDB:cmp1_status\[1659]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\D\[2078] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_i_reg\\D\[2080] = \PWM_3:PWMUDB:pwm_i\[1758]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i_reg\\D\[2081] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i_reg\\D\[2082] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:tc_i_reg\\D\[2083] = \PWM_3:PWMUDB:status_2\[1653]

------------------------------------------------------
Aliased 0 equations, 462 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:cmp1\' (cost = 0):
\PWM_Modulator:PWMUDB:cmp1\ <= (\PWM_Modulator:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Modulator:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_Modulator:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Modulator:PWMUDB:dith_count_1\ and \PWM_Modulator:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Switch_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\PWM_Switch_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Switch_Timer:TimerUDB:timer_enable\' (cost = 0):
\PWM_Switch_Timer:TimerUDB:timer_enable\ <= (\PWM_Switch_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:cmp1\' (cost = 0):
\PWM_2:PWMUDB:cmp1\ <= (\PWM_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:cmp1\' (cost = 0):
\PWM_3:PWMUDB:cmp1\ <= (\PWM_3:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_Modulator:PWMUDB:dith_count_0\ and \PWM_Modulator:PWMUDB:dith_count_1\)
	OR (not \PWM_Modulator:PWMUDB:dith_count_1\ and \PWM_Modulator:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_2:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_3:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_3:PWMUDB:dith_count_0\ and \PWM_3:PWMUDB:dith_count_1\)
	OR (not \PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_102 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_102 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_102 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_102 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_102 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 131 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PWM_Modulator:PWMUDB:final_capture\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Switch_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_3:PWMUDB:final_capture\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_Modulator:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[93] = \UART:BUART:rx_bitclk\[141]
Removing Lhs of wire \UART:BUART:rx_status_0\[192] = zero[27]
Removing Lhs of wire \UART:BUART:rx_status_6\[201] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:final_capture\[374] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[587] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[597] = zero[27]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[607] = zero[27]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:capt_fifo_load\[685] = zero[27]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:trig_reg\[699] = \PWM_Switch_Timer:TimerUDB:control_7\[667]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[898] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1159] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1169] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1179] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:final_capture\[1280] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1541] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1551] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1561] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:final_capture\[1676] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1937] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1947] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1957] = zero[27]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1994] = \UART:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[2006] = zero[27]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[2007] = zero[27]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[2009] = zero[27]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[2010] = \UART:BUART:rx_markspace_pre\[205]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[2015] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \PWM_Modulator:PWMUDB:runmode_enable\\D\[2019] = \PWM_Modulator:PWMUDB:control_7\[296]
Removing Lhs of wire \PWM_Modulator:PWMUDB:final_kill_reg\\D\[2027] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[2039] = \PWM_1:PWMUDB:control_7\[820]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[2047] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\D\[2055] = \PWM_2:PWMUDB:control_7\[1202]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\D\[2063] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\D\[2071] = \PWM_3:PWMUDB:control_7\[1598]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\D\[2079] = zero[27]

------------------------------------------------------
Aliased 0 equations, 35 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_102 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_102 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\UART_FSKTx.cydsn\UART_FSKTx.cyprj -dcpsoc3 UART_FSKTx.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.285ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Friday, 25 May 2018 19:12:06
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\UART_FSKTx.cydsn\UART_FSKTx.cyprj -d CY8C5888LTI-LP097 UART_FSKTx.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Modulator:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Modulator:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Modulator:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Modulator:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Modulator:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Modulator:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Modulator:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Switch_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Switch_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "Rx(0)". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "Tx(0)". (App=cydsfit)
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_325
    Digital Clock 1: Automatic-assigning  clock 'PWM_Clock'. Fanout=1, Signal=Net_46
    Digital Clock 2: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_340
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_312
    Digital Clock 4: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_14
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Modulator:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Switch_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Switch_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = PWM_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Out(0)__PA ,
            pin_input => Net_87 ,
            pad => PWM_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx(0)__PA ,
            fb => Net_102 ,
            pad => Rx(0)_PAD );
        Properties:
        {
            port_location = "PORT(0,5)"
        }

    Pin : Name = Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx(0)__PA ,
            pin_input => Net_97 ,
            pad => Tx(0)_PAD );
        Properties:
        {
            port_location = "PORT(0,4)"
        }

    Pin : Name = HighVoltage(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighVoltage(0)__PA ,
            pad => HighVoltage(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pin_12kHz(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin_12kHz(0)__PA ,
            pin_input => Net_265 ,
            pad => pin_12kHz(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pin_43kHz(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin_43kHz(0)__PA ,
            pin_input => Net_279 ,
            pad => pin_43kHz(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pin_36kHz(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin_36kHz(0)__PA ,
            pin_input => Net_295 ,
            pad => pin_36kHz(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SignalBase(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SignalBase(0)__PA ,
            pad => SignalBase(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_97, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_97 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_102 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_Modulator:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Modulator:PWMUDB:runmode_enable\ * 
              \PWM_Modulator:PWMUDB:tc_i\
        );
        Output = \PWM_Modulator:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_Switch_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Switch_Timer:TimerUDB:control_7\ * 
              \PWM_Switch_Timer:TimerUDB:per_zero\
        );
        Output = \PWM_Switch_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:tc_i\
        );
        Output = \PWM_3:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_102
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_102 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_102 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_102
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_102 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_102 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_102
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_102
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_Modulator:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Modulator:PWMUDB:control_7\
        );
        Output = \PWM_Modulator:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_Modulator:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Modulator:PWMUDB:cmp1_less\
        );
        Output = \PWM_Modulator:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Modulator:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Modulator:PWMUDB:prevCompare1\ * 
              \PWM_Modulator:PWMUDB:cmp1_less\
        );
        Output = \PWM_Modulator:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_87, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Modulator:PWMUDB:runmode_enable\ * 
              \PWM_Modulator:PWMUDB:cmp1_less\
        );
        Output = Net_87 (fanout=1)

    MacroCell: Name=Net_145, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Switch_Timer:TimerUDB:control_7\ * 
              \PWM_Switch_Timer:TimerUDB:per_zero\
        );
        Output = Net_145 (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_265, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_265 (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_279, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_279 (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_295, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_295 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_46 ,
            cs_addr_2 => \PWM_Modulator:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Modulator:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Modulator:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Modulator:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Modulator:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_14 ,
            cs_addr_1 => \PWM_Switch_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PWM_Switch_Timer:TimerUDB:per_zero\ ,
            chain_out => \PWM_Switch_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_14 ,
            cs_addr_1 => \PWM_Switch_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PWM_Switch_Timer:TimerUDB:per_zero\ ,
            z0_comb => \PWM_Switch_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \PWM_Switch_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \PWM_Switch_Timer:TimerUDB:status_2\ ,
            chain_in => \PWM_Switch_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_312 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_312 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
            chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_325 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_2:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_325 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ ,
            chain_in => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_2:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_340 ,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_3:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_340 ,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_3:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ ,
            chain_in => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_3:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_104 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Modulator:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_46 ,
            status_3 => \PWM_Modulator:PWMUDB:status_3\ ,
            status_2 => \PWM_Modulator:PWMUDB:status_2\ ,
            status_0 => \PWM_Modulator:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Switch_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_14 ,
            status_3 => \PWM_Switch_Timer:TimerUDB:status_3\ ,
            status_2 => \PWM_Switch_Timer:TimerUDB:status_2\ ,
            status_0 => \PWM_Switch_Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_312 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_325 ,
            status_3 => \PWM_2:PWMUDB:status_3\ ,
            status_2 => \PWM_2:PWMUDB:status_2\ ,
            status_0 => \PWM_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_340 ,
            status_3 => \PWM_3:PWMUDB:status_3\ ,
            status_2 => \PWM_3:PWMUDB:status_2\ ,
            status_0 => \PWM_3:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_Modulator:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_46 ,
            control_7 => \PWM_Modulator:PWMUDB:control_7\ ,
            control_6 => \PWM_Modulator:PWMUDB:control_6\ ,
            control_5 => \PWM_Modulator:PWMUDB:control_5\ ,
            control_4 => \PWM_Modulator:PWMUDB:control_4\ ,
            control_3 => \PWM_Modulator:PWMUDB:control_3\ ,
            control_2 => \PWM_Modulator:PWMUDB:control_2\ ,
            control_1 => \PWM_Modulator:PWMUDB:control_1\ ,
            control_0 => \PWM_Modulator:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Switch_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_14 ,
            control_7 => \PWM_Switch_Timer:TimerUDB:control_7\ ,
            control_6 => \PWM_Switch_Timer:TimerUDB:control_6\ ,
            control_5 => \PWM_Switch_Timer:TimerUDB:control_5\ ,
            control_4 => \PWM_Switch_Timer:TimerUDB:control_4\ ,
            control_3 => \PWM_Switch_Timer:TimerUDB:control_3\ ,
            control_2 => \PWM_Switch_Timer:TimerUDB:control_2\ ,
            control_1 => \PWM_Switch_Timer:TimerUDB:control_1\ ,
            control_0 => \PWM_Switch_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_312 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_325 ,
            control_7 => \PWM_2:PWMUDB:control_7\ ,
            control_6 => \PWM_2:PWMUDB:control_6\ ,
            control_5 => \PWM_2:PWMUDB:control_5\ ,
            control_4 => \PWM_2:PWMUDB:control_4\ ,
            control_3 => \PWM_2:PWMUDB:control_3\ ,
            control_2 => \PWM_2:PWMUDB:control_2\ ,
            control_1 => \PWM_2:PWMUDB:control_1\ ,
            control_0 => \PWM_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_340 ,
            control_7 => \PWM_3:PWMUDB:control_7\ ,
            control_6 => \PWM_3:PWMUDB:control_6\ ,
            control_5 => \PWM_3:PWMUDB:control_5\ ,
            control_4 => \PWM_3:PWMUDB:control_4\ ,
            control_3 => \PWM_3:PWMUDB:control_3\ ,
            control_2 => \PWM_3:PWMUDB:control_2\ ,
            control_1 => \PWM_3:PWMUDB:control_1\ ,
            control_0 => \PWM_3:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_rx
        PORT MAP (
            interrupt => Net_104 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_sec
        PORT MAP (
            interrupt => Net_145 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   17 :   31 :   48 : 35.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   46 :  146 :  192 : 23.96 %
  Unique P-terms              :   65 :  319 :  384 : 16.93 %
  Total P-terms               :   75 :      :      :        
  Datapath Cells              :   12 :   12 :   24 : 50.00 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    7 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.153ms
Tech Mapping phase: Elapsed time ==> 0s.231ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(1)][IoId=(7)] : HighVoltage(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : PWM_Out(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SignalBase(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_2@[IOP=(0)][IoId=(2)] : pin_12kHz(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : pin_36kHz(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : pin_43kHz(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.362ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   22 :   26 :   48 :  45.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.27
                   Pterms :            3.14
               Macrocells :            2.09
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.085ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :       5.46 :       3.54
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_97, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_97 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_104 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_145, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Switch_Timer:TimerUDB:control_7\ * 
              \PWM_Switch_Timer:TimerUDB:per_zero\
        );
        Output = Net_145 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Switch_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Switch_Timer:TimerUDB:control_7\ * 
              \PWM_Switch_Timer:TimerUDB:per_zero\
        );
        Output = \PWM_Switch_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_14 ,
        cs_addr_1 => \PWM_Switch_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \PWM_Switch_Timer:TimerUDB:per_zero\ ,
        z0_comb => \PWM_Switch_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \PWM_Switch_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \PWM_Switch_Timer:TimerUDB:status_2\ ,
        chain_in => \PWM_Switch_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\PWM_Switch_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_14 ,
        status_3 => \PWM_Switch_Timer:TimerUDB:status_3\ ,
        status_2 => \PWM_Switch_Timer:TimerUDB:status_2\ ,
        status_0 => \PWM_Switch_Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Switch_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_14 ,
        control_7 => \PWM_Switch_Timer:TimerUDB:control_7\ ,
        control_6 => \PWM_Switch_Timer:TimerUDB:control_6\ ,
        control_5 => \PWM_Switch_Timer:TimerUDB:control_5\ ,
        control_4 => \PWM_Switch_Timer:TimerUDB:control_4\ ,
        control_3 => \PWM_Switch_Timer:TimerUDB:control_3\ ,
        control_2 => \PWM_Switch_Timer:TimerUDB:control_2\ ,
        control_1 => \PWM_Switch_Timer:TimerUDB:control_1\ ,
        control_0 => \PWM_Switch_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_87, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Modulator:PWMUDB:runmode_enable\ * 
              \PWM_Modulator:PWMUDB:cmp1_less\
        );
        Output = Net_87 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Modulator:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Modulator:PWMUDB:control_7\
        );
        Output = \PWM_Modulator:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_340 ,
        cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_3:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_Modulator:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_46 ,
        control_7 => \PWM_Modulator:PWMUDB:control_7\ ,
        control_6 => \PWM_Modulator:PWMUDB:control_6\ ,
        control_5 => \PWM_Modulator:PWMUDB:control_5\ ,
        control_4 => \PWM_Modulator:PWMUDB:control_4\ ,
        control_3 => \PWM_Modulator:PWMUDB:control_3\ ,
        control_2 => \PWM_Modulator:PWMUDB:control_2\ ,
        control_1 => \PWM_Modulator:PWMUDB:control_1\ ,
        control_0 => \PWM_Modulator:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Modulator:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Modulator:PWMUDB:runmode_enable\ * 
              \PWM_Modulator:PWMUDB:tc_i\
        );
        Output = \PWM_Modulator:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_Modulator:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Modulator:PWMUDB:cmp1_less\
        );
        Output = \PWM_Modulator:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Modulator:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Modulator:PWMUDB:prevCompare1\ * 
              \PWM_Modulator:PWMUDB:cmp1_less\
        );
        Output = \PWM_Modulator:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_46 ,
        cs_addr_2 => \PWM_Modulator:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Modulator:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Modulator:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Modulator:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Modulator:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Modulator:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_46 ,
        status_3 => \PWM_Modulator:PWMUDB:status_3\ ,
        status_2 => \PWM_Modulator:PWMUDB:status_2\ ,
        status_0 => \PWM_Modulator:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_279, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_279 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_325 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_2:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_102
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_102
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_102 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_102
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_102 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_102
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_102 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_102 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_102 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_14 ,
        cs_addr_1 => \PWM_Switch_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \PWM_Switch_Timer:TimerUDB:per_zero\ ,
        chain_out => \PWM_Switch_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_3:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:tc_i\
        );
        Output = \PWM_3:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_295, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_295 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_340 ,
        cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_3:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ ,
        chain_in => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_3:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_340 ,
        status_3 => \PWM_3:PWMUDB:status_3\ ,
        status_2 => \PWM_3:PWMUDB:status_2\ ,
        status_0 => \PWM_3:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_340 ,
        control_7 => \PWM_3:PWMUDB:control_7\ ,
        control_6 => \PWM_3:PWMUDB:control_6\ ,
        control_5 => \PWM_3:PWMUDB:control_5\ ,
        control_4 => \PWM_3:PWMUDB:control_4\ ,
        control_3 => \PWM_3:PWMUDB:control_3\ ,
        control_2 => \PWM_3:PWMUDB:control_2\ ,
        control_1 => \PWM_3:PWMUDB:control_1\ ,
        control_0 => \PWM_3:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_325 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ ,
        chain_in => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_2:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_325 ,
        status_3 => \PWM_2:PWMUDB:status_3\ ,
        status_2 => \PWM_2:PWMUDB:status_2\ ,
        status_0 => \PWM_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_325 ,
        control_7 => \PWM_2:PWMUDB:control_7\ ,
        control_6 => \PWM_2:PWMUDB:control_6\ ,
        control_5 => \PWM_2:PWMUDB:control_5\ ,
        control_4 => \PWM_2:PWMUDB:control_4\ ,
        control_3 => \PWM_2:PWMUDB:control_3\ ,
        control_2 => \PWM_2:PWMUDB:control_2\ ,
        control_1 => \PWM_2:PWMUDB:control_1\ ,
        control_0 => \PWM_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_312 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
        chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_312 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_312 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_265, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_265 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_312 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_rx
        PORT MAP (
            interrupt => Net_104 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_sec
        PORT MAP (
            interrupt => Net_145 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = pin_12kHz(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin_12kHz(0)__PA ,
        pin_input => Net_265 ,
        pad => pin_12kHz(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = pin_36kHz(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin_36kHz(0)__PA ,
        pin_input => Net_295 ,
        pad => pin_36kHz(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = pin_43kHz(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin_43kHz(0)__PA ,
        pin_input => Net_279 ,
        pad => pin_43kHz(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PWM_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Out(0)__PA ,
        pin_input => Net_87 ,
        pad => PWM_Out(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = HighVoltage(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighVoltage(0)__PA ,
        pad => HighVoltage(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SignalBase(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SignalBase(0)__PA ,
        pad => SignalBase(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx(0)__PA ,
        fb => Net_102 ,
        pad => Rx(0)_PAD );
    Properties:
    {
        port_location = "PORT(0,5)"
    }

[IoId=7]: 
Pin : Name = Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx(0)__PA ,
        pin_input => Net_97 ,
        pad => Tx(0)_PAD );
    Properties:
    {
        port_location = "PORT(0,4)"
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            dclk_glb_0 => Net_325 ,
            dclk_0 => Net_325_local ,
            dclk_glb_1 => Net_46 ,
            dclk_1 => Net_46_local ,
            dclk_glb_2 => Net_340 ,
            dclk_2 => Net_340_local ,
            dclk_glb_3 => Net_312 ,
            dclk_3 => Net_312_local ,
            dclk_glb_4 => \UART:Net_9\ ,
            dclk_4 => \UART:Net_9_local\ ,
            dclk_glb_5 => Net_14 ,
            dclk_5 => Net_14_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------
   0 |   2 |     * |      NONE |         CMOS_OUT |     pin_12kHz(0) | In(Net_265)
-----+-----+-------+-----------+------------------+------------------+------------
   1 |   4 |     * |      NONE |         CMOS_OUT |     pin_36kHz(0) | In(Net_295)
     |   5 |     * |      NONE |         CMOS_OUT |     pin_43kHz(0) | In(Net_279)
     |   6 |     * |      NONE |         CMOS_OUT |       PWM_Out(0) | In(Net_87)
     |   7 |     * |      NONE |         CMOS_OUT |   HighVoltage(0) | 
-----+-----+-------+-----------+------------------+------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
     |   7 |     * |      NONE |         CMOS_OUT |    SignalBase(0) | 
-----+-----+-------+-----------+------------------+------------------+------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |            Rx(0) | FB(Net_102)
     |   7 |     * |      NONE |         CMOS_OUT |            Tx(0) | In(Net_97)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.093ms
Digital Placement phase: Elapsed time ==> 1s.561ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "UART_FSKTx_r.vh2" --pcf-path "UART_FSKTx.pco" --des-name "UART_FSKTx" --dsf-path "UART_FSKTx.dsf" --sdc-path "UART_FSKTx.sdc" --lib-path "UART_FSKTx_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.259ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in UART_FSKTx_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.538ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.268ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.396ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.396ms
API generation phase: Elapsed time ==> 1s.766ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.001ms
