{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1507412912740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507412912740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 07 14:48:32 2017 " "Processing started: Sat Oct 07 14:48:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507412912740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1507412912740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_rx -c uart_rx " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_rx -c uart_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1507412912755 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1507412913537 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Clock_2_Hz.v(9) " "Verilog HDL information at Clock_2_Hz.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "Clock_2_Hz.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/Clock_2_Hz.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1507412914052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_2_hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_2_hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_2_Hz " "Found entity 1: Clock_2_Hz" {  } { { "Clock_2_Hz.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/Clock_2_Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507412914146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507412914146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507412914146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507412914146 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Clock_1_Hz.v(9) " "Verilog HDL information at Clock_1_Hz.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "Clock_1_Hz.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/Clock_1_Hz.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1507412914146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1_hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1_hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_1_Hz " "Found entity 1: Clock_1_Hz" {  } { { "Clock_1_Hz.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/Clock_1_Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507412914146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507412914146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507412914162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507412914162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "src/uart_tx.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507412914162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507412914162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_buf " "Found entity 1: uart_buf" {  } { { "src/uart_buf.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/uart_buf.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507412914162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507412914162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "src/uart_rx.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507412914162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507412914162 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "timer3 top.v(73) " "Verilog HDL Implicit Net warning at top.v(73): created implicit net for \"timer3\"" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507412914162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1507412914615 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n top.v(35) " "Verilog HDL or VHDL warning at top.v(35): object \"n\" assigned a value but never read" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1507412914787 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "direction1 top.v(37) " "Verilog HDL or VHDL warning at top.v(37): object \"direction1\" assigned a value but never read" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1507412914787 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stop top.v(43) " "Verilog HDL or VHDL warning at top.v(43): object \"stop\" assigned a value but never read" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1507412914787 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt top.v(46) " "Verilog HDL or VHDL warning at top.v(46): object \"cnt\" assigned a value but never read" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1507412914787 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal top.v(48) " "Verilog HDL or VHDL warning at top.v(48): object \"signal\" assigned a value but never read" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1507412914787 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(80) " "Verilog HDL assignment warning at top.v(80): truncated value with size 32 to match size of target (1)" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1507412914787 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 top.v(165) " "Verilog HDL assignment warning at top.v(165): truncated value with size 32 to match size of target (25)" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1507412914787 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 top.v(194) " "Verilog HDL assignment warning at top.v(194): truncated value with size 32 to match size of target (25)" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1507412914787 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 top.v(216) " "Verilog HDL assignment warning at top.v(216): truncated value with size 32 to match size of target (25)" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1507412914802 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 1 top.v(303) " "Verilog HDL assignment warning at top.v(303): truncated value with size 25 to match size of target (1)" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1507412914802 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "light top.v(15) " "Output port \"light\" at top.v(15) has no driver" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1507412914802 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "step1 top.v(8) " "Output port \"step1\" at top.v(8) has no driver" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1507412914802 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led top.v(12) " "Output port \"led\" at top.v(12) has no driver" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1507412914802 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_1_Hz Clock_1_Hz:Clock_1_Hz " "Elaborating entity \"Clock_1_Hz\" for hierarchy \"Clock_1_Hz:Clock_1_Hz\"" {  } { { "src/top.v" "Clock_1_Hz" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412914818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Clock_1_Hz.v(11) " "Verilog HDL assignment warning at Clock_1_Hz.v(11): truncated value with size 32 to match size of target (28)" {  } { { "Clock_1_Hz.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/Clock_1_Hz.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1507412914849 "|top|Clock_1_Hz:Clock_1_Hz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED Clock_1_Hz.v(4) " "Output port \"LED\" at Clock_1_Hz.v(4) has no driver" {  } { { "Clock_1_Hz.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/Clock_1_Hz.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1507412914849 "|top|Clock_1_Hz:Clock_1_Hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer " "Elaborating entity \"timer\" for hierarchy \"timer:timer\"" {  } { { "src/top.v" "timer" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412914849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 timer.v(17) " "Verilog HDL assignment warning at timer.v(17): truncated value with size 32 to match size of target (25)" {  } { { "timer.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/timer.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1507412914865 "|top|timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_2_Hz Clock_2_Hz:Clock_2_Hz " "Elaborating entity \"Clock_2_Hz\" for hierarchy \"Clock_2_Hz:Clock_2_Hz\"" {  } { { "src/top.v" "Clock_2_Hz" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412914865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Clock_2_Hz.v(11) " "Verilog HDL assignment warning at Clock_2_Hz.v(11): truncated value with size 32 to match size of target (25)" {  } { { "Clock_2_Hz.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/Clock_2_Hz.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1507412914896 "|top|Clock_2_Hz:Clock_2_Hz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED Clock_2_Hz.v(4) " "Output port \"LED\" at Clock_2_Hz.v(4) has no driver" {  } { { "Clock_2_Hz.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/Clock_2_Hz.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1507412914896 "|top|Clock_2_Hz:Clock_2_Hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_m0 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_m0\"" {  } { { "src/top.v" "uart_rx_m0" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412914896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_m0 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_m0\"" {  } { { "src/top.v" "uart_tx_m0" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412914934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_buf uart_buf:uart_buf_m0 " "Elaborating entity \"uart_buf\" for hierarchy \"uart_buf:uart_buf_m0\"" {  } { { "src/top.v" "uart_buf_m0" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412915002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_buf:uart_buf_m0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\"" {  } { { "src/uart_buf.v" "scfifo_component" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/uart_buf.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412915767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_buf:uart_buf_m0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\"" {  } { { "src/uart_buf.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/uart_buf.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507412915783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_buf:uart_buf_m0\|scfifo:scfifo_component " "Instantiated megafunction \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412915799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412915799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412915799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412915799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412915799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412915799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412915799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412915799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412915799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412915799 ""}  } { { "src/uart_buf.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/uart_buf.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1507412915799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_f441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_f441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_f441 " "Found entity 1: scfifo_f441" {  } { { "db/scfifo_f441.tdf" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/db/scfifo_f441.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507412915830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507412915830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_f441 uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated " "Elaborating entity \"scfifo_f441\" for hierarchy \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412915830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ma41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ma41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ma41 " "Found entity 1: a_dpfifo_ma41" {  } { { "db/a_dpfifo_ma41.tdf" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/db/a_dpfifo_ma41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507412915877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507412915877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ma41 uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo " "Elaborating entity \"a_dpfifo_ma41\" for hierarchy \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\"" {  } { { "db/scfifo_f441.tdf" "dpfifo" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/db/scfifo_f441.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412915877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_08f " "Found entity 1: a_fefifo_08f" {  } { { "db/a_fefifo_08f.tdf" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/db/a_fefifo_08f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507412915924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507412915924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_08f uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|a_fefifo_08f:fifo_state " "Elaborating entity \"a_fefifo_08f\" for hierarchy \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|a_fefifo_08f:fifo_state\"" {  } { { "db/a_dpfifo_ma41.tdf" "fifo_state" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/db/a_dpfifo_ma41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412915924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/db/cntr_fo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507412915986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507412915986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|a_fefifo_08f:fifo_state\|cntr_fo7:count_usedw " "Elaborating entity \"cntr_fo7\" for hierarchy \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|a_fefifo_08f:fifo_state\|cntr_fo7:count_usedw\"" {  } { { "db/a_fefifo_08f.tdf" "count_usedw" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/db/a_fefifo_08f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412915986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_4711.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_4711.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_4711 " "Found entity 1: dpram_4711" {  } { { "db/dpram_4711.tdf" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/db/dpram_4711.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507412916017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507412916017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_4711 uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|dpram_4711:FIFOram " "Elaborating entity \"dpram_4711\" for hierarchy \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|dpram_4711:FIFOram\"" {  } { { "db/a_dpfifo_ma41.tdf" "FIFOram" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/db/a_dpfifo_ma41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412916017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q0k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q0k1 " "Found entity 1: altsyncram_q0k1" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/db/altsyncram_q0k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507412916033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507412916033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q0k1 uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1 " "Elaborating entity \"altsyncram_q0k1\" for hierarchy \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\"" {  } { { "db/dpram_4711.tdf" "altsyncram1" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/db/dpram_4711.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412916033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/db/cntr_3ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507412916080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507412916080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|cntr_3ob:rd_ptr_count " "Elaborating entity \"cntr_3ob\" for hierarchy \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|cntr_3ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_ma41.tdf" "rd_ptr_count" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/db/a_dpfifo_ma41.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507412916080 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1507412918660 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/uart_tx.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/uart_tx.v" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1507412918925 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1507412918925 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "step1 GND " "Pin \"step1\" is stuck at GND" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507412919160 "|top|step1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507412919160 "|top|led"} { "Warning" "WMLS_MLS_STUCK_PIN" "light\[0\] GND " "Pin \"light\[0\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507412919160 "|top|light[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "light\[1\] GND " "Pin \"light\[1\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507412919160 "|top|light[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "light\[2\] GND " "Pin \"light\[2\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507412919160 "|top|light[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1507412919160 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1507412919519 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1507412920691 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/FYP2/06_uart_rx_4ce17/output_files/uart_rx.map.smsg " "Generated suppressed messages file D:/Desktop/FYP2/06_uart_rx_4ce17/output_files/uart_rx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1507412921394 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1507412922050 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507412922050 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "459 " "Implemented 459 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1507412923238 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1507412923238 ""} { "Info" "ICUT_CUT_TM_LCELLS" "437 " "Implemented 437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1507412923238 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1507412923238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1507412923238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507412923285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 07 14:48:43 2017 " "Processing ended: Sat Oct 07 14:48:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507412923285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507412923285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507412923285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507412923285 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1507412925144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507412925144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 07 14:48:44 2017 " "Processing started: Sat Oct 07 14:48:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507412925144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1507412925144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uart_rx -c uart_rx " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uart_rx -c uart_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1507412925144 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1507412925269 ""}
{ "Info" "0" "" "Project  = uart_rx" {  } {  } 0 0 "Project  = uart_rx" 0 0 "Fitter" 0 0 1507412925285 ""}
{ "Info" "0" "" "Revision = uart_rx" {  } {  } 0 0 "Revision = uart_rx" 0 0 "Fitter" 0 0 1507412925285 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1507412925394 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart_rx EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"uart_rx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1507412925457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1507412925629 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1507412925629 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1507412927332 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1507412927488 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1507412928535 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1507412928535 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1507412928535 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1507412928535 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FYP2/06_uart_rx_4ce17/" { { 0 { 0 ""} 0 1172 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1507412928644 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FYP2/06_uart_rx_4ce17/" { { 0 { 0 ""} 0 1174 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1507412928644 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FYP2/06_uart_rx_4ce17/" { { 0 { 0 ""} 0 1176 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1507412928644 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FYP2/06_uart_rx_4ce17/" { { 0 { 0 ""} 0 1178 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1507412928644 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FYP2/06_uart_rx_4ce17/" { { 0 { 0 ""} 0 1180 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1507412928644 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1507412928644 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1507412928676 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1507412928707 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_rx.sdc " "Synopsys Design Constraints File file not found: 'uart_rx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1507412931222 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1507412931238 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1507412931238 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1507412931238 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1507412931238 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1507412931316 ""}  } { { "src/top.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/src/top.v" 3 0 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FYP2/06_uart_rx_4ce17/" { { 0 { 0 ""} 0 1165 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507412931316 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_1_Hz:Clock_1_Hz\|tick  " "Automatically promoted node Clock_1_Hz:Clock_1_Hz\|tick " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1507412931316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_1_Hz:Clock_1_Hz\|tick~0 " "Destination node Clock_1_Hz:Clock_1_Hz\|tick~0" {  } { { "Clock_1_Hz.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/Clock_1_Hz.v" 9 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_1_Hz:Clock_1_Hz|tick~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FYP2/06_uart_rx_4ce17/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1507412931316 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1507412931316 ""}  } { { "Clock_1_Hz.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/Clock_1_Hz.v" 9 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_1_Hz:Clock_1_Hz|tick } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FYP2/06_uart_rx_4ce17/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507412931316 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer:timer\|tick  " "Automatically promoted node timer:timer\|tick " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1507412931316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:timer\|tick~0 " "Destination node timer:timer\|tick~0" {  } { { "timer.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/timer.v" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:timer|tick~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FYP2/06_uart_rx_4ce17/" { { 0 { 0 ""} 0 539 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1507412931316 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1507412931316 ""}  } { { "timer.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/timer.v" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:timer|tick } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FYP2/06_uart_rx_4ce17/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507412931316 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1507412932085 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1507412932085 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1507412932085 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1507412932101 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1507412932101 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1507412932101 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1507412932117 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1507412932117 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1507412932570 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1507412932570 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1507412932570 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507412932664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1507412935556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507412936244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1507412936369 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1507412937910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507412937910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1507412938472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "D:/Desktop/FYP2/06_uart_rx_4ce17/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1507412940347 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1507412940347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507412942691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1507412942691 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1507412942691 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.78 " "Total time spent on timing analysis during the Fitter is 0.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1507412942785 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1507412942863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1507412943285 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1507412943363 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1507412943660 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507412944285 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/FYP2/06_uart_rx_4ce17/output_files/uart_rx.fit.smsg " "Generated suppressed messages file D:/Desktop/FYP2/06_uart_rx_4ce17/output_files/uart_rx.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1507412945282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "557 " "Peak virtual memory: 557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507412945845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 07 14:49:05 2017 " "Processing ended: Sat Oct 07 14:49:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507412945845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507412945845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507412945845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1507412945845 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1507412948626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507412948626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 07 14:49:08 2017 " "Processing started: Sat Oct 07 14:49:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507412948626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1507412948626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uart_rx -c uart_rx " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uart_rx -c uart_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1507412948626 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1507412950824 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1507412950994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507412951838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 07 14:49:11 2017 " "Processing ended: Sat Oct 07 14:49:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507412951838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507412951838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507412951838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1507412951838 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1507412952885 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1507412953979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507412953979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 07 14:49:13 2017 " "Processing started: Sat Oct 07 14:49:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507412953979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1507412953979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart_rx -c uart_rx " "Command: quartus_sta uart_rx -c uart_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1507412953979 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1507412954072 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1507412954213 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1507412954291 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1507412954291 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_rx.sdc " "Synopsys Design Constraints File file not found: 'uart_rx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1507412954635 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1507412954635 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_1_Hz:Clock_1_Hz\|tick Clock_1_Hz:Clock_1_Hz\|tick " "create_clock -period 1.000 -name Clock_1_Hz:Clock_1_Hz\|tick Clock_1_Hz:Clock_1_Hz\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1507412954635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1507412954635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timer:timer\|tick timer:timer\|tick " "create_clock -period 1.000 -name timer:timer\|tick timer:timer\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1507412954635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_2_Hz:Clock_2_Hz\|tick Clock_2_Hz:Clock_2_Hz\|tick " "create_clock -period 1.000 -name Clock_2_Hz:Clock_2_Hz\|tick Clock_2_Hz:Clock_2_Hz\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1507412954635 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1507412954635 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1507412954854 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1507412954854 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1507412954869 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1507412954932 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1507412955041 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1507412955041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.201 " "Worst-case setup slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412955041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412955041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -345.772 clk  " "   -3.201      -345.772 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412955041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.047        -2.047 Clock_2_Hz:Clock_2_Hz\|tick  " "   -2.047        -2.047 Clock_2_Hz:Clock_2_Hz\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412955041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.924       -51.468 Clock_1_Hz:Clock_1_Hz\|tick  " "   -1.924       -51.468 Clock_1_Hz:Clock_1_Hz\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412955041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880       -38.371 timer:timer\|tick  " "   -1.880       -38.371 timer:timer\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412955041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1507412955041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.162 " "Worst-case hold slack is -0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412955041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412955041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162        -0.278 clk  " "   -0.162        -0.278 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412955041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173         0.000 Clock_1_Hz:Clock_1_Hz\|tick  " "    0.173         0.000 Clock_1_Hz:Clock_1_Hz\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412955041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342         0.000 timer:timer\|tick  " "    0.342         0.000 timer:timer\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412955041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 Clock_2_Hz:Clock_2_Hz\|tick  " "    0.382         0.000 Clock_2_Hz:Clock_2_Hz\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412955041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1507412955041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1507412955041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1507412955057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412955057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412955057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -207.088 clk  " "   -3.000      -207.088 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412955057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -31.000 Clock_1_Hz:Clock_1_Hz\|tick  " "   -1.000       -31.000 Clock_1_Hz:Clock_1_Hz\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412955057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -26.000 timer:timer\|tick  " "   -1.000       -26.000 timer:timer\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412955057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 Clock_2_Hz:Clock_2_Hz\|tick  " "   -1.000        -1.000 Clock_2_Hz:Clock_2_Hz\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412955057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1507412955057 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1507412955307 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1507412955369 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1507412956197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956260 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1507412956275 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1507412956275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.781 " "Worst-case setup slack is -2.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.781      -290.355 clk  " "   -2.781      -290.355 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.707        -1.707 Clock_2_Hz:Clock_2_Hz\|tick  " "   -1.707        -1.707 Clock_2_Hz:Clock_2_Hz\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.615       -42.537 Clock_1_Hz:Clock_1_Hz\|tick  " "   -1.615       -42.537 Clock_1_Hz:Clock_1_Hz\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.590       -32.163 timer:timer\|tick  " "   -1.590       -32.163 timer:timer\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1507412956275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.172 " "Worst-case hold slack is -0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172        -0.271 clk  " "   -0.172        -0.271 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162         0.000 Clock_1_Hz:Clock_1_Hz\|tick  " "    0.162         0.000 Clock_1_Hz:Clock_1_Hz\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298         0.000 timer:timer\|tick  " "    0.298         0.000 timer:timer\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333         0.000 Clock_2_Hz:Clock_2_Hz\|tick  " "    0.333         0.000 Clock_2_Hz:Clock_2_Hz\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1507412956291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1507412956291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1507412956307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -207.088 clk  " "   -3.000      -207.088 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -31.000 Clock_1_Hz:Clock_1_Hz\|tick  " "   -1.000       -31.000 Clock_1_Hz:Clock_1_Hz\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -26.000 timer:timer\|tick  " "   -1.000       -26.000 timer:timer\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 Clock_2_Hz:Clock_2_Hz\|tick  " "   -1.000        -1.000 Clock_2_Hz:Clock_2_Hz\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1507412956307 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1507412956479 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956697 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1507412956713 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1507412956713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.310 " "Worst-case setup slack is -1.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.310      -111.183 clk  " "   -1.310      -111.183 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.750        -0.750 Clock_2_Hz:Clock_2_Hz\|tick  " "   -0.750        -0.750 Clock_2_Hz:Clock_2_Hz\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.720       -15.325 Clock_1_Hz:Clock_1_Hz\|tick  " "   -0.720       -15.325 Clock_1_Hz:Clock_1_Hz\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.631        -9.831 timer:timer\|tick  " "   -0.631        -9.831 timer:timer\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1507412956713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.223 " "Worst-case hold slack is -0.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.223        -0.516 clk  " "   -0.223        -0.516 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002         0.000 Clock_1_Hz:Clock_1_Hz\|tick  " "    0.002         0.000 Clock_1_Hz:Clock_1_Hz\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178         0.000 timer:timer\|tick  " "    0.178         0.000 timer:timer\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 Clock_2_Hz:Clock_2_Hz\|tick  " "    0.201         0.000 Clock_2_Hz:Clock_2_Hz\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1507412956729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1507412956729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1507412956744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -205.495 clk  " "   -3.000      -205.495 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -31.000 Clock_1_Hz:Clock_1_Hz\|tick  " "   -1.000       -31.000 Clock_1_Hz:Clock_1_Hz\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -26.000 timer:timer\|tick  " "   -1.000       -26.000 timer:timer\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 Clock_2_Hz:Clock_2_Hz\|tick  " "   -1.000        -1.000 Clock_2_Hz:Clock_2_Hz\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1507412956744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1507412956744 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1507412957463 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1507412957463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507412957635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 07 14:49:17 2017 " "Processing ended: Sat Oct 07 14:49:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507412957635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507412957635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507412957635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507412957635 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus II Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507412958400 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1507412984529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 32-bit " "Running Quartus II 32-bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507412984529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 07 14:49:44 2017 " "Processing started: Sat Oct 07 14:49:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507412984529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1507412984529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp uart_rx -c uart_rx --netlist_type=sgate " "Command: quartus_rpp uart_rx -c uart_rx --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1507412984529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507412984857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 07 14:49:44 2017 " "Processing ended: Sat Oct 07 14:49:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507412984857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507412984857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507412984857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1507412984857 ""}
