// Verilog instantiation template created from schematic C:\arbeit\bon\bnXilinx\AX309\25_sdram_ov5640_lcd\sdram_ov5640_lcd\bn_count2.sch - Fri Jan 27 15:22:42 2017
//
// Notes: 
// To use this template to instantiate this component,cut-and-paste and then edit
//
// Instantiate the UUT
   bn_count2 UUT (
		.In_1(    ), 
		.Q1(    )
   );
