/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire [14:0] celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [5:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  reg [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  reg [4:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  reg [22:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire [7:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [17:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  reg [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = !(celloutsig_0_3z ? celloutsig_0_3z : celloutsig_0_4z);
  assign celloutsig_1_5z = !(celloutsig_1_4z[0] ? celloutsig_1_2z : celloutsig_1_4z[5]);
  assign celloutsig_1_18z = !(celloutsig_1_5z ? celloutsig_1_5z : celloutsig_1_0z);
  assign celloutsig_0_19z = !(celloutsig_0_2z[3] ? celloutsig_0_5z : celloutsig_0_17z[3]);
  assign celloutsig_1_0z = ~in_data[187];
  assign celloutsig_0_40z = celloutsig_0_19z ^ celloutsig_0_14z;
  assign celloutsig_0_14z = celloutsig_0_7z[6] ^ celloutsig_0_10z[9];
  assign celloutsig_0_15z = celloutsig_0_7z[3] ^ celloutsig_0_13z;
  assign celloutsig_0_23z = celloutsig_0_4z ^ celloutsig_0_19z;
  assign celloutsig_0_4z = ~(celloutsig_0_3z ^ celloutsig_0_1z[2]);
  assign celloutsig_1_8z = ~(celloutsig_1_3z[1] ^ celloutsig_1_6z);
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z } >= { in_data[93:90], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_2z[3:2], celloutsig_0_5z, celloutsig_0_3z } >= celloutsig_0_9z[14:11];
  assign celloutsig_0_16z = celloutsig_0_9z[13:1] % { 1'h1, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_1_3z = in_data[151:143] * in_data[161:153];
  assign celloutsig_1_11z = { celloutsig_1_1z[6:4], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z } * { celloutsig_1_10z[2:0], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_7z * celloutsig_0_7z;
  assign celloutsig_0_11z = celloutsig_0_1z[5:2] * { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_4z = celloutsig_1_1z[5] ? in_data[118:109] : in_data[126:117];
  assign celloutsig_1_19z = celloutsig_1_18z ? { celloutsig_1_11z[8:3], celloutsig_1_7z } : { celloutsig_1_4z[5:3], celloutsig_1_10z };
  assign celloutsig_0_3z = | { in_data[34:17], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[28] & in_data[19];
  assign celloutsig_0_8z = celloutsig_0_4z & celloutsig_0_0z;
  assign celloutsig_0_24z = celloutsig_0_20z[0] & celloutsig_0_16z[2];
  assign celloutsig_0_67z = ~^ { celloutsig_0_30z[4:1], 1'h0, celloutsig_0_28z };
  assign celloutsig_1_2z = ~^ { celloutsig_1_1z[8:7], celloutsig_1_1z };
  assign celloutsig_1_7z = ~^ { celloutsig_1_3z[5:2], celloutsig_1_5z };
  assign celloutsig_0_31z = celloutsig_0_16z[11:8] << celloutsig_0_16z[4:1];
  assign celloutsig_0_68z = celloutsig_0_47z[7:0] >>> { celloutsig_0_28z[3], celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_30z[4:1], 1'h0 };
  assign celloutsig_0_18z = celloutsig_0_9z[13:2] >>> { in_data[44:43], celloutsig_0_10z };
  assign celloutsig_0_20z = celloutsig_0_18z[6:1] >>> celloutsig_0_18z[10:5];
  assign celloutsig_0_7z = { in_data[13:6], celloutsig_0_6z, celloutsig_0_0z } - { in_data[13:12], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_7z[9:1], celloutsig_0_3z, celloutsig_0_1z } - { celloutsig_0_1z[4:2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_7z[7:5], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z } - { in_data[42], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_28z = { in_data[87:86], celloutsig_0_3z, celloutsig_0_8z } - { celloutsig_0_12z[6:5], celloutsig_0_14z, celloutsig_0_25z };
  assign celloutsig_0_33z = { celloutsig_0_22z[2], celloutsig_0_31z, celloutsig_0_24z } ~^ celloutsig_0_18z[9:4];
  assign celloutsig_1_10z = { in_data[109:108], celloutsig_1_5z, celloutsig_1_5z } ^ celloutsig_1_1z[6:3];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_47z = 23'h000000;
    else if (clkin_data[0]) celloutsig_0_47z = { celloutsig_0_9z[14:5], celloutsig_0_40z, celloutsig_0_3z, celloutsig_0_27z, celloutsig_0_33z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_24z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 9'h000;
    else if (!clkin_data[32]) celloutsig_1_1z = { in_data[171:164], celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_1z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[56:51];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_22z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_22z = celloutsig_0_17z[3:1];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_2z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[73:69];
  assign celloutsig_1_6z = ~((celloutsig_1_1z[1] & celloutsig_1_5z) | (celloutsig_1_1z[3] & in_data[160]));
  assign celloutsig_0_25z = ~((in_data[58] & celloutsig_0_2z[0]) | (celloutsig_0_8z & celloutsig_0_11z[2]));
  assign celloutsig_0_26z = ~((celloutsig_0_12z[5] & celloutsig_0_11z[2]) | (celloutsig_0_20z[1] & celloutsig_0_12z[5]));
  assign celloutsig_0_27z = ~((celloutsig_0_23z & celloutsig_0_3z) | (celloutsig_0_26z & in_data[47]));
  assign { celloutsig_0_12z[12:2], celloutsig_0_12z[0] } = ~ { celloutsig_0_9z[14:5], celloutsig_0_8z, celloutsig_0_5z };
  assign { celloutsig_0_30z[1], celloutsig_0_30z[4:2] } = { celloutsig_0_23z, in_data[23:21] } ^ { celloutsig_0_17z[5], celloutsig_0_17z[8:6] };
  assign celloutsig_0_12z[1] = celloutsig_0_12z[2];
  assign celloutsig_0_30z[0] = 1'h0;
  assign { out_data[128], out_data[102:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
