
sample_mouse_ver1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032e4  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  080034c8  080034c8  000134c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080035e4  080035e4  000135e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080035e8  080035e8  000135e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000070  20000000  080035ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000208  20000070  0800365c  00020070  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000278  0800365c  00020278  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  9 .debug_info   00017898  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003142  00000000  00000000  00037931  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00006c07  00000000  00000000  0003aa73  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000a88  00000000  00000000  00041680  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000cc8  00000000  00000000  00042108  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000638c  00000000  00000000  00042dd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003c2a  00000000  00000000  0004915c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004cd86  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000025b0  00000000  00000000  0004ce04  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000070 	.word	0x20000070
 8000200:	00000000 	.word	0x00000000
 8000204:	080034b0 	.word	0x080034b0

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000074 	.word	0x20000074
 8000220:	080034b0 	.word	0x080034b0

08000224 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000224:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000226:	4b0e      	ldr	r3, [pc, #56]	; (8000260 <HAL_InitTick+0x3c>)
{
 8000228:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800022a:	7818      	ldrb	r0, [r3, #0]
 800022c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000230:	fbb3 f3f0 	udiv	r3, r3, r0
 8000234:	4a0b      	ldr	r2, [pc, #44]	; (8000264 <HAL_InitTick+0x40>)
 8000236:	6810      	ldr	r0, [r2, #0]
 8000238:	fbb0 f0f3 	udiv	r0, r0, r3
 800023c:	f000 fb12 	bl	8000864 <HAL_SYSTICK_Config>
 8000240:	4604      	mov	r4, r0
 8000242:	b958      	cbnz	r0, 800025c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000244:	2d0f      	cmp	r5, #15
 8000246:	d809      	bhi.n	800025c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000248:	4602      	mov	r2, r0
 800024a:	4629      	mov	r1, r5
 800024c:	f04f 30ff 	mov.w	r0, #4294967295
 8000250:	f000 fac8 	bl	80007e4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000254:	4b04      	ldr	r3, [pc, #16]	; (8000268 <HAL_InitTick+0x44>)
 8000256:	4620      	mov	r0, r4
 8000258:	601d      	str	r5, [r3, #0]
 800025a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800025c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800025e:	bd38      	pop	{r3, r4, r5, pc}
 8000260:	20000000 	.word	0x20000000
 8000264:	20000008 	.word	0x20000008
 8000268:	20000004 	.word	0x20000004

0800026c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800026c:	4a07      	ldr	r2, [pc, #28]	; (800028c <HAL_Init+0x20>)
{
 800026e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000270:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000272:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000274:	f043 0310 	orr.w	r3, r3, #16
 8000278:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800027a:	f000 faa1 	bl	80007c0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800027e:	2000      	movs	r0, #0
 8000280:	f7ff ffd0 	bl	8000224 <HAL_InitTick>
  HAL_MspInit();
 8000284:	f001 fe68 	bl	8001f58 <HAL_MspInit>
}
 8000288:	2000      	movs	r0, #0
 800028a:	bd08      	pop	{r3, pc}
 800028c:	40022000 	.word	0x40022000

08000290 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000290:	4a03      	ldr	r2, [pc, #12]	; (80002a0 <HAL_IncTick+0x10>)
 8000292:	4b04      	ldr	r3, [pc, #16]	; (80002a4 <HAL_IncTick+0x14>)
 8000294:	6811      	ldr	r1, [r2, #0]
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	440b      	add	r3, r1
 800029a:	6013      	str	r3, [r2, #0]
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop
 80002a0:	20000098 	.word	0x20000098
 80002a4:	20000000 	.word	0x20000000

080002a8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002a8:	4b01      	ldr	r3, [pc, #4]	; (80002b0 <HAL_GetTick+0x8>)
 80002aa:	6818      	ldr	r0, [r3, #0]
}
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop
 80002b0:	20000098 	.word	0x20000098

080002b4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80002b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80002b6:	2600      	movs	r6, #0
{
 80002b8:	4604      	mov	r4, r0
 80002ba:	460d      	mov	r5, r1
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80002bc:	9601      	str	r6, [sp, #4]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80002be:	f7ff fff3 	bl	80002a8 <HAL_GetTick>
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80002c2:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80002c4:	4607      	mov	r7, r0
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80002c6:	689a      	ldr	r2, [r3, #8]
 80002c8:	05d2      	lsls	r2, r2, #23
 80002ca:	d508      	bpl.n	80002de <HAL_ADC_PollForConversion+0x2a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
    
    return HAL_ERROR;
 80002cc:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80002ce:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    __HAL_UNLOCK(hadc);
 80002d0:	f884 6024 	strb.w	r6, [r4, #36]	; 0x24
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80002d4:	f043 0320 	orr.w	r3, r3, #32
 80002d8:	62a3      	str	r3, [r4, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
}
 80002da:	b003      	add	sp, #12
 80002dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80002de:	685a      	ldr	r2, [r3, #4]
 80002e0:	05d6      	lsls	r6, r2, #23
 80002e2:	d403      	bmi.n	80002ec <HAL_ADC_PollForConversion+0x38>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80002e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80002e6:	f413 0f70 	tst.w	r3, #15728640	; 0xf00000
 80002ea:	d03b      	beq.n	8000364 <HAL_ADC_PollForConversion+0xb0>
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80002ec:	4b3a      	ldr	r3, [pc, #232]	; (80003d8 <HAL_ADC_PollForConversion+0x124>)
 80002ee:	2002      	movs	r0, #2
 80002f0:	681e      	ldr	r6, [r3, #0]
 80002f2:	f000 fedb 	bl	80010ac <HAL_RCCEx_GetPeriphCLKFreq>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80002f6:	6823      	ldr	r3, [r4, #0]
 80002f8:	4a38      	ldr	r2, [pc, #224]	; (80003dc <HAL_ADC_PollForConversion+0x128>)
 80002fa:	6919      	ldr	r1, [r3, #16]
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80002fc:	fbb6 f0f0 	udiv	r0, r6, r0
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000300:	4211      	tst	r1, r2
 8000302:	4a37      	ldr	r2, [pc, #220]	; (80003e0 <HAL_ADC_PollForConversion+0x12c>)
 8000304:	d14f      	bne.n	80003a6 <HAL_ADC_PollForConversion+0xf2>
 8000306:	68de      	ldr	r6, [r3, #12]
 8000308:	4936      	ldr	r1, [pc, #216]	; (80003e4 <HAL_ADC_PollForConversion+0x130>)
 800030a:	420e      	tst	r6, r1
 800030c:	d14b      	bne.n	80003a6 <HAL_ADC_PollForConversion+0xf2>
 800030e:	6919      	ldr	r1, [r3, #16]
 8000310:	4211      	tst	r1, r2
 8000312:	d159      	bne.n	80003c8 <HAL_ADC_PollForConversion+0x114>
 8000314:	68da      	ldr	r2, [r3, #12]
 8000316:	4b34      	ldr	r3, [pc, #208]	; (80003e8 <HAL_ADC_PollForConversion+0x134>)
 8000318:	421a      	tst	r2, r3
 800031a:	bf14      	ite	ne
 800031c:	2329      	movne	r3, #41	; 0x29
 800031e:	2314      	moveq	r3, #20
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8000320:	fb00 f603 	mul.w	r6, r0, r3
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000324:	9b01      	ldr	r3, [sp, #4]
 8000326:	429e      	cmp	r6, r3
 8000328:	d920      	bls.n	800036c <HAL_ADC_PollForConversion+0xb8>
      if(Timeout != HAL_MAX_DELAY)
 800032a:	1c6b      	adds	r3, r5, #1
 800032c:	d005      	beq.n	800033a <HAL_ADC_PollForConversion+0x86>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800032e:	b15d      	cbz	r5, 8000348 <HAL_ADC_PollForConversion+0x94>
 8000330:	f7ff ffba 	bl	80002a8 <HAL_GetTick>
 8000334:	1bc0      	subs	r0, r0, r7
 8000336:	4285      	cmp	r5, r0
 8000338:	d306      	bcc.n	8000348 <HAL_ADC_PollForConversion+0x94>
      Conversion_Timeout_CPU_cycles ++;
 800033a:	9b01      	ldr	r3, [sp, #4]
 800033c:	3301      	adds	r3, #1
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	e7f0      	b.n	8000324 <HAL_ADC_PollForConversion+0x70>
      if(Timeout != HAL_MAX_DELAY)
 8000342:	1c68      	adds	r0, r5, #1
 8000344:	d00f      	beq.n	8000366 <HAL_ADC_PollForConversion+0xb2>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000346:	b945      	cbnz	r5, 800035a <HAL_ADC_PollForConversion+0xa6>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000348:	6aa3      	ldr	r3, [r4, #40]	; 0x28
          return HAL_TIMEOUT;
 800034a:	2003      	movs	r0, #3
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800034c:	f043 0304 	orr.w	r3, r3, #4
 8000350:	62a3      	str	r3, [r4, #40]	; 0x28
          __HAL_UNLOCK(hadc);
 8000352:	2300      	movs	r3, #0
 8000354:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          return HAL_TIMEOUT;
 8000358:	e7bf      	b.n	80002da <HAL_ADC_PollForConversion+0x26>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800035a:	f7ff ffa5 	bl	80002a8 <HAL_GetTick>
 800035e:	1bc0      	subs	r0, r0, r7
 8000360:	4285      	cmp	r5, r0
 8000362:	d3f1      	bcc.n	8000348 <HAL_ADC_PollForConversion+0x94>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000364:	6822      	ldr	r2, [r4, #0]
 8000366:	6813      	ldr	r3, [r2, #0]
 8000368:	0799      	lsls	r1, r3, #30
 800036a:	d5ea      	bpl.n	8000342 <HAL_ADC_PollForConversion+0x8e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800036c:	f06f 0312 	mvn.w	r3, #18
 8000370:	6822      	ldr	r2, [r4, #0]
 8000372:	6013      	str	r3, [r2, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000374:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000376:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800037a:	62a3      	str	r3, [r4, #40]	; 0x28
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800037c:	6893      	ldr	r3, [r2, #8]
 800037e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000382:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000386:	d125      	bne.n	80003d4 <HAL_ADC_PollForConversion+0x120>
 8000388:	68e3      	ldr	r3, [r4, #12]
 800038a:	bb1b      	cbnz	r3, 80003d4 <HAL_ADC_PollForConversion+0x120>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800038c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800038e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000392:	62a3      	str	r3, [r4, #40]	; 0x28
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000394:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000396:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 800039a:	d11b      	bne.n	80003d4 <HAL_ADC_PollForConversion+0x120>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800039c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800039e:	f043 0301 	orr.w	r3, r3, #1
 80003a2:	62a3      	str	r3, [r4, #40]	; 0x28
 80003a4:	e799      	b.n	80002da <HAL_ADC_PollForConversion+0x26>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80003a6:	6919      	ldr	r1, [r3, #16]
 80003a8:	4211      	tst	r1, r2
 80003aa:	d103      	bne.n	80003b4 <HAL_ADC_PollForConversion+0x100>
 80003ac:	68d9      	ldr	r1, [r3, #12]
 80003ae:	4a0e      	ldr	r2, [pc, #56]	; (80003e8 <HAL_ADC_PollForConversion+0x134>)
 80003b0:	4211      	tst	r1, r2
 80003b2:	d00b      	beq.n	80003cc <HAL_ADC_PollForConversion+0x118>
 80003b4:	6919      	ldr	r1, [r3, #16]
 80003b6:	4a0d      	ldr	r2, [pc, #52]	; (80003ec <HAL_ADC_PollForConversion+0x138>)
 80003b8:	4211      	tst	r1, r2
 80003ba:	d109      	bne.n	80003d0 <HAL_ADC_PollForConversion+0x11c>
 80003bc:	68db      	ldr	r3, [r3, #12]
 80003be:	4213      	tst	r3, r2
 80003c0:	bf14      	ite	ne
 80003c2:	23fc      	movne	r3, #252	; 0xfc
 80003c4:	2354      	moveq	r3, #84	; 0x54
 80003c6:	e7ab      	b.n	8000320 <HAL_ADC_PollForConversion+0x6c>
 80003c8:	2329      	movs	r3, #41	; 0x29
 80003ca:	e7a9      	b.n	8000320 <HAL_ADC_PollForConversion+0x6c>
 80003cc:	2354      	movs	r3, #84	; 0x54
 80003ce:	e7a7      	b.n	8000320 <HAL_ADC_PollForConversion+0x6c>
 80003d0:	23fc      	movs	r3, #252	; 0xfc
 80003d2:	e7a5      	b.n	8000320 <HAL_ADC_PollForConversion+0x6c>
  return HAL_OK;
 80003d4:	2000      	movs	r0, #0
 80003d6:	e780      	b.n	80002da <HAL_ADC_PollForConversion+0x26>
 80003d8:	20000008 	.word	0x20000008
 80003dc:	24924924 	.word	0x24924924
 80003e0:	12492492 	.word	0x12492492
 80003e4:	00924924 	.word	0x00924924
 80003e8:	00492492 	.word	0x00492492
 80003ec:	00249249 	.word	0x00249249

080003f0 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80003f0:	6803      	ldr	r3, [r0, #0]
 80003f2:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80003f4:	4770      	bx	lr
	...

080003f8 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 80003f8:	2300      	movs	r3, #0
{ 
 80003fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80003fc:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80003fe:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000402:	2b01      	cmp	r3, #1
 8000404:	d074      	beq.n	80004f0 <HAL_ADC_ConfigChannel+0xf8>
 8000406:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000408:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 800040a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 800040e:	2d06      	cmp	r5, #6
 8000410:	6802      	ldr	r2, [r0, #0]
 8000412:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8000416:	680c      	ldr	r4, [r1, #0]
 8000418:	d825      	bhi.n	8000466 <HAL_ADC_ConfigChannel+0x6e>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800041a:	442b      	add	r3, r5
 800041c:	251f      	movs	r5, #31
 800041e:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8000420:	3b05      	subs	r3, #5
 8000422:	409d      	lsls	r5, r3
 8000424:	ea26 0505 	bic.w	r5, r6, r5
 8000428:	fa04 f303 	lsl.w	r3, r4, r3
 800042c:	432b      	orrs	r3, r5
 800042e:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000430:	2c09      	cmp	r4, #9
 8000432:	ea4f 0344 	mov.w	r3, r4, lsl #1
 8000436:	688d      	ldr	r5, [r1, #8]
 8000438:	d92f      	bls.n	800049a <HAL_ADC_ConfigChannel+0xa2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800043a:	2607      	movs	r6, #7
 800043c:	4423      	add	r3, r4
 800043e:	68d1      	ldr	r1, [r2, #12]
 8000440:	3b1e      	subs	r3, #30
 8000442:	409e      	lsls	r6, r3
 8000444:	ea21 0106 	bic.w	r1, r1, r6
 8000448:	fa05 f303 	lsl.w	r3, r5, r3
 800044c:	430b      	orrs	r3, r1
 800044e:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000450:	f1a4 0310 	sub.w	r3, r4, #16
 8000454:	2b01      	cmp	r3, #1
 8000456:	d92b      	bls.n	80004b0 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000458:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800045a:	2200      	movs	r2, #0
 800045c:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8000460:	4618      	mov	r0, r3
 8000462:	b002      	add	sp, #8
 8000464:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8000466:	2d0c      	cmp	r5, #12
 8000468:	d80b      	bhi.n	8000482 <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800046a:	442b      	add	r3, r5
 800046c:	251f      	movs	r5, #31
 800046e:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8000470:	3b23      	subs	r3, #35	; 0x23
 8000472:	409d      	lsls	r5, r3
 8000474:	ea26 0505 	bic.w	r5, r6, r5
 8000478:	fa04 f303 	lsl.w	r3, r4, r3
 800047c:	432b      	orrs	r3, r5
 800047e:	6313      	str	r3, [r2, #48]	; 0x30
 8000480:	e7d6      	b.n	8000430 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000482:	442b      	add	r3, r5
 8000484:	251f      	movs	r5, #31
 8000486:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8000488:	3b41      	subs	r3, #65	; 0x41
 800048a:	409d      	lsls	r5, r3
 800048c:	ea26 0505 	bic.w	r5, r6, r5
 8000490:	fa04 f303 	lsl.w	r3, r4, r3
 8000494:	432b      	orrs	r3, r5
 8000496:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000498:	e7ca      	b.n	8000430 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800049a:	2607      	movs	r6, #7
 800049c:	6911      	ldr	r1, [r2, #16]
 800049e:	4423      	add	r3, r4
 80004a0:	409e      	lsls	r6, r3
 80004a2:	ea21 0106 	bic.w	r1, r1, r6
 80004a6:	fa05 f303 	lsl.w	r3, r5, r3
 80004aa:	430b      	orrs	r3, r1
 80004ac:	6113      	str	r3, [r2, #16]
 80004ae:	e7cf      	b.n	8000450 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 80004b0:	4b10      	ldr	r3, [pc, #64]	; (80004f4 <HAL_ADC_ConfigChannel+0xfc>)
 80004b2:	429a      	cmp	r2, r3
 80004b4:	d116      	bne.n	80004e4 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80004b6:	6893      	ldr	r3, [r2, #8]
 80004b8:	021b      	lsls	r3, r3, #8
 80004ba:	d4cd      	bmi.n	8000458 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80004bc:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80004be:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80004c0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80004c4:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80004c6:	d1c7      	bne.n	8000458 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80004c8:	4b0b      	ldr	r3, [pc, #44]	; (80004f8 <HAL_ADC_ConfigChannel+0x100>)
 80004ca:	4a0c      	ldr	r2, [pc, #48]	; (80004fc <HAL_ADC_ConfigChannel+0x104>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	fbb3 f2f2 	udiv	r2, r3, r2
 80004d2:	230a      	movs	r3, #10
 80004d4:	4353      	muls	r3, r2
            wait_loop_index--;
 80004d6:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d0bc      	beq.n	8000458 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 80004de:	9b01      	ldr	r3, [sp, #4]
 80004e0:	3b01      	subs	r3, #1
 80004e2:	e7f8      	b.n	80004d6 <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80004e4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80004e6:	f043 0320 	orr.w	r3, r3, #32
 80004ea:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80004ec:	2301      	movs	r3, #1
 80004ee:	e7b4      	b.n	800045a <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 80004f0:	2302      	movs	r3, #2
 80004f2:	e7b5      	b.n	8000460 <HAL_ADC_ConfigChannel+0x68>
 80004f4:	40012400 	.word	0x40012400
 80004f8:	20000008 	.word	0x20000008
 80004fc:	000f4240 	.word	0x000f4240

08000500 <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8000500:	2300      	movs	r3, #0
{
 8000502:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000504:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000506:	6803      	ldr	r3, [r0, #0]
{
 8000508:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 800050a:	689a      	ldr	r2, [r3, #8]
 800050c:	07d2      	lsls	r2, r2, #31
 800050e:	d502      	bpl.n	8000516 <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000510:	2000      	movs	r0, #0
}
 8000512:	b002      	add	sp, #8
 8000514:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8000516:	689a      	ldr	r2, [r3, #8]
 8000518:	f042 0201 	orr.w	r2, r2, #1
 800051c:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800051e:	4b12      	ldr	r3, [pc, #72]	; (8000568 <ADC_Enable+0x68>)
 8000520:	4a12      	ldr	r2, [pc, #72]	; (800056c <ADC_Enable+0x6c>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8000528:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 800052a:	9b01      	ldr	r3, [sp, #4]
 800052c:	b9c3      	cbnz	r3, 8000560 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 800052e:	f7ff febb 	bl	80002a8 <HAL_GetTick>
 8000532:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000534:	6823      	ldr	r3, [r4, #0]
 8000536:	689d      	ldr	r5, [r3, #8]
 8000538:	f015 0501 	ands.w	r5, r5, #1
 800053c:	d1e8      	bne.n	8000510 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800053e:	f7ff feb3 	bl	80002a8 <HAL_GetTick>
 8000542:	1b80      	subs	r0, r0, r6
 8000544:	2802      	cmp	r0, #2
 8000546:	d9f5      	bls.n	8000534 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000548:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 800054a:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800054e:	f043 0310 	orr.w	r3, r3, #16
 8000552:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000554:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8000556:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000558:	f043 0301 	orr.w	r3, r3, #1
 800055c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800055e:	e7d8      	b.n	8000512 <ADC_Enable+0x12>
      wait_loop_index--;
 8000560:	9b01      	ldr	r3, [sp, #4]
 8000562:	3b01      	subs	r3, #1
 8000564:	e7e0      	b.n	8000528 <ADC_Enable+0x28>
 8000566:	bf00      	nop
 8000568:	20000008 	.word	0x20000008
 800056c:	000f4240 	.word	0x000f4240

08000570 <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 8000570:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8000574:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8000576:	2b01      	cmp	r3, #1
{
 8000578:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 800057a:	d054      	beq.n	8000626 <HAL_ADC_Start+0xb6>
 800057c:	2301      	movs	r3, #1
 800057e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8000582:	f7ff ffbd 	bl	8000500 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 8000586:	2800      	cmp	r0, #0
 8000588:	d149      	bne.n	800061e <HAL_ADC_Start+0xae>
    ADC_STATE_CLR_SET(hadc->State,
 800058a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800058c:	4a27      	ldr	r2, [pc, #156]	; (800062c <HAL_ADC_Start+0xbc>)
    ADC_STATE_CLR_SET(hadc->State,
 800058e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000592:	f023 0301 	bic.w	r3, r3, #1
 8000596:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800059a:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800059c:	6823      	ldr	r3, [r4, #0]
 800059e:	4293      	cmp	r3, r2
 80005a0:	d104      	bne.n	80005ac <HAL_ADC_Start+0x3c>
 80005a2:	4923      	ldr	r1, [pc, #140]	; (8000630 <HAL_ADC_Start+0xc0>)
 80005a4:	684a      	ldr	r2, [r1, #4]
 80005a6:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 80005aa:	d12e      	bne.n	800060a <HAL_ADC_Start+0x9a>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80005ac:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80005ae:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80005b2:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80005b4:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80005b6:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80005b8:	bf41      	itttt	mi
 80005ba:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 80005bc:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 80005c0:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 80005c4:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80005c6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80005c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80005cc:	bf1c      	itt	ne
 80005ce:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 80005d0:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80005d4:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 80005d6:	2200      	movs	r2, #0
 80005d8:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80005dc:	f06f 0202 	mvn.w	r2, #2
 80005e0:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80005e2:	689a      	ldr	r2, [r3, #8]
 80005e4:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80005e8:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80005ec:	d113      	bne.n	8000616 <HAL_ADC_Start+0xa6>
 80005ee:	4a0f      	ldr	r2, [pc, #60]	; (800062c <HAL_ADC_Start+0xbc>)
 80005f0:	4293      	cmp	r3, r2
 80005f2:	d105      	bne.n	8000600 <HAL_ADC_Start+0x90>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80005f4:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 80005f8:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80005fa:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 80005fe:	d10a      	bne.n	8000616 <HAL_ADC_Start+0xa6>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000600:	689a      	ldr	r2, [r3, #8]
 8000602:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000606:	609a      	str	r2, [r3, #8]
 8000608:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800060a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800060c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000610:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000612:	684a      	ldr	r2, [r1, #4]
 8000614:	e7cf      	b.n	80005b6 <HAL_ADC_Start+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000616:	689a      	ldr	r2, [r3, #8]
 8000618:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800061c:	e7f3      	b.n	8000606 <HAL_ADC_Start+0x96>
    __HAL_UNLOCK(hadc);
 800061e:	2300      	movs	r3, #0
 8000620:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000624:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8000626:	2002      	movs	r0, #2
}
 8000628:	bd10      	pop	{r4, pc}
 800062a:	bf00      	nop
 800062c:	40012800 	.word	0x40012800
 8000630:	40012400 	.word	0x40012400

08000634 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000634:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000636:	6803      	ldr	r3, [r0, #0]
{
 8000638:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 800063a:	689a      	ldr	r2, [r3, #8]
 800063c:	07d2      	lsls	r2, r2, #31
 800063e:	d401      	bmi.n	8000644 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000640:	2000      	movs	r0, #0
 8000642:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8000644:	689a      	ldr	r2, [r3, #8]
 8000646:	f022 0201 	bic.w	r2, r2, #1
 800064a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800064c:	f7ff fe2c 	bl	80002a8 <HAL_GetTick>
 8000650:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000652:	6823      	ldr	r3, [r4, #0]
 8000654:	689b      	ldr	r3, [r3, #8]
 8000656:	07db      	lsls	r3, r3, #31
 8000658:	d5f2      	bpl.n	8000640 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800065a:	f7ff fe25 	bl	80002a8 <HAL_GetTick>
 800065e:	1b40      	subs	r0, r0, r5
 8000660:	2802      	cmp	r0, #2
 8000662:	d9f6      	bls.n	8000652 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000664:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000666:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000668:	f043 0310 	orr.w	r3, r3, #16
 800066c:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800066e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000670:	f043 0301 	orr.w	r3, r3, #1
 8000674:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000676:	bd38      	pop	{r3, r4, r5, pc}

08000678 <HAL_ADC_Init>:
{
 8000678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc == NULL)
 800067a:	4604      	mov	r4, r0
 800067c:	2800      	cmp	r0, #0
 800067e:	d077      	beq.n	8000770 <HAL_ADC_Init+0xf8>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000680:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000682:	b923      	cbnz	r3, 800068e <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8000684:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8000686:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800068a:	f001 faa1 	bl	8001bd0 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800068e:	4620      	mov	r0, r4
 8000690:	f7ff ffd0 	bl	8000634 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000694:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000696:	f013 0310 	ands.w	r3, r3, #16
 800069a:	d16b      	bne.n	8000774 <HAL_ADC_Init+0xfc>
 800069c:	2800      	cmp	r0, #0
 800069e:	d169      	bne.n	8000774 <HAL_ADC_Init+0xfc>
    ADC_STATE_CLR_SET(hadc->State,
 80006a0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80006a2:	4937      	ldr	r1, [pc, #220]	; (8000780 <HAL_ADC_Init+0x108>)
    ADC_STATE_CLR_SET(hadc->State,
 80006a4:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 80006a8:	f022 0202 	bic.w	r2, r2, #2
 80006ac:	f042 0202 	orr.w	r2, r2, #2
 80006b0:	62a2      	str	r2, [r4, #40]	; 0x28
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80006b2:	e894 0024 	ldmia.w	r4, {r2, r5}
 80006b6:	428a      	cmp	r2, r1
 80006b8:	69e1      	ldr	r1, [r4, #28]
 80006ba:	d104      	bne.n	80006c6 <HAL_ADC_Init+0x4e>
 80006bc:	f5b1 2f40 	cmp.w	r1, #786432	; 0xc0000
 80006c0:	bf08      	it	eq
 80006c2:	f44f 2100 	moveq.w	r1, #524288	; 0x80000
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80006c6:	68e6      	ldr	r6, [r4, #12]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80006c8:	ea45 0546 	orr.w	r5, r5, r6, lsl #1
 80006cc:	4329      	orrs	r1, r5
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80006ce:	68a5      	ldr	r5, [r4, #8]
 80006d0:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 80006d4:	d035      	beq.n	8000742 <HAL_ADC_Init+0xca>
 80006d6:	2d01      	cmp	r5, #1
 80006d8:	bf08      	it	eq
 80006da:	f44f 7380 	moveq.w	r3, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80006de:	6967      	ldr	r7, [r4, #20]
 80006e0:	2f01      	cmp	r7, #1
 80006e2:	d106      	bne.n	80006f2 <HAL_ADC_Init+0x7a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80006e4:	bb7e      	cbnz	r6, 8000746 <HAL_ADC_Init+0xce>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80006e6:	69a6      	ldr	r6, [r4, #24]
 80006e8:	3e01      	subs	r6, #1
 80006ea:	ea43 3346 	orr.w	r3, r3, r6, lsl #13
 80006ee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 80006f2:	6856      	ldr	r6, [r2, #4]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80006f4:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 80006f8:	f426 4669 	bic.w	r6, r6, #59648	; 0xe900
 80006fc:	ea43 0306 	orr.w	r3, r3, r6
 8000700:	6053      	str	r3, [r2, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8000702:	6896      	ldr	r6, [r2, #8]
 8000704:	4b1f      	ldr	r3, [pc, #124]	; (8000784 <HAL_ADC_Init+0x10c>)
 8000706:	ea03 0306 	and.w	r3, r3, r6
 800070a:	ea43 0301 	orr.w	r3, r3, r1
 800070e:	6093      	str	r3, [r2, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000710:	d001      	beq.n	8000716 <HAL_ADC_Init+0x9e>
 8000712:	2d01      	cmp	r5, #1
 8000714:	d120      	bne.n	8000758 <HAL_ADC_Init+0xe0>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000716:	6923      	ldr	r3, [r4, #16]
 8000718:	3b01      	subs	r3, #1
 800071a:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 800071c:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
 800071e:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8000722:	432b      	orrs	r3, r5
 8000724:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000726:	6892      	ldr	r2, [r2, #8]
 8000728:	4b17      	ldr	r3, [pc, #92]	; (8000788 <HAL_ADC_Init+0x110>)
 800072a:	4013      	ands	r3, r2
 800072c:	4299      	cmp	r1, r3
 800072e:	d115      	bne.n	800075c <HAL_ADC_Init+0xe4>
      ADC_CLEAR_ERRORCODE(hadc);
 8000730:	2300      	movs	r3, #0
 8000732:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000734:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000736:	f023 0303 	bic.w	r3, r3, #3
 800073a:	f043 0301 	orr.w	r3, r3, #1
 800073e:	62a3      	str	r3, [r4, #40]	; 0x28
 8000740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000742:	462b      	mov	r3, r5
 8000744:	e7cb      	b.n	80006de <HAL_ADC_Init+0x66>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000746:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8000748:	f046 0620 	orr.w	r6, r6, #32
 800074c:	62a6      	str	r6, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800074e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8000750:	f046 0601 	orr.w	r6, r6, #1
 8000754:	62e6      	str	r6, [r4, #44]	; 0x2c
 8000756:	e7cc      	b.n	80006f2 <HAL_ADC_Init+0x7a>
  uint32_t tmp_sqr1 = 0U;
 8000758:	2300      	movs	r3, #0
 800075a:	e7df      	b.n	800071c <HAL_ADC_Init+0xa4>
      ADC_STATE_CLR_SET(hadc->State,
 800075c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800075e:	f023 0312 	bic.w	r3, r3, #18
 8000762:	f043 0310 	orr.w	r3, r3, #16
 8000766:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000768:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800076a:	f043 0301 	orr.w	r3, r3, #1
 800076e:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8000770:	2001      	movs	r0, #1
}
 8000772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000774:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000776:	f043 0310 	orr.w	r3, r3, #16
 800077a:	62a3      	str	r3, [r4, #40]	; 0x28
 800077c:	e7f8      	b.n	8000770 <HAL_ADC_Init+0xf8>
 800077e:	bf00      	nop
 8000780:	40013c00 	.word	0x40013c00
 8000784:	ffe1f7fd 	.word	0xffe1f7fd
 8000788:	ff1f0efe 	.word	0xff1f0efe

0800078c <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 800078c:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8000790:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8000792:	2b01      	cmp	r3, #1
{
 8000794:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000796:	d011      	beq.n	80007bc <HAL_ADC_Stop+0x30>
 8000798:	2301      	movs	r3, #1
 800079a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800079e:	f7ff ff49 	bl	8000634 <ADC_ConversionStop_Disable>
  if (tmp_hal_status == HAL_OK)
 80007a2:	b938      	cbnz	r0, 80007b4 <HAL_ADC_Stop+0x28>
    ADC_STATE_CLR_SET(hadc->State,
 80007a4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80007a6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80007aa:	f023 0301 	bic.w	r3, r3, #1
 80007ae:	f043 0301 	orr.w	r3, r3, #1
 80007b2:	62a3      	str	r3, [r4, #40]	; 0x28
  __HAL_UNLOCK(hadc);
 80007b4:	2300      	movs	r3, #0
 80007b6:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  return tmp_hal_status;
 80007ba:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 80007bc:	2002      	movs	r0, #2
}
 80007be:	bd10      	pop	{r4, pc}

080007c0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007c0:	4a07      	ldr	r2, [pc, #28]	; (80007e0 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80007c2:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007c4:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80007c6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007ca:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80007ce:	041b      	lsls	r3, r3, #16
 80007d0:	0c1b      	lsrs	r3, r3, #16
 80007d2:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80007da:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80007dc:	60d3      	str	r3, [r2, #12]
 80007de:	4770      	bx	lr
 80007e0:	e000ed00 	.word	0xe000ed00

080007e4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007e4:	4b17      	ldr	r3, [pc, #92]	; (8000844 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007e6:	b530      	push	{r4, r5, lr}
 80007e8:	68dc      	ldr	r4, [r3, #12]
 80007ea:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007ee:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007f2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007f4:	2b04      	cmp	r3, #4
 80007f6:	bf28      	it	cs
 80007f8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007fa:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007fc:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000800:	bf98      	it	ls
 8000802:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000804:	fa05 f303 	lsl.w	r3, r5, r3
 8000808:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800080c:	bf88      	it	hi
 800080e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000810:	4019      	ands	r1, r3
 8000812:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000814:	fa05 f404 	lsl.w	r4, r5, r4
 8000818:	3c01      	subs	r4, #1
 800081a:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800081c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800081e:	ea42 0201 	orr.w	r2, r2, r1
 8000822:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000826:	bfaf      	iteee	ge
 8000828:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800082c:	4b06      	ldrlt	r3, [pc, #24]	; (8000848 <HAL_NVIC_SetPriority+0x64>)
 800082e:	f000 000f 	andlt.w	r0, r0, #15
 8000832:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000834:	bfa5      	ittet	ge
 8000836:	b2d2      	uxtbge	r2, r2
 8000838:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800083c:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800083e:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000842:	bd30      	pop	{r4, r5, pc}
 8000844:	e000ed00 	.word	0xe000ed00
 8000848:	e000ed14 	.word	0xe000ed14

0800084c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800084c:	2301      	movs	r3, #1
 800084e:	0942      	lsrs	r2, r0, #5
 8000850:	f000 001f 	and.w	r0, r0, #31
 8000854:	fa03 f000 	lsl.w	r0, r3, r0
 8000858:	4b01      	ldr	r3, [pc, #4]	; (8000860 <HAL_NVIC_EnableIRQ+0x14>)
 800085a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800085e:	4770      	bx	lr
 8000860:	e000e100 	.word	0xe000e100

08000864 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000864:	3801      	subs	r0, #1
 8000866:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800086a:	d20a      	bcs.n	8000882 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800086c:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800086e:	4b06      	ldr	r3, [pc, #24]	; (8000888 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000870:	4a06      	ldr	r2, [pc, #24]	; (800088c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000872:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000874:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000878:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800087a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800087c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800087e:	601a      	str	r2, [r3, #0]
 8000880:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000882:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	e000e010 	.word	0xe000e010
 800088c:	e000ed00 	.word	0xe000ed00

08000890 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000890:	4b04      	ldr	r3, [pc, #16]	; (80008a4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000892:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000894:	681a      	ldr	r2, [r3, #0]
 8000896:	bf0c      	ite	eq
 8000898:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800089c:	f022 0204 	bicne.w	r2, r2, #4
 80008a0:	601a      	str	r2, [r3, #0]
 80008a2:	4770      	bx	lr
 80008a4:	e000e010 	.word	0xe000e010

080008a8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80008a8:	4770      	bx	lr

080008aa <HAL_SYSTICK_IRQHandler>:
{
 80008aa:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80008ac:	f7ff fffc 	bl	80008a8 <HAL_SYSTICK_Callback>
 80008b0:	bd08      	pop	{r3, pc}
	...

080008b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80008b8:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80008ba:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80008bc:	4f6c      	ldr	r7, [pc, #432]	; (8000a70 <HAL_GPIO_Init+0x1bc>)
 80008be:	4b6d      	ldr	r3, [pc, #436]	; (8000a74 <HAL_GPIO_Init+0x1c0>)
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80008c0:	f8df e1b8 	ldr.w	lr, [pc, #440]	; 8000a7c <HAL_GPIO_Init+0x1c8>
      switch (GPIO_Init->Mode)
 80008c4:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 8000a80 <HAL_GPIO_Init+0x1cc>
    ioposition = (0x01U << position);
 80008c8:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008cc:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 80008ce:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008d2:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 80008d6:	45a0      	cmp	r8, r4
 80008d8:	f040 8085 	bne.w	80009e6 <HAL_GPIO_Init+0x132>
      switch (GPIO_Init->Mode)
 80008dc:	684d      	ldr	r5, [r1, #4]
 80008de:	2d12      	cmp	r5, #18
 80008e0:	f000 80b7 	beq.w	8000a52 <HAL_GPIO_Init+0x19e>
 80008e4:	f200 808d 	bhi.w	8000a02 <HAL_GPIO_Init+0x14e>
 80008e8:	2d02      	cmp	r5, #2
 80008ea:	f000 80af 	beq.w	8000a4c <HAL_GPIO_Init+0x198>
 80008ee:	f200 8081 	bhi.w	80009f4 <HAL_GPIO_Init+0x140>
 80008f2:	2d00      	cmp	r5, #0
 80008f4:	f000 8091 	beq.w	8000a1a <HAL_GPIO_Init+0x166>
 80008f8:	2d01      	cmp	r5, #1
 80008fa:	f000 80a5 	beq.w	8000a48 <HAL_GPIO_Init+0x194>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80008fe:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000902:	2cff      	cmp	r4, #255	; 0xff
 8000904:	bf93      	iteet	ls
 8000906:	4682      	movls	sl, r0
 8000908:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800090c:	3d08      	subhi	r5, #8
 800090e:	f8d0 b000 	ldrls.w	fp, [r0]
 8000912:	bf92      	itee	ls
 8000914:	00b5      	lslls	r5, r6, #2
 8000916:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 800091a:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800091c:	fa09 f805 	lsl.w	r8, r9, r5
 8000920:	ea2b 0808 	bic.w	r8, fp, r8
 8000924:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000928:	bf88      	it	hi
 800092a:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800092e:	ea48 0505 	orr.w	r5, r8, r5
 8000932:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000936:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800093a:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 800093e:	d052      	beq.n	80009e6 <HAL_GPIO_Init+0x132>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000940:	69bd      	ldr	r5, [r7, #24]
 8000942:	f026 0803 	bic.w	r8, r6, #3
 8000946:	f045 0501 	orr.w	r5, r5, #1
 800094a:	61bd      	str	r5, [r7, #24]
 800094c:	69bd      	ldr	r5, [r7, #24]
 800094e:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000952:	f005 0501 	and.w	r5, r5, #1
 8000956:	9501      	str	r5, [sp, #4]
 8000958:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800095c:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000960:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000962:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000966:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800096a:	fa09 f90b 	lsl.w	r9, r9, fp
 800096e:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000972:	4d41      	ldr	r5, [pc, #260]	; (8000a78 <HAL_GPIO_Init+0x1c4>)
 8000974:	42a8      	cmp	r0, r5
 8000976:	d071      	beq.n	8000a5c <HAL_GPIO_Init+0x1a8>
 8000978:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800097c:	42a8      	cmp	r0, r5
 800097e:	d06f      	beq.n	8000a60 <HAL_GPIO_Init+0x1ac>
 8000980:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000984:	42a8      	cmp	r0, r5
 8000986:	d06d      	beq.n	8000a64 <HAL_GPIO_Init+0x1b0>
 8000988:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800098c:	42a8      	cmp	r0, r5
 800098e:	d06b      	beq.n	8000a68 <HAL_GPIO_Init+0x1b4>
 8000990:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000994:	42a8      	cmp	r0, r5
 8000996:	d069      	beq.n	8000a6c <HAL_GPIO_Init+0x1b8>
 8000998:	4570      	cmp	r0, lr
 800099a:	bf0c      	ite	eq
 800099c:	2505      	moveq	r5, #5
 800099e:	2506      	movne	r5, #6
 80009a0:	fa05 f50b 	lsl.w	r5, r5, fp
 80009a4:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 80009a8:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80009ac:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80009ae:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80009b2:	bf14      	ite	ne
 80009b4:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80009b6:	43a5      	biceq	r5, r4
 80009b8:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80009ba:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80009bc:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80009c0:	bf14      	ite	ne
 80009c2:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80009c4:	43a5      	biceq	r5, r4
 80009c6:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80009c8:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009ca:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80009ce:	bf14      	ite	ne
 80009d0:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80009d2:	43a5      	biceq	r5, r4
 80009d4:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80009d6:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80009d8:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80009dc:	bf14      	ite	ne
 80009de:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80009e0:	ea25 0404 	biceq.w	r4, r5, r4
 80009e4:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80009e6:	3601      	adds	r6, #1
 80009e8:	2e10      	cmp	r6, #16
 80009ea:	f47f af6d 	bne.w	80008c8 <HAL_GPIO_Init+0x14>
        }
      }
    }
  }
}
 80009ee:	b003      	add	sp, #12
 80009f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 80009f4:	2d03      	cmp	r5, #3
 80009f6:	d025      	beq.n	8000a44 <HAL_GPIO_Init+0x190>
 80009f8:	2d11      	cmp	r5, #17
 80009fa:	d180      	bne.n	80008fe <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80009fc:	68ca      	ldr	r2, [r1, #12]
 80009fe:	3204      	adds	r2, #4
          break;
 8000a00:	e77d      	b.n	80008fe <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 8000a02:	4565      	cmp	r5, ip
 8000a04:	d009      	beq.n	8000a1a <HAL_GPIO_Init+0x166>
 8000a06:	d812      	bhi.n	8000a2e <HAL_GPIO_Init+0x17a>
 8000a08:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8000a84 <HAL_GPIO_Init+0x1d0>
 8000a0c:	454d      	cmp	r5, r9
 8000a0e:	d004      	beq.n	8000a1a <HAL_GPIO_Init+0x166>
 8000a10:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000a14:	454d      	cmp	r5, r9
 8000a16:	f47f af72 	bne.w	80008fe <HAL_GPIO_Init+0x4a>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a1a:	688a      	ldr	r2, [r1, #8]
 8000a1c:	b1e2      	cbz	r2, 8000a58 <HAL_GPIO_Init+0x1a4>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a1e:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8000a20:	bf0c      	ite	eq
 8000a22:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000a26:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a2a:	2208      	movs	r2, #8
 8000a2c:	e767      	b.n	80008fe <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 8000a2e:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8000a88 <HAL_GPIO_Init+0x1d4>
 8000a32:	454d      	cmp	r5, r9
 8000a34:	d0f1      	beq.n	8000a1a <HAL_GPIO_Init+0x166>
 8000a36:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000a3a:	454d      	cmp	r5, r9
 8000a3c:	d0ed      	beq.n	8000a1a <HAL_GPIO_Init+0x166>
 8000a3e:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 8000a42:	e7e7      	b.n	8000a14 <HAL_GPIO_Init+0x160>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a44:	2200      	movs	r2, #0
 8000a46:	e75a      	b.n	80008fe <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a48:	68ca      	ldr	r2, [r1, #12]
          break;
 8000a4a:	e758      	b.n	80008fe <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a4c:	68ca      	ldr	r2, [r1, #12]
 8000a4e:	3208      	adds	r2, #8
          break;
 8000a50:	e755      	b.n	80008fe <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a52:	68ca      	ldr	r2, [r1, #12]
 8000a54:	320c      	adds	r2, #12
          break;
 8000a56:	e752      	b.n	80008fe <HAL_GPIO_Init+0x4a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a58:	2204      	movs	r2, #4
 8000a5a:	e750      	b.n	80008fe <HAL_GPIO_Init+0x4a>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a5c:	2500      	movs	r5, #0
 8000a5e:	e79f      	b.n	80009a0 <HAL_GPIO_Init+0xec>
 8000a60:	2501      	movs	r5, #1
 8000a62:	e79d      	b.n	80009a0 <HAL_GPIO_Init+0xec>
 8000a64:	2502      	movs	r5, #2
 8000a66:	e79b      	b.n	80009a0 <HAL_GPIO_Init+0xec>
 8000a68:	2503      	movs	r5, #3
 8000a6a:	e799      	b.n	80009a0 <HAL_GPIO_Init+0xec>
 8000a6c:	2504      	movs	r5, #4
 8000a6e:	e797      	b.n	80009a0 <HAL_GPIO_Init+0xec>
 8000a70:	40021000 	.word	0x40021000
 8000a74:	40010400 	.word	0x40010400
 8000a78:	40010800 	.word	0x40010800
 8000a7c:	40011c00 	.word	0x40011c00
 8000a80:	10210000 	.word	0x10210000
 8000a84:	10110000 	.word	0x10110000
 8000a88:	10310000 	.word	0x10310000

08000a8c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a8c:	b10a      	cbz	r2, 8000a92 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000a8e:	6101      	str	r1, [r0, #16]
 8000a90:	4770      	bx	lr
 8000a92:	0409      	lsls	r1, r1, #16
 8000a94:	e7fb      	b.n	8000a8e <HAL_GPIO_WritePin+0x2>
	...

08000a98 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a98:	6803      	ldr	r3, [r0, #0]
{
 8000a9a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a9e:	07db      	lsls	r3, r3, #31
{
 8000aa0:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000aa2:	d410      	bmi.n	8000ac6 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000aa4:	682b      	ldr	r3, [r5, #0]
 8000aa6:	079f      	lsls	r7, r3, #30
 8000aa8:	d45e      	bmi.n	8000b68 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000aaa:	682b      	ldr	r3, [r5, #0]
 8000aac:	0719      	lsls	r1, r3, #28
 8000aae:	f100 8095 	bmi.w	8000bdc <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ab2:	682b      	ldr	r3, [r5, #0]
 8000ab4:	075a      	lsls	r2, r3, #29
 8000ab6:	f100 80bf 	bmi.w	8000c38 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000aba:	69ea      	ldr	r2, [r5, #28]
 8000abc:	2a00      	cmp	r2, #0
 8000abe:	f040 812d 	bne.w	8000d1c <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000ac2:	2000      	movs	r0, #0
 8000ac4:	e014      	b.n	8000af0 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000ac6:	4c90      	ldr	r4, [pc, #576]	; (8000d08 <HAL_RCC_OscConfig+0x270>)
 8000ac8:	6863      	ldr	r3, [r4, #4]
 8000aca:	f003 030c 	and.w	r3, r3, #12
 8000ace:	2b04      	cmp	r3, #4
 8000ad0:	d007      	beq.n	8000ae2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ad2:	6863      	ldr	r3, [r4, #4]
 8000ad4:	f003 030c 	and.w	r3, r3, #12
 8000ad8:	2b08      	cmp	r3, #8
 8000ada:	d10c      	bne.n	8000af6 <HAL_RCC_OscConfig+0x5e>
 8000adc:	6863      	ldr	r3, [r4, #4]
 8000ade:	03de      	lsls	r6, r3, #15
 8000ae0:	d509      	bpl.n	8000af6 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ae2:	6823      	ldr	r3, [r4, #0]
 8000ae4:	039c      	lsls	r4, r3, #14
 8000ae6:	d5dd      	bpl.n	8000aa4 <HAL_RCC_OscConfig+0xc>
 8000ae8:	686b      	ldr	r3, [r5, #4]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d1da      	bne.n	8000aa4 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000aee:	2001      	movs	r0, #1
}
 8000af0:	b002      	add	sp, #8
 8000af2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000af6:	686b      	ldr	r3, [r5, #4]
 8000af8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000afc:	d110      	bne.n	8000b20 <HAL_RCC_OscConfig+0x88>
 8000afe:	6823      	ldr	r3, [r4, #0]
 8000b00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b04:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b06:	f7ff fbcf 	bl	80002a8 <HAL_GetTick>
 8000b0a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b0c:	6823      	ldr	r3, [r4, #0]
 8000b0e:	0398      	lsls	r0, r3, #14
 8000b10:	d4c8      	bmi.n	8000aa4 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b12:	f7ff fbc9 	bl	80002a8 <HAL_GetTick>
 8000b16:	1b80      	subs	r0, r0, r6
 8000b18:	2864      	cmp	r0, #100	; 0x64
 8000b1a:	d9f7      	bls.n	8000b0c <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000b1c:	2003      	movs	r0, #3
 8000b1e:	e7e7      	b.n	8000af0 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b20:	b99b      	cbnz	r3, 8000b4a <HAL_RCC_OscConfig+0xb2>
 8000b22:	6823      	ldr	r3, [r4, #0]
 8000b24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b28:	6023      	str	r3, [r4, #0]
 8000b2a:	6823      	ldr	r3, [r4, #0]
 8000b2c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b30:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b32:	f7ff fbb9 	bl	80002a8 <HAL_GetTick>
 8000b36:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b38:	6823      	ldr	r3, [r4, #0]
 8000b3a:	0399      	lsls	r1, r3, #14
 8000b3c:	d5b2      	bpl.n	8000aa4 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b3e:	f7ff fbb3 	bl	80002a8 <HAL_GetTick>
 8000b42:	1b80      	subs	r0, r0, r6
 8000b44:	2864      	cmp	r0, #100	; 0x64
 8000b46:	d9f7      	bls.n	8000b38 <HAL_RCC_OscConfig+0xa0>
 8000b48:	e7e8      	b.n	8000b1c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b4a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b4e:	6823      	ldr	r3, [r4, #0]
 8000b50:	d103      	bne.n	8000b5a <HAL_RCC_OscConfig+0xc2>
 8000b52:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b56:	6023      	str	r3, [r4, #0]
 8000b58:	e7d1      	b.n	8000afe <HAL_RCC_OscConfig+0x66>
 8000b5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b5e:	6023      	str	r3, [r4, #0]
 8000b60:	6823      	ldr	r3, [r4, #0]
 8000b62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b66:	e7cd      	b.n	8000b04 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000b68:	4c67      	ldr	r4, [pc, #412]	; (8000d08 <HAL_RCC_OscConfig+0x270>)
 8000b6a:	6863      	ldr	r3, [r4, #4]
 8000b6c:	f013 0f0c 	tst.w	r3, #12
 8000b70:	d007      	beq.n	8000b82 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000b72:	6863      	ldr	r3, [r4, #4]
 8000b74:	f003 030c 	and.w	r3, r3, #12
 8000b78:	2b08      	cmp	r3, #8
 8000b7a:	d110      	bne.n	8000b9e <HAL_RCC_OscConfig+0x106>
 8000b7c:	6863      	ldr	r3, [r4, #4]
 8000b7e:	03da      	lsls	r2, r3, #15
 8000b80:	d40d      	bmi.n	8000b9e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b82:	6823      	ldr	r3, [r4, #0]
 8000b84:	079b      	lsls	r3, r3, #30
 8000b86:	d502      	bpl.n	8000b8e <HAL_RCC_OscConfig+0xf6>
 8000b88:	692b      	ldr	r3, [r5, #16]
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d1af      	bne.n	8000aee <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b8e:	6823      	ldr	r3, [r4, #0]
 8000b90:	696a      	ldr	r2, [r5, #20]
 8000b92:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000b96:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000b9a:	6023      	str	r3, [r4, #0]
 8000b9c:	e785      	b.n	8000aaa <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b9e:	692a      	ldr	r2, [r5, #16]
 8000ba0:	4b5a      	ldr	r3, [pc, #360]	; (8000d0c <HAL_RCC_OscConfig+0x274>)
 8000ba2:	b16a      	cbz	r2, 8000bc0 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ba8:	f7ff fb7e 	bl	80002a8 <HAL_GetTick>
 8000bac:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bae:	6823      	ldr	r3, [r4, #0]
 8000bb0:	079f      	lsls	r7, r3, #30
 8000bb2:	d4ec      	bmi.n	8000b8e <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000bb4:	f7ff fb78 	bl	80002a8 <HAL_GetTick>
 8000bb8:	1b80      	subs	r0, r0, r6
 8000bba:	2802      	cmp	r0, #2
 8000bbc:	d9f7      	bls.n	8000bae <HAL_RCC_OscConfig+0x116>
 8000bbe:	e7ad      	b.n	8000b1c <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000bc0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000bc2:	f7ff fb71 	bl	80002a8 <HAL_GetTick>
 8000bc6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000bc8:	6823      	ldr	r3, [r4, #0]
 8000bca:	0798      	lsls	r0, r3, #30
 8000bcc:	f57f af6d 	bpl.w	8000aaa <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000bd0:	f7ff fb6a 	bl	80002a8 <HAL_GetTick>
 8000bd4:	1b80      	subs	r0, r0, r6
 8000bd6:	2802      	cmp	r0, #2
 8000bd8:	d9f6      	bls.n	8000bc8 <HAL_RCC_OscConfig+0x130>
 8000bda:	e79f      	b.n	8000b1c <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000bdc:	69aa      	ldr	r2, [r5, #24]
 8000bde:	4c4a      	ldr	r4, [pc, #296]	; (8000d08 <HAL_RCC_OscConfig+0x270>)
 8000be0:	4b4b      	ldr	r3, [pc, #300]	; (8000d10 <HAL_RCC_OscConfig+0x278>)
 8000be2:	b1da      	cbz	r2, 8000c1c <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8000be4:	2201      	movs	r2, #1
 8000be6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000be8:	f7ff fb5e 	bl	80002a8 <HAL_GetTick>
 8000bec:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000bee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000bf0:	079b      	lsls	r3, r3, #30
 8000bf2:	d50d      	bpl.n	8000c10 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000bf4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000bf8:	4b46      	ldr	r3, [pc, #280]	; (8000d14 <HAL_RCC_OscConfig+0x27c>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c00:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000c02:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000c04:	9b01      	ldr	r3, [sp, #4]
 8000c06:	1e5a      	subs	r2, r3, #1
 8000c08:	9201      	str	r2, [sp, #4]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d1f9      	bne.n	8000c02 <HAL_RCC_OscConfig+0x16a>
 8000c0e:	e750      	b.n	8000ab2 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c10:	f7ff fb4a 	bl	80002a8 <HAL_GetTick>
 8000c14:	1b80      	subs	r0, r0, r6
 8000c16:	2802      	cmp	r0, #2
 8000c18:	d9e9      	bls.n	8000bee <HAL_RCC_OscConfig+0x156>
 8000c1a:	e77f      	b.n	8000b1c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000c1c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000c1e:	f7ff fb43 	bl	80002a8 <HAL_GetTick>
 8000c22:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c24:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000c26:	079f      	lsls	r7, r3, #30
 8000c28:	f57f af43 	bpl.w	8000ab2 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c2c:	f7ff fb3c 	bl	80002a8 <HAL_GetTick>
 8000c30:	1b80      	subs	r0, r0, r6
 8000c32:	2802      	cmp	r0, #2
 8000c34:	d9f6      	bls.n	8000c24 <HAL_RCC_OscConfig+0x18c>
 8000c36:	e771      	b.n	8000b1c <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c38:	4c33      	ldr	r4, [pc, #204]	; (8000d08 <HAL_RCC_OscConfig+0x270>)
 8000c3a:	69e3      	ldr	r3, [r4, #28]
 8000c3c:	00d8      	lsls	r0, r3, #3
 8000c3e:	d424      	bmi.n	8000c8a <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8000c40:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c42:	69e3      	ldr	r3, [r4, #28]
 8000c44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c48:	61e3      	str	r3, [r4, #28]
 8000c4a:	69e3      	ldr	r3, [r4, #28]
 8000c4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c50:	9300      	str	r3, [sp, #0]
 8000c52:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c54:	4e30      	ldr	r6, [pc, #192]	; (8000d18 <HAL_RCC_OscConfig+0x280>)
 8000c56:	6833      	ldr	r3, [r6, #0]
 8000c58:	05d9      	lsls	r1, r3, #23
 8000c5a:	d518      	bpl.n	8000c8e <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c5c:	68eb      	ldr	r3, [r5, #12]
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	d126      	bne.n	8000cb0 <HAL_RCC_OscConfig+0x218>
 8000c62:	6a23      	ldr	r3, [r4, #32]
 8000c64:	f043 0301 	orr.w	r3, r3, #1
 8000c68:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000c6a:	f7ff fb1d 	bl	80002a8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c6e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000c72:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c74:	6a23      	ldr	r3, [r4, #32]
 8000c76:	079b      	lsls	r3, r3, #30
 8000c78:	d53f      	bpl.n	8000cfa <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8000c7a:	2f00      	cmp	r7, #0
 8000c7c:	f43f af1d 	beq.w	8000aba <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000c80:	69e3      	ldr	r3, [r4, #28]
 8000c82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000c86:	61e3      	str	r3, [r4, #28]
 8000c88:	e717      	b.n	8000aba <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8000c8a:	2700      	movs	r7, #0
 8000c8c:	e7e2      	b.n	8000c54 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000c8e:	6833      	ldr	r3, [r6, #0]
 8000c90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c94:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000c96:	f7ff fb07 	bl	80002a8 <HAL_GetTick>
 8000c9a:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c9c:	6833      	ldr	r3, [r6, #0]
 8000c9e:	05da      	lsls	r2, r3, #23
 8000ca0:	d4dc      	bmi.n	8000c5c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ca2:	f7ff fb01 	bl	80002a8 <HAL_GetTick>
 8000ca6:	eba0 0008 	sub.w	r0, r0, r8
 8000caa:	2864      	cmp	r0, #100	; 0x64
 8000cac:	d9f6      	bls.n	8000c9c <HAL_RCC_OscConfig+0x204>
 8000cae:	e735      	b.n	8000b1c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cb0:	b9ab      	cbnz	r3, 8000cde <HAL_RCC_OscConfig+0x246>
 8000cb2:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000cb4:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cb8:	f023 0301 	bic.w	r3, r3, #1
 8000cbc:	6223      	str	r3, [r4, #32]
 8000cbe:	6a23      	ldr	r3, [r4, #32]
 8000cc0:	f023 0304 	bic.w	r3, r3, #4
 8000cc4:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000cc6:	f7ff faef 	bl	80002a8 <HAL_GetTick>
 8000cca:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ccc:	6a23      	ldr	r3, [r4, #32]
 8000cce:	0798      	lsls	r0, r3, #30
 8000cd0:	d5d3      	bpl.n	8000c7a <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000cd2:	f7ff fae9 	bl	80002a8 <HAL_GetTick>
 8000cd6:	1b80      	subs	r0, r0, r6
 8000cd8:	4540      	cmp	r0, r8
 8000cda:	d9f7      	bls.n	8000ccc <HAL_RCC_OscConfig+0x234>
 8000cdc:	e71e      	b.n	8000b1c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cde:	2b05      	cmp	r3, #5
 8000ce0:	6a23      	ldr	r3, [r4, #32]
 8000ce2:	d103      	bne.n	8000cec <HAL_RCC_OscConfig+0x254>
 8000ce4:	f043 0304 	orr.w	r3, r3, #4
 8000ce8:	6223      	str	r3, [r4, #32]
 8000cea:	e7ba      	b.n	8000c62 <HAL_RCC_OscConfig+0x1ca>
 8000cec:	f023 0301 	bic.w	r3, r3, #1
 8000cf0:	6223      	str	r3, [r4, #32]
 8000cf2:	6a23      	ldr	r3, [r4, #32]
 8000cf4:	f023 0304 	bic.w	r3, r3, #4
 8000cf8:	e7b6      	b.n	8000c68 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000cfa:	f7ff fad5 	bl	80002a8 <HAL_GetTick>
 8000cfe:	eba0 0008 	sub.w	r0, r0, r8
 8000d02:	42b0      	cmp	r0, r6
 8000d04:	d9b6      	bls.n	8000c74 <HAL_RCC_OscConfig+0x1dc>
 8000d06:	e709      	b.n	8000b1c <HAL_RCC_OscConfig+0x84>
 8000d08:	40021000 	.word	0x40021000
 8000d0c:	42420000 	.word	0x42420000
 8000d10:	42420480 	.word	0x42420480
 8000d14:	20000008 	.word	0x20000008
 8000d18:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000d1c:	4c22      	ldr	r4, [pc, #136]	; (8000da8 <HAL_RCC_OscConfig+0x310>)
 8000d1e:	6863      	ldr	r3, [r4, #4]
 8000d20:	f003 030c 	and.w	r3, r3, #12
 8000d24:	2b08      	cmp	r3, #8
 8000d26:	f43f aee2 	beq.w	8000aee <HAL_RCC_OscConfig+0x56>
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	4e1f      	ldr	r6, [pc, #124]	; (8000dac <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d2e:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000d30:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d32:	d12b      	bne.n	8000d8c <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8000d34:	f7ff fab8 	bl	80002a8 <HAL_GetTick>
 8000d38:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d3a:	6823      	ldr	r3, [r4, #0]
 8000d3c:	0199      	lsls	r1, r3, #6
 8000d3e:	d41f      	bmi.n	8000d80 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000d40:	6a2b      	ldr	r3, [r5, #32]
 8000d42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d46:	d105      	bne.n	8000d54 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000d48:	6862      	ldr	r2, [r4, #4]
 8000d4a:	68a9      	ldr	r1, [r5, #8]
 8000d4c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000d50:	430a      	orrs	r2, r1
 8000d52:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d54:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000d56:	6862      	ldr	r2, [r4, #4]
 8000d58:	430b      	orrs	r3, r1
 8000d5a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000d62:	2301      	movs	r3, #1
 8000d64:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000d66:	f7ff fa9f 	bl	80002a8 <HAL_GetTick>
 8000d6a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d6c:	6823      	ldr	r3, [r4, #0]
 8000d6e:	019a      	lsls	r2, r3, #6
 8000d70:	f53f aea7 	bmi.w	8000ac2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d74:	f7ff fa98 	bl	80002a8 <HAL_GetTick>
 8000d78:	1b40      	subs	r0, r0, r5
 8000d7a:	2802      	cmp	r0, #2
 8000d7c:	d9f6      	bls.n	8000d6c <HAL_RCC_OscConfig+0x2d4>
 8000d7e:	e6cd      	b.n	8000b1c <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d80:	f7ff fa92 	bl	80002a8 <HAL_GetTick>
 8000d84:	1bc0      	subs	r0, r0, r7
 8000d86:	2802      	cmp	r0, #2
 8000d88:	d9d7      	bls.n	8000d3a <HAL_RCC_OscConfig+0x2a2>
 8000d8a:	e6c7      	b.n	8000b1c <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000d8c:	f7ff fa8c 	bl	80002a8 <HAL_GetTick>
 8000d90:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d92:	6823      	ldr	r3, [r4, #0]
 8000d94:	019b      	lsls	r3, r3, #6
 8000d96:	f57f ae94 	bpl.w	8000ac2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d9a:	f7ff fa85 	bl	80002a8 <HAL_GetTick>
 8000d9e:	1b40      	subs	r0, r0, r5
 8000da0:	2802      	cmp	r0, #2
 8000da2:	d9f6      	bls.n	8000d92 <HAL_RCC_OscConfig+0x2fa>
 8000da4:	e6ba      	b.n	8000b1c <HAL_RCC_OscConfig+0x84>
 8000da6:	bf00      	nop
 8000da8:	40021000 	.word	0x40021000
 8000dac:	42420060 	.word	0x42420060

08000db0 <HAL_RCC_GetSysClockFreq>:
{
 8000db0:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000db2:	4b19      	ldr	r3, [pc, #100]	; (8000e18 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000db4:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000db6:	ac02      	add	r4, sp, #8
 8000db8:	f103 0510 	add.w	r5, r3, #16
 8000dbc:	4622      	mov	r2, r4
 8000dbe:	6818      	ldr	r0, [r3, #0]
 8000dc0:	6859      	ldr	r1, [r3, #4]
 8000dc2:	3308      	adds	r3, #8
 8000dc4:	c203      	stmia	r2!, {r0, r1}
 8000dc6:	42ab      	cmp	r3, r5
 8000dc8:	4614      	mov	r4, r2
 8000dca:	d1f7      	bne.n	8000dbc <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000dcc:	2301      	movs	r3, #1
 8000dce:	f88d 3004 	strb.w	r3, [sp, #4]
 8000dd2:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000dd4:	4911      	ldr	r1, [pc, #68]	; (8000e1c <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000dd6:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000dda:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000ddc:	f003 020c 	and.w	r2, r3, #12
 8000de0:	2a08      	cmp	r2, #8
 8000de2:	d117      	bne.n	8000e14 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000de4:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000de8:	a806      	add	r0, sp, #24
 8000dea:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000dec:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000dee:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000df2:	d50c      	bpl.n	8000e0e <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000df4:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000df6:	480a      	ldr	r0, [pc, #40]	; (8000e20 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000df8:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000dfc:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000dfe:	aa06      	add	r2, sp, #24
 8000e00:	4413      	add	r3, r2
 8000e02:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e06:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000e0a:	b007      	add	sp, #28
 8000e0c:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000e0e:	4805      	ldr	r0, [pc, #20]	; (8000e24 <HAL_RCC_GetSysClockFreq+0x74>)
 8000e10:	4350      	muls	r0, r2
 8000e12:	e7fa      	b.n	8000e0a <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000e14:	4802      	ldr	r0, [pc, #8]	; (8000e20 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8000e16:	e7f8      	b.n	8000e0a <HAL_RCC_GetSysClockFreq+0x5a>
 8000e18:	080034c8 	.word	0x080034c8
 8000e1c:	40021000 	.word	0x40021000
 8000e20:	007a1200 	.word	0x007a1200
 8000e24:	003d0900 	.word	0x003d0900

08000e28 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e28:	4a4d      	ldr	r2, [pc, #308]	; (8000f60 <HAL_RCC_ClockConfig+0x138>)
{
 8000e2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e2e:	6813      	ldr	r3, [r2, #0]
{
 8000e30:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e32:	f003 0307 	and.w	r3, r3, #7
 8000e36:	428b      	cmp	r3, r1
{
 8000e38:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e3a:	d328      	bcc.n	8000e8e <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e3c:	682a      	ldr	r2, [r5, #0]
 8000e3e:	0791      	lsls	r1, r2, #30
 8000e40:	d432      	bmi.n	8000ea8 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e42:	07d2      	lsls	r2, r2, #31
 8000e44:	d438      	bmi.n	8000eb8 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e46:	4a46      	ldr	r2, [pc, #280]	; (8000f60 <HAL_RCC_ClockConfig+0x138>)
 8000e48:	6813      	ldr	r3, [r2, #0]
 8000e4a:	f003 0307 	and.w	r3, r3, #7
 8000e4e:	429e      	cmp	r6, r3
 8000e50:	d373      	bcc.n	8000f3a <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e52:	682a      	ldr	r2, [r5, #0]
 8000e54:	4c43      	ldr	r4, [pc, #268]	; (8000f64 <HAL_RCC_ClockConfig+0x13c>)
 8000e56:	f012 0f04 	tst.w	r2, #4
 8000e5a:	d179      	bne.n	8000f50 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e5c:	0713      	lsls	r3, r2, #28
 8000e5e:	d506      	bpl.n	8000e6e <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000e60:	6863      	ldr	r3, [r4, #4]
 8000e62:	692a      	ldr	r2, [r5, #16]
 8000e64:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000e68:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000e6c:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000e6e:	f7ff ff9f 	bl	8000db0 <HAL_RCC_GetSysClockFreq>
 8000e72:	6863      	ldr	r3, [r4, #4]
 8000e74:	4a3c      	ldr	r2, [pc, #240]	; (8000f68 <HAL_RCC_ClockConfig+0x140>)
 8000e76:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000e7a:	5cd3      	ldrb	r3, [r2, r3]
 8000e7c:	40d8      	lsrs	r0, r3
 8000e7e:	4b3b      	ldr	r3, [pc, #236]	; (8000f6c <HAL_RCC_ClockConfig+0x144>)
 8000e80:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000e82:	2000      	movs	r0, #0
 8000e84:	f7ff f9ce 	bl	8000224 <HAL_InitTick>
  return HAL_OK;
 8000e88:	2000      	movs	r0, #0
}
 8000e8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e8e:	6813      	ldr	r3, [r2, #0]
 8000e90:	f023 0307 	bic.w	r3, r3, #7
 8000e94:	430b      	orrs	r3, r1
 8000e96:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e98:	6813      	ldr	r3, [r2, #0]
 8000e9a:	f003 0307 	and.w	r3, r3, #7
 8000e9e:	4299      	cmp	r1, r3
 8000ea0:	d0cc      	beq.n	8000e3c <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000ea2:	2001      	movs	r0, #1
 8000ea4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ea8:	492e      	ldr	r1, [pc, #184]	; (8000f64 <HAL_RCC_ClockConfig+0x13c>)
 8000eaa:	68a8      	ldr	r0, [r5, #8]
 8000eac:	684b      	ldr	r3, [r1, #4]
 8000eae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000eb2:	4303      	orrs	r3, r0
 8000eb4:	604b      	str	r3, [r1, #4]
 8000eb6:	e7c4      	b.n	8000e42 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000eb8:	686a      	ldr	r2, [r5, #4]
 8000eba:	4c2a      	ldr	r4, [pc, #168]	; (8000f64 <HAL_RCC_ClockConfig+0x13c>)
 8000ebc:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ebe:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ec0:	d11c      	bne.n	8000efc <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ec2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ec6:	d0ec      	beq.n	8000ea2 <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000ec8:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000eca:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000ece:	f023 0303 	bic.w	r3, r3, #3
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8000ed6:	f7ff f9e7 	bl	80002a8 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000eda:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000edc:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ede:	2b01      	cmp	r3, #1
 8000ee0:	d114      	bne.n	8000f0c <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ee2:	6863      	ldr	r3, [r4, #4]
 8000ee4:	f003 030c 	and.w	r3, r3, #12
 8000ee8:	2b04      	cmp	r3, #4
 8000eea:	d0ac      	beq.n	8000e46 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000eec:	f7ff f9dc 	bl	80002a8 <HAL_GetTick>
 8000ef0:	1bc0      	subs	r0, r0, r7
 8000ef2:	4540      	cmp	r0, r8
 8000ef4:	d9f5      	bls.n	8000ee2 <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 8000ef6:	2003      	movs	r0, #3
 8000ef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000efc:	2a02      	cmp	r2, #2
 8000efe:	d102      	bne.n	8000f06 <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f00:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000f04:	e7df      	b.n	8000ec6 <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f06:	f013 0f02 	tst.w	r3, #2
 8000f0a:	e7dc      	b.n	8000ec6 <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f0c:	2b02      	cmp	r3, #2
 8000f0e:	d10f      	bne.n	8000f30 <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f10:	6863      	ldr	r3, [r4, #4]
 8000f12:	f003 030c 	and.w	r3, r3, #12
 8000f16:	2b08      	cmp	r3, #8
 8000f18:	d095      	beq.n	8000e46 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f1a:	f7ff f9c5 	bl	80002a8 <HAL_GetTick>
 8000f1e:	1bc0      	subs	r0, r0, r7
 8000f20:	4540      	cmp	r0, r8
 8000f22:	d9f5      	bls.n	8000f10 <HAL_RCC_ClockConfig+0xe8>
 8000f24:	e7e7      	b.n	8000ef6 <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f26:	f7ff f9bf 	bl	80002a8 <HAL_GetTick>
 8000f2a:	1bc0      	subs	r0, r0, r7
 8000f2c:	4540      	cmp	r0, r8
 8000f2e:	d8e2      	bhi.n	8000ef6 <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f30:	6863      	ldr	r3, [r4, #4]
 8000f32:	f013 0f0c 	tst.w	r3, #12
 8000f36:	d1f6      	bne.n	8000f26 <HAL_RCC_ClockConfig+0xfe>
 8000f38:	e785      	b.n	8000e46 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f3a:	6813      	ldr	r3, [r2, #0]
 8000f3c:	f023 0307 	bic.w	r3, r3, #7
 8000f40:	4333      	orrs	r3, r6
 8000f42:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000f44:	6813      	ldr	r3, [r2, #0]
 8000f46:	f003 0307 	and.w	r3, r3, #7
 8000f4a:	429e      	cmp	r6, r3
 8000f4c:	d1a9      	bne.n	8000ea2 <HAL_RCC_ClockConfig+0x7a>
 8000f4e:	e780      	b.n	8000e52 <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000f50:	6863      	ldr	r3, [r4, #4]
 8000f52:	68e9      	ldr	r1, [r5, #12]
 8000f54:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f58:	430b      	orrs	r3, r1
 8000f5a:	6063      	str	r3, [r4, #4]
 8000f5c:	e77e      	b.n	8000e5c <HAL_RCC_ClockConfig+0x34>
 8000f5e:	bf00      	nop
 8000f60:	40022000 	.word	0x40022000
 8000f64:	40021000 	.word	0x40021000
 8000f68:	08003516 	.word	0x08003516
 8000f6c:	20000008 	.word	0x20000008

08000f70 <HAL_RCC_GetHCLKFreq>:
}
 8000f70:	4b01      	ldr	r3, [pc, #4]	; (8000f78 <HAL_RCC_GetHCLKFreq+0x8>)
 8000f72:	6818      	ldr	r0, [r3, #0]
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	20000008 	.word	0x20000008

08000f7c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000f7c:	4b04      	ldr	r3, [pc, #16]	; (8000f90 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000f7e:	4a05      	ldr	r2, [pc, #20]	; (8000f94 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000f86:	5cd3      	ldrb	r3, [r2, r3]
 8000f88:	4a03      	ldr	r2, [pc, #12]	; (8000f98 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000f8a:	6810      	ldr	r0, [r2, #0]
}    
 8000f8c:	40d8      	lsrs	r0, r3
 8000f8e:	4770      	bx	lr
 8000f90:	40021000 	.word	0x40021000
 8000f94:	08003526 	.word	0x08003526
 8000f98:	20000008 	.word	0x20000008

08000f9c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000f9c:	4b04      	ldr	r3, [pc, #16]	; (8000fb0 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000f9e:	4a05      	ldr	r2, [pc, #20]	; (8000fb4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000fa6:	5cd3      	ldrb	r3, [r2, r3]
 8000fa8:	4a03      	ldr	r2, [pc, #12]	; (8000fb8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000faa:	6810      	ldr	r0, [r2, #0]
} 
 8000fac:	40d8      	lsrs	r0, r3
 8000fae:	4770      	bx	lr
 8000fb0:	40021000 	.word	0x40021000
 8000fb4:	08003526 	.word	0x08003526
 8000fb8:	20000008 	.word	0x20000008

08000fbc <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000fbc:	6803      	ldr	r3, [r0, #0]
{
 8000fbe:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000fc2:	07d9      	lsls	r1, r3, #31
{
 8000fc4:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000fc6:	d520      	bpl.n	800100a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fc8:	4c35      	ldr	r4, [pc, #212]	; (80010a0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8000fca:	69e3      	ldr	r3, [r4, #28]
 8000fcc:	00da      	lsls	r2, r3, #3
 8000fce:	d432      	bmi.n	8001036 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8000fd0:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8000fd2:	69e3      	ldr	r3, [r4, #28]
 8000fd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fd8:	61e3      	str	r3, [r4, #28]
 8000fda:	69e3      	ldr	r3, [r4, #28]
 8000fdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fe0:	9301      	str	r3, [sp, #4]
 8000fe2:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fe4:	4e2f      	ldr	r6, [pc, #188]	; (80010a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8000fe6:	6833      	ldr	r3, [r6, #0]
 8000fe8:	05db      	lsls	r3, r3, #23
 8000fea:	d526      	bpl.n	800103a <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000fec:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000fee:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8000ff2:	d136      	bne.n	8001062 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8000ff4:	6a23      	ldr	r3, [r4, #32]
 8000ff6:	686a      	ldr	r2, [r5, #4]
 8000ff8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001000:	b11f      	cbz	r7, 800100a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001002:	69e3      	ldr	r3, [r4, #28]
 8001004:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001008:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800100a:	6828      	ldr	r0, [r5, #0]
 800100c:	0783      	lsls	r3, r0, #30
 800100e:	d506      	bpl.n	800101e <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001010:	4a23      	ldr	r2, [pc, #140]	; (80010a0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001012:	68a9      	ldr	r1, [r5, #8]
 8001014:	6853      	ldr	r3, [r2, #4]
 8001016:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800101a:	430b      	orrs	r3, r1
 800101c:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800101e:	f010 0010 	ands.w	r0, r0, #16
 8001022:	d01b      	beq.n	800105c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001024:	4a1e      	ldr	r2, [pc, #120]	; (80010a0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001026:	6969      	ldr	r1, [r5, #20]
 8001028:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800102a:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800102c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001030:	430b      	orrs	r3, r1
 8001032:	6053      	str	r3, [r2, #4]
 8001034:	e012      	b.n	800105c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8001036:	2700      	movs	r7, #0
 8001038:	e7d4      	b.n	8000fe4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800103a:	6833      	ldr	r3, [r6, #0]
 800103c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001040:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001042:	f7ff f931 	bl	80002a8 <HAL_GetTick>
 8001046:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001048:	6833      	ldr	r3, [r6, #0]
 800104a:	05d8      	lsls	r0, r3, #23
 800104c:	d4ce      	bmi.n	8000fec <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800104e:	f7ff f92b 	bl	80002a8 <HAL_GetTick>
 8001052:	eba0 0008 	sub.w	r0, r0, r8
 8001056:	2864      	cmp	r0, #100	; 0x64
 8001058:	d9f6      	bls.n	8001048 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 800105a:	2003      	movs	r0, #3
}
 800105c:	b002      	add	sp, #8
 800105e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001062:	686a      	ldr	r2, [r5, #4]
 8001064:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001068:	4293      	cmp	r3, r2
 800106a:	d0c3      	beq.n	8000ff4 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 800106c:	2001      	movs	r0, #1
 800106e:	4a0e      	ldr	r2, [pc, #56]	; (80010a8 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001070:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8001072:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001074:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001076:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 800107a:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 800107c:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800107e:	07d9      	lsls	r1, r3, #31
 8001080:	d5b8      	bpl.n	8000ff4 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8001082:	f7ff f911 	bl	80002a8 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001086:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800108a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800108c:	6a23      	ldr	r3, [r4, #32]
 800108e:	079a      	lsls	r2, r3, #30
 8001090:	d4b0      	bmi.n	8000ff4 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001092:	f7ff f909 	bl	80002a8 <HAL_GetTick>
 8001096:	1b80      	subs	r0, r0, r6
 8001098:	4540      	cmp	r0, r8
 800109a:	d9f7      	bls.n	800108c <HAL_RCCEx_PeriphCLKConfig+0xd0>
 800109c:	e7dd      	b.n	800105a <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800109e:	bf00      	nop
 80010a0:	40021000 	.word	0x40021000
 80010a4:	40007000 	.word	0x40007000
 80010a8:	42420440 	.word	0x42420440

080010ac <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80010ac:	4602      	mov	r2, r0
 80010ae:	b570      	push	{r4, r5, r6, lr}
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80010b0:	4b3b      	ldr	r3, [pc, #236]	; (80011a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>)
{
 80010b2:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80010b4:	ad02      	add	r5, sp, #8
 80010b6:	f103 0610 	add.w	r6, r3, #16
 80010ba:	462c      	mov	r4, r5
 80010bc:	6818      	ldr	r0, [r3, #0]
 80010be:	6859      	ldr	r1, [r3, #4]
 80010c0:	3308      	adds	r3, #8
 80010c2:	c403      	stmia	r4!, {r0, r1}
 80010c4:	42b3      	cmp	r3, r6
 80010c6:	4625      	mov	r5, r4
 80010c8:	d1f7      	bne.n	80010ba <HAL_RCCEx_GetPeriphCLKFreq+0xe>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80010ca:	2301      	movs	r3, #1
 80010cc:	f88d 3004 	strb.w	r3, [sp, #4]
 80010d0:	2302      	movs	r3, #2
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 80010d2:	1e50      	subs	r0, r2, #1
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80010d4:	f88d 3005 	strb.w	r3, [sp, #5]
  switch (PeriphClk)
 80010d8:	280f      	cmp	r0, #15
 80010da:	d85e      	bhi.n	800119a <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 80010dc:	e8df f000 	tbb	[pc, r0]
 80010e0:	2d5d5132 	.word	0x2d5d5132
 80010e4:	2d5d5d5d 	.word	0x2d5d5d5d
 80010e8:	5d5d5d5d 	.word	0x5d5d5d5d
 80010ec:	085d5d5d 	.word	0x085d5d5d
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_USB:  
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80010f0:	4b2c      	ldr	r3, [pc, #176]	; (80011a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>)
 80010f2:	6859      	ldr	r1, [r3, #4]
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 80010f4:	6818      	ldr	r0, [r3, #0]
 80010f6:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 80010fa:	d037      	beq.n	800116c <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80010fc:	f3c1 4283 	ubfx	r2, r1, #18, #4
 8001100:	a806      	add	r0, sp, #24
 8001102:	4402      	add	r2, r0
 8001104:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001108:	03ca      	lsls	r2, r1, #15
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800110a:	bf41      	itttt	mi
 800110c:	685a      	ldrmi	r2, [r3, #4]
 800110e:	a906      	addmi	r1, sp, #24
 8001110:	f3c2 4240 	ubfxmi	r2, r2, #17, #1
 8001114:	1852      	addmi	r2, r2, r1
 8001116:	bf44      	itt	mi
 8001118:	f812 1c14 	ldrbmi.w	r1, [r2, #-20]
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800111c:	4a22      	ldrmi	r2, [pc, #136]	; (80011a8 <HAL_RCCEx_GetPeriphCLKFreq+0xfc>)
          /* Prescaler of 3 selected for USB */ 
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800111e:	685b      	ldr	r3, [r3, #4]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001120:	bf4c      	ite	mi
 8001122:	fbb2 f2f1 	udivmi	r2, r2, r1
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001126:	4a21      	ldrpl	r2, [pc, #132]	; (80011ac <HAL_RCCEx_GetPeriphCLKFreq+0x100>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001128:	025b      	lsls	r3, r3, #9
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800112a:	fb02 f000 	mul.w	r0, r2, r0
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800112e:	d41d      	bmi.n	800116c <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
          frequency = pllclk;
        }
        else
        {
          /* Prescaler of 1.5 selected for USB */ 
          frequency = (pllclk * 2) / 3;
 8001130:	2303      	movs	r3, #3
 8001132:	0040      	lsls	r0, r0, #1
      }
      break;
    }
  case RCC_PERIPHCLK_ADC:  
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001134:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8001138:	e018      	b.n	800116c <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
    {
      break;
    }
  }
  return(frequency);
}
 800113a:	b006      	add	sp, #24
 800113c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      frequency = HAL_RCC_GetSysClockFreq();
 8001140:	f7ff be36 	b.w	8000db0 <HAL_RCC_GetSysClockFreq>
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001144:	f240 3102 	movw	r1, #770	; 0x302
      temp_reg = RCC->BDCR;
 8001148:	4a16      	ldr	r2, [pc, #88]	; (80011a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>)
 800114a:	6a13      	ldr	r3, [r2, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800114c:	4019      	ands	r1, r3
 800114e:	f5b1 7f81 	cmp.w	r1, #258	; 0x102
 8001152:	d01f      	beq.n	8001194 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001154:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001158:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800115c:	d108      	bne.n	8001170 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        frequency = LSI_VALUE;
 800115e:	f649 4040 	movw	r0, #40000	; 0x9c40
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001162:	6a53      	ldr	r3, [r2, #36]	; 0x24
        frequency = LSI_VALUE;
 8001164:	f013 0f02 	tst.w	r3, #2
        frequency = HSE_VALUE / 128U;
 8001168:	bf08      	it	eq
 800116a:	2000      	moveq	r0, #0
}
 800116c:	b006      	add	sp, #24
 800116e:	bd70      	pop	{r4, r5, r6, pc}
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001170:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001174:	d111      	bne.n	800119a <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 8001176:	6813      	ldr	r3, [r2, #0]
        frequency = HSE_VALUE / 128U;
 8001178:	f24f 4024 	movw	r0, #62500	; 0xf424
 800117c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001180:	e7f2      	b.n	8001168 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001182:	f7ff ff0b 	bl	8000f9c <HAL_RCC_GetPCLK2Freq>
 8001186:	4b07      	ldr	r3, [pc, #28]	; (80011a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>)
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f3c3 3381 	ubfx	r3, r3, #14, #2
 800118e:	3301      	adds	r3, #1
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	e7cf      	b.n	8001134 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
        frequency = LSE_VALUE;
 8001194:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001198:	e7e8      	b.n	800116c <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
        frequency = 0U;
 800119a:	2000      	movs	r0, #0
 800119c:	e7e6      	b.n	800116c <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 800119e:	bf00      	nop
 80011a0:	080034d8 	.word	0x080034d8
 80011a4:	40021000 	.word	0x40021000
 80011a8:	007a1200 	.word	0x007a1200
 80011ac:	003d0900 	.word	0x003d0900

080011b0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80011b0:	6a03      	ldr	r3, [r0, #32]
{
 80011b2:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80011b4:	f023 0301 	bic.w	r3, r3, #1
 80011b8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80011ba:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80011bc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80011be:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80011c0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80011c2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80011c6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80011c8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80011ca:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80011ce:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80011d0:	4d0e      	ldr	r5, [pc, #56]	; (800120c <TIM_OC1_SetConfig+0x5c>)
 80011d2:	42a8      	cmp	r0, r5
 80011d4:	d002      	beq.n	80011dc <TIM_OC1_SetConfig+0x2c>
 80011d6:	4e0e      	ldr	r6, [pc, #56]	; (8001210 <TIM_OC1_SetConfig+0x60>)
 80011d8:	42b0      	cmp	r0, r6
 80011da:	d110      	bne.n	80011fe <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80011dc:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80011de:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80011e2:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80011e4:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80011e6:	f023 0304 	bic.w	r3, r3, #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80011ea:	d002      	beq.n	80011f2 <TIM_OC1_SetConfig+0x42>
 80011ec:	4d08      	ldr	r5, [pc, #32]	; (8001210 <TIM_OC1_SetConfig+0x60>)
 80011ee:	42a8      	cmp	r0, r5
 80011f0:	d105      	bne.n	80011fe <TIM_OC1_SetConfig+0x4e>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80011f2:	694d      	ldr	r5, [r1, #20]
 80011f4:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80011f6:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80011fa:	4335      	orrs	r5, r6
 80011fc:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80011fe:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001200:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001202:	684a      	ldr	r2, [r1, #4]
 8001204:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001206:	6203      	str	r3, [r0, #32]
 8001208:	bd70      	pop	{r4, r5, r6, pc}
 800120a:	bf00      	nop
 800120c:	40012c00 	.word	0x40012c00
 8001210:	40013400 	.word	0x40013400

08001214 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001214:	6a03      	ldr	r3, [r0, #32]
{
 8001216:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001218:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800121c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800121e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001220:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001222:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001224:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001226:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800122a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800122c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800122e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001232:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001236:	4d11      	ldr	r5, [pc, #68]	; (800127c <TIM_OC3_SetConfig+0x68>)
 8001238:	42a8      	cmp	r0, r5
 800123a:	d003      	beq.n	8001244 <TIM_OC3_SetConfig+0x30>
 800123c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001240:	42a8      	cmp	r0, r5
 8001242:	d114      	bne.n	800126e <TIM_OC3_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001244:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001246:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800124a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800124e:	4d0b      	ldr	r5, [pc, #44]	; (800127c <TIM_OC3_SetConfig+0x68>)
    tmpccer &= ~TIM_CCER_CC3NE;
 8001250:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001254:	42a8      	cmp	r0, r5
 8001256:	d003      	beq.n	8001260 <TIM_OC3_SetConfig+0x4c>
 8001258:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800125c:	42a8      	cmp	r0, r5
 800125e:	d106      	bne.n	800126e <TIM_OC3_SetConfig+0x5a>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001260:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001262:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001264:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001268:	4335      	orrs	r5, r6
 800126a:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800126e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001270:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001272:	684a      	ldr	r2, [r1, #4]
 8001274:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001276:	6203      	str	r3, [r0, #32]
 8001278:	bd70      	pop	{r4, r5, r6, pc}
 800127a:	bf00      	nop
 800127c:	40012c00 	.word	0x40012c00

08001280 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001280:	6a03      	ldr	r3, [r0, #32]
{
 8001282:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001284:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001288:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800128a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800128c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800128e:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001290:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001292:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001296:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800129a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 800129c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80012a0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80012a4:	4d08      	ldr	r5, [pc, #32]	; (80012c8 <TIM_OC4_SetConfig+0x48>)
 80012a6:	42a8      	cmp	r0, r5
 80012a8:	d003      	beq.n	80012b2 <TIM_OC4_SetConfig+0x32>
 80012aa:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80012ae:	42a8      	cmp	r0, r5
 80012b0:	d104      	bne.n	80012bc <TIM_OC4_SetConfig+0x3c>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80012b2:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80012b4:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80012b8:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80012bc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80012be:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80012c0:	684a      	ldr	r2, [r1, #4]
 80012c2:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80012c4:	6203      	str	r3, [r0, #32]
 80012c6:	bd30      	pop	{r4, r5, pc}
 80012c8:	40012c00 	.word	0x40012c00

080012cc <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80012cc:	6803      	ldr	r3, [r0, #0]
}
 80012ce:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80012d0:	68da      	ldr	r2, [r3, #12]
 80012d2:	f042 0201 	orr.w	r2, r2, #1
 80012d6:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	f042 0201 	orr.w	r2, r2, #1
 80012de:	601a      	str	r2, [r3, #0]
}
 80012e0:	4770      	bx	lr

080012e2 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80012e2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80012e6:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	f04f 0302 	mov.w	r3, #2
 80012ee:	d01c      	beq.n	800132a <HAL_TIM_ConfigClockSource+0x48>
 80012f0:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80012f2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80012f6:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 80012f8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80012fc:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80012fe:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001302:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001306:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8001308:	680a      	ldr	r2, [r1, #0]
 800130a:	2a40      	cmp	r2, #64	; 0x40
 800130c:	d079      	beq.n	8001402 <HAL_TIM_ConfigClockSource+0x120>
 800130e:	d819      	bhi.n	8001344 <HAL_TIM_ConfigClockSource+0x62>
 8001310:	2a10      	cmp	r2, #16
 8001312:	f000 8093 	beq.w	800143c <HAL_TIM_ConfigClockSource+0x15a>
 8001316:	d80a      	bhi.n	800132e <HAL_TIM_ConfigClockSource+0x4c>
 8001318:	2a00      	cmp	r2, #0
 800131a:	f000 8089 	beq.w	8001430 <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 800131e:	2301      	movs	r3, #1
 8001320:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001324:	2300      	movs	r3, #0
 8001326:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 800132a:	4618      	mov	r0, r3
}
 800132c:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800132e:	2a20      	cmp	r2, #32
 8001330:	f000 808a 	beq.w	8001448 <HAL_TIM_ConfigClockSource+0x166>
 8001334:	2a30      	cmp	r2, #48	; 0x30
 8001336:	d1f2      	bne.n	800131e <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001338:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800133a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800133e:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8001342:	e036      	b.n	80013b2 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001344:	2a70      	cmp	r2, #112	; 0x70
 8001346:	d036      	beq.n	80013b6 <HAL_TIM_ConfigClockSource+0xd4>
 8001348:	d81b      	bhi.n	8001382 <HAL_TIM_ConfigClockSource+0xa0>
 800134a:	2a50      	cmp	r2, #80	; 0x50
 800134c:	d042      	beq.n	80013d4 <HAL_TIM_ConfigClockSource+0xf2>
 800134e:	2a60      	cmp	r2, #96	; 0x60
 8001350:	d1e5      	bne.n	800131e <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001352:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001354:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001356:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 800135a:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800135c:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800135e:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8001360:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001362:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001366:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800136a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800136e:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001372:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8001374:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001376:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001378:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800137c:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8001380:	e017      	b.n	80013b2 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001382:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001386:	d011      	beq.n	80013ac <HAL_TIM_ConfigClockSource+0xca>
 8001388:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800138c:	d1c7      	bne.n	800131e <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800138e:	688a      	ldr	r2, [r1, #8]
 8001390:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001392:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001394:	68c9      	ldr	r1, [r1, #12]
 8001396:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001398:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800139c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80013a0:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80013a2:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80013a4:	689a      	ldr	r2, [r3, #8]
 80013a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80013aa:	e002      	b.n	80013b2 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80013ac:	689a      	ldr	r2, [r3, #8]
 80013ae:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 80013b2:	609a      	str	r2, [r3, #8]
 80013b4:	e7b3      	b.n	800131e <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80013b6:	688a      	ldr	r2, [r1, #8]
 80013b8:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80013ba:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80013bc:	68c9      	ldr	r1, [r1, #12]
 80013be:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80013c0:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80013c4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80013c8:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 80013ca:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 80013cc:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80013ce:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 80013d2:	e7ee      	b.n	80013b2 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80013d4:	684c      	ldr	r4, [r1, #4]
 80013d6:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80013d8:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80013da:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80013dc:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80013e0:	f025 0501 	bic.w	r5, r5, #1
 80013e4:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80013e6:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 80013e8:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80013ea:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80013ee:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80013f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80013f4:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80013f6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80013f8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80013fc:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8001400:	e7d7      	b.n	80013b2 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001402:	684c      	ldr	r4, [r1, #4]
 8001404:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001406:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001408:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800140a:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800140e:	f025 0501 	bic.w	r5, r5, #1
 8001412:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001414:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001416:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001418:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800141c:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001420:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001422:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001424:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001426:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800142a:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 800142e:	e7c0      	b.n	80013b2 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001430:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001432:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001436:	f042 0207 	orr.w	r2, r2, #7
 800143a:	e7ba      	b.n	80013b2 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800143c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800143e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001442:	f042 0217 	orr.w	r2, r2, #23
 8001446:	e7b4      	b.n	80013b2 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001448:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800144a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800144e:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8001452:	e7ae      	b.n	80013b2 <HAL_TIM_ConfigClockSource+0xd0>

08001454 <HAL_TIM_PeriodElapsedCallback>:
 8001454:	4770      	bx	lr

08001456 <HAL_TIM_OC_DelayElapsedCallback>:
 8001456:	4770      	bx	lr

08001458 <HAL_TIM_IC_CaptureCallback>:
 8001458:	4770      	bx	lr

0800145a <HAL_TIM_PWM_PulseFinishedCallback>:
 800145a:	4770      	bx	lr

0800145c <HAL_TIM_TriggerCallback>:
 800145c:	4770      	bx	lr

0800145e <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800145e:	6803      	ldr	r3, [r0, #0]
{
 8001460:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001462:	691a      	ldr	r2, [r3, #16]
{
 8001464:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001466:	0791      	lsls	r1, r2, #30
 8001468:	d50e      	bpl.n	8001488 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800146a:	68da      	ldr	r2, [r3, #12]
 800146c:	0792      	lsls	r2, r2, #30
 800146e:	d50b      	bpl.n	8001488 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001470:	f06f 0202 	mvn.w	r2, #2
 8001474:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001476:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001478:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800147a:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800147c:	079b      	lsls	r3, r3, #30
 800147e:	d077      	beq.n	8001570 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8001480:	f7ff ffea 	bl	8001458 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001484:	2300      	movs	r3, #0
 8001486:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001488:	6823      	ldr	r3, [r4, #0]
 800148a:	691a      	ldr	r2, [r3, #16]
 800148c:	0750      	lsls	r0, r2, #29
 800148e:	d510      	bpl.n	80014b2 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001490:	68da      	ldr	r2, [r3, #12]
 8001492:	0751      	lsls	r1, r2, #29
 8001494:	d50d      	bpl.n	80014b2 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001496:	f06f 0204 	mvn.w	r2, #4
 800149a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800149c:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800149e:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80014a0:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80014a2:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80014a6:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80014a8:	d068      	beq.n	800157c <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 80014aa:	f7ff ffd5 	bl	8001458 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014ae:	2300      	movs	r3, #0
 80014b0:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80014b2:	6823      	ldr	r3, [r4, #0]
 80014b4:	691a      	ldr	r2, [r3, #16]
 80014b6:	0712      	lsls	r2, r2, #28
 80014b8:	d50f      	bpl.n	80014da <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80014ba:	68da      	ldr	r2, [r3, #12]
 80014bc:	0710      	lsls	r0, r2, #28
 80014be:	d50c      	bpl.n	80014da <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80014c0:	f06f 0208 	mvn.w	r2, #8
 80014c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80014c6:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014c8:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80014ca:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014cc:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80014ce:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014d0:	d05a      	beq.n	8001588 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80014d2:	f7ff ffc1 	bl	8001458 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014d6:	2300      	movs	r3, #0
 80014d8:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80014da:	6823      	ldr	r3, [r4, #0]
 80014dc:	691a      	ldr	r2, [r3, #16]
 80014de:	06d2      	lsls	r2, r2, #27
 80014e0:	d510      	bpl.n	8001504 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80014e2:	68da      	ldr	r2, [r3, #12]
 80014e4:	06d0      	lsls	r0, r2, #27
 80014e6:	d50d      	bpl.n	8001504 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80014e8:	f06f 0210 	mvn.w	r2, #16
 80014ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80014ee:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80014f0:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80014f2:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80014f4:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80014f8:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80014fa:	d04b      	beq.n	8001594 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 80014fc:	f7ff ffac 	bl	8001458 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001500:	2300      	movs	r3, #0
 8001502:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001504:	6823      	ldr	r3, [r4, #0]
 8001506:	691a      	ldr	r2, [r3, #16]
 8001508:	07d1      	lsls	r1, r2, #31
 800150a:	d508      	bpl.n	800151e <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800150c:	68da      	ldr	r2, [r3, #12]
 800150e:	07d2      	lsls	r2, r2, #31
 8001510:	d505      	bpl.n	800151e <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001512:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8001516:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001518:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800151a:	f7ff ff9b 	bl	8001454 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800151e:	6823      	ldr	r3, [r4, #0]
 8001520:	691a      	ldr	r2, [r3, #16]
 8001522:	0610      	lsls	r0, r2, #24
 8001524:	d508      	bpl.n	8001538 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001526:	68da      	ldr	r2, [r3, #12]
 8001528:	0611      	lsls	r1, r2, #24
 800152a:	d505      	bpl.n	8001538 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800152c:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8001530:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001532:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001534:	f000 f971 	bl	800181a <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001538:	6823      	ldr	r3, [r4, #0]
 800153a:	691a      	ldr	r2, [r3, #16]
 800153c:	0652      	lsls	r2, r2, #25
 800153e:	d508      	bpl.n	8001552 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001540:	68da      	ldr	r2, [r3, #12]
 8001542:	0650      	lsls	r0, r2, #25
 8001544:	d505      	bpl.n	8001552 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001546:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800154a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800154c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800154e:	f7ff ff85 	bl	800145c <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001552:	6823      	ldr	r3, [r4, #0]
 8001554:	691a      	ldr	r2, [r3, #16]
 8001556:	0691      	lsls	r1, r2, #26
 8001558:	d522      	bpl.n	80015a0 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800155a:	68da      	ldr	r2, [r3, #12]
 800155c:	0692      	lsls	r2, r2, #26
 800155e:	d51f      	bpl.n	80015a0 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001560:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001564:	4620      	mov	r0, r4
}
 8001566:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800156a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800156c:	f000 b954 	b.w	8001818 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001570:	f7ff ff71 	bl	8001456 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001574:	4620      	mov	r0, r4
 8001576:	f7ff ff70 	bl	800145a <HAL_TIM_PWM_PulseFinishedCallback>
 800157a:	e783      	b.n	8001484 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800157c:	f7ff ff6b 	bl	8001456 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001580:	4620      	mov	r0, r4
 8001582:	f7ff ff6a 	bl	800145a <HAL_TIM_PWM_PulseFinishedCallback>
 8001586:	e792      	b.n	80014ae <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001588:	f7ff ff65 	bl	8001456 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800158c:	4620      	mov	r0, r4
 800158e:	f7ff ff64 	bl	800145a <HAL_TIM_PWM_PulseFinishedCallback>
 8001592:	e7a0      	b.n	80014d6 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001594:	f7ff ff5f 	bl	8001456 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001598:	4620      	mov	r0, r4
 800159a:	f7ff ff5e 	bl	800145a <HAL_TIM_PWM_PulseFinishedCallback>
 800159e:	e7af      	b.n	8001500 <HAL_TIM_IRQHandler+0xa2>
 80015a0:	bd10      	pop	{r4, pc}
	...

080015a4 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80015a4:	4a24      	ldr	r2, [pc, #144]	; (8001638 <TIM_Base_SetConfig+0x94>)
  tmpcr1 = TIMx->CR1;
 80015a6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80015a8:	4290      	cmp	r0, r2
 80015aa:	d012      	beq.n	80015d2 <TIM_Base_SetConfig+0x2e>
 80015ac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80015b0:	4290      	cmp	r0, r2
 80015b2:	d00e      	beq.n	80015d2 <TIM_Base_SetConfig+0x2e>
 80015b4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80015b8:	d00b      	beq.n	80015d2 <TIM_Base_SetConfig+0x2e>
 80015ba:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80015be:	4290      	cmp	r0, r2
 80015c0:	d007      	beq.n	80015d2 <TIM_Base_SetConfig+0x2e>
 80015c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015c6:	4290      	cmp	r0, r2
 80015c8:	d003      	beq.n	80015d2 <TIM_Base_SetConfig+0x2e>
 80015ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015ce:	4290      	cmp	r0, r2
 80015d0:	d11d      	bne.n	800160e <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 80015d2:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80015d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80015d8:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80015da:	4a17      	ldr	r2, [pc, #92]	; (8001638 <TIM_Base_SetConfig+0x94>)
 80015dc:	4290      	cmp	r0, r2
 80015de:	d012      	beq.n	8001606 <TIM_Base_SetConfig+0x62>
 80015e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80015e4:	4290      	cmp	r0, r2
 80015e6:	d00e      	beq.n	8001606 <TIM_Base_SetConfig+0x62>
 80015e8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80015ec:	d00b      	beq.n	8001606 <TIM_Base_SetConfig+0x62>
 80015ee:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80015f2:	4290      	cmp	r0, r2
 80015f4:	d007      	beq.n	8001606 <TIM_Base_SetConfig+0x62>
 80015f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015fa:	4290      	cmp	r0, r2
 80015fc:	d003      	beq.n	8001606 <TIM_Base_SetConfig+0x62>
 80015fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001602:	4290      	cmp	r0, r2
 8001604:	d103      	bne.n	800160e <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001606:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001608:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800160c:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800160e:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001610:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001614:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001616:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001618:	688b      	ldr	r3, [r1, #8]
 800161a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800161c:	680b      	ldr	r3, [r1, #0]
 800161e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001620:	4b05      	ldr	r3, [pc, #20]	; (8001638 <TIM_Base_SetConfig+0x94>)
 8001622:	4298      	cmp	r0, r3
 8001624:	d003      	beq.n	800162e <TIM_Base_SetConfig+0x8a>
 8001626:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800162a:	4298      	cmp	r0, r3
 800162c:	d101      	bne.n	8001632 <TIM_Base_SetConfig+0x8e>
    TIMx->RCR = Structure->RepetitionCounter;
 800162e:	690b      	ldr	r3, [r1, #16]
 8001630:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001632:	2301      	movs	r3, #1
 8001634:	6143      	str	r3, [r0, #20]
 8001636:	4770      	bx	lr
 8001638:	40012c00 	.word	0x40012c00

0800163c <HAL_TIM_Base_Init>:
{
 800163c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800163e:	4604      	mov	r4, r0
 8001640:	b1a0      	cbz	r0, 800166c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001642:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001646:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800164a:	b91b      	cbnz	r3, 8001654 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800164c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001650:	f000 fdb6 	bl	80021c0 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001654:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001656:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001658:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800165c:	1d21      	adds	r1, r4, #4
 800165e:	f7ff ffa1 	bl	80015a4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001662:	2301      	movs	r3, #1
  return HAL_OK;
 8001664:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001666:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800166a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800166c:	2001      	movs	r0, #1
}
 800166e:	bd10      	pop	{r4, pc}

08001670 <HAL_TIM_PWM_Init>:
{
 8001670:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001672:	4604      	mov	r4, r0
 8001674:	b1a0      	cbz	r0, 80016a0 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001676:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800167a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800167e:	b91b      	cbnz	r3, 8001688 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001680:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001684:	f000 fd68 	bl	8002158 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001688:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800168a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800168c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001690:	1d21      	adds	r1, r4, #4
 8001692:	f7ff ff87 	bl	80015a4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001696:	2301      	movs	r3, #1
  return HAL_OK;
 8001698:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800169a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800169e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80016a0:	2001      	movs	r0, #1
}
 80016a2:	bd10      	pop	{r4, pc}

080016a4 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80016a4:	6a03      	ldr	r3, [r0, #32]
{
 80016a6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80016a8:	f023 0310 	bic.w	r3, r3, #16
 80016ac:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80016ae:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80016b0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80016b2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80016b4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80016b6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80016ba:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80016be:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80016c0:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80016c4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80016c8:	4d10      	ldr	r5, [pc, #64]	; (800170c <TIM_OC2_SetConfig+0x68>)
 80016ca:	42a8      	cmp	r0, r5
 80016cc:	d003      	beq.n	80016d6 <TIM_OC2_SetConfig+0x32>
 80016ce:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80016d2:	42a8      	cmp	r0, r5
 80016d4:	d114      	bne.n	8001700 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80016d6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80016d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80016dc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80016e0:	4d0a      	ldr	r5, [pc, #40]	; (800170c <TIM_OC2_SetConfig+0x68>)
    tmpccer &= ~TIM_CCER_CC2NE;
 80016e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80016e6:	42a8      	cmp	r0, r5
 80016e8:	d003      	beq.n	80016f2 <TIM_OC2_SetConfig+0x4e>
 80016ea:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80016ee:	42a8      	cmp	r0, r5
 80016f0:	d106      	bne.n	8001700 <TIM_OC2_SetConfig+0x5c>
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 80016f2:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80016f4:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80016f6:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80016fa:	4335      	orrs	r5, r6
 80016fc:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001700:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001702:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001704:	684a      	ldr	r2, [r1, #4]
 8001706:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001708:	6203      	str	r3, [r0, #32]
 800170a:	bd70      	pop	{r4, r5, r6, pc}
 800170c:	40012c00 	.word	0x40012c00

08001710 <HAL_TIM_PWM_ConfigChannel>:
{
 8001710:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001712:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001716:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001718:	2b01      	cmp	r3, #1
 800171a:	f04f 0002 	mov.w	r0, #2
 800171e:	d025      	beq.n	800176c <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001720:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001722:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8001726:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 800172a:	2a0c      	cmp	r2, #12
 800172c:	d818      	bhi.n	8001760 <HAL_TIM_PWM_ConfigChannel+0x50>
 800172e:	e8df f002 	tbb	[pc, r2]
 8001732:	1707      	.short	0x1707
 8001734:	171e1717 	.word	0x171e1717
 8001738:	172f1717 	.word	0x172f1717
 800173c:	1717      	.short	0x1717
 800173e:	40          	.byte	0x40
 800173f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001740:	6820      	ldr	r0, [r4, #0]
 8001742:	f7ff fd35 	bl	80011b0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001746:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001748:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800174a:	699a      	ldr	r2, [r3, #24]
 800174c:	f042 0208 	orr.w	r2, r2, #8
 8001750:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001752:	699a      	ldr	r2, [r3, #24]
 8001754:	f022 0204 	bic.w	r2, r2, #4
 8001758:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800175a:	699a      	ldr	r2, [r3, #24]
 800175c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800175e:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8001760:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001762:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001764:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001768:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800176c:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800176e:	6820      	ldr	r0, [r4, #0]
 8001770:	f7ff ff98 	bl	80016a4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001774:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001776:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001778:	699a      	ldr	r2, [r3, #24]
 800177a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800177e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001780:	699a      	ldr	r2, [r3, #24]
 8001782:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001786:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001788:	699a      	ldr	r2, [r3, #24]
 800178a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800178e:	e7e6      	b.n	800175e <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001790:	6820      	ldr	r0, [r4, #0]
 8001792:	f7ff fd3f 	bl	8001214 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001796:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001798:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800179a:	69da      	ldr	r2, [r3, #28]
 800179c:	f042 0208 	orr.w	r2, r2, #8
 80017a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80017a2:	69da      	ldr	r2, [r3, #28]
 80017a4:	f022 0204 	bic.w	r2, r2, #4
 80017a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80017aa:	69da      	ldr	r2, [r3, #28]
 80017ac:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80017ae:	61da      	str	r2, [r3, #28]
    break;
 80017b0:	e7d6      	b.n	8001760 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80017b2:	6820      	ldr	r0, [r4, #0]
 80017b4:	f7ff fd64 	bl	8001280 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80017b8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80017ba:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80017bc:	69da      	ldr	r2, [r3, #28]
 80017be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80017c2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80017c4:	69da      	ldr	r2, [r3, #28]
 80017c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80017ca:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80017cc:	69da      	ldr	r2, [r3, #28]
 80017ce:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80017d2:	e7ec      	b.n	80017ae <HAL_TIM_PWM_ConfigChannel+0x9e>

080017d4 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80017d4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80017d8:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 80017da:	2b01      	cmp	r3, #1
 80017dc:	f04f 0302 	mov.w	r3, #2
 80017e0:	d018      	beq.n	8001814 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 80017e2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80017e6:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80017e8:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80017ea:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80017ec:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80017ee:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80017f2:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80017f4:	685a      	ldr	r2, [r3, #4]
 80017f6:	4322      	orrs	r2, r4
 80017f8:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80017fa:	689a      	ldr	r2, [r3, #8]
 80017fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001800:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001802:	689a      	ldr	r2, [r3, #8]
 8001804:	430a      	orrs	r2, r1
 8001806:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8001808:	2301      	movs	r3, #1
 800180a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800180e:	2300      	movs	r3, #0
 8001810:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001814:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001816:	bd10      	pop	{r4, pc}

08001818 <HAL_TIMEx_CommutationCallback>:
 8001818:	4770      	bx	lr

0800181a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800181a:	4770      	bx	lr

0800181c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800181c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001820:	6805      	ldr	r5, [r0, #0]
 8001822:	68c2      	ldr	r2, [r0, #12]
 8001824:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001826:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001828:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800182c:	4313      	orrs	r3, r2
 800182e:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001830:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8001832:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001834:	430b      	orrs	r3, r1
 8001836:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8001838:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 800183c:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001840:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8001842:	4313      	orrs	r3, r2
 8001844:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001846:	696b      	ldr	r3, [r5, #20]
 8001848:	6982      	ldr	r2, [r0, #24]
 800184a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800184e:	4313      	orrs	r3, r2
 8001850:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001852:	4b40      	ldr	r3, [pc, #256]	; (8001954 <UART_SetConfig+0x138>)
{
 8001854:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8001856:	429d      	cmp	r5, r3
 8001858:	f04f 0419 	mov.w	r4, #25
 800185c:	d146      	bne.n	80018ec <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800185e:	f7ff fb9d 	bl	8000f9c <HAL_RCC_GetPCLK2Freq>
 8001862:	fb04 f300 	mul.w	r3, r4, r0
 8001866:	f8d9 6004 	ldr.w	r6, [r9, #4]
 800186a:	f04f 0864 	mov.w	r8, #100	; 0x64
 800186e:	00b6      	lsls	r6, r6, #2
 8001870:	fbb3 f3f6 	udiv	r3, r3, r6
 8001874:	fbb3 f3f8 	udiv	r3, r3, r8
 8001878:	011e      	lsls	r6, r3, #4
 800187a:	f7ff fb8f 	bl	8000f9c <HAL_RCC_GetPCLK2Freq>
 800187e:	4360      	muls	r0, r4
 8001880:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	fbb0 f7f3 	udiv	r7, r0, r3
 800188a:	f7ff fb87 	bl	8000f9c <HAL_RCC_GetPCLK2Freq>
 800188e:	4360      	muls	r0, r4
 8001890:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	fbb0 f3f3 	udiv	r3, r0, r3
 800189a:	fbb3 f3f8 	udiv	r3, r3, r8
 800189e:	fb08 7313 	mls	r3, r8, r3, r7
 80018a2:	011b      	lsls	r3, r3, #4
 80018a4:	3332      	adds	r3, #50	; 0x32
 80018a6:	fbb3 f3f8 	udiv	r3, r3, r8
 80018aa:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80018ae:	f7ff fb75 	bl	8000f9c <HAL_RCC_GetPCLK2Freq>
 80018b2:	4360      	muls	r0, r4
 80018b4:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80018b8:	0092      	lsls	r2, r2, #2
 80018ba:	fbb0 faf2 	udiv	sl, r0, r2
 80018be:	f7ff fb6d 	bl	8000f9c <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80018c2:	4360      	muls	r0, r4
 80018c4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80018ce:	fbb3 f3f8 	udiv	r3, r3, r8
 80018d2:	fb08 a313 	mls	r3, r8, r3, sl
 80018d6:	011b      	lsls	r3, r3, #4
 80018d8:	3332      	adds	r3, #50	; 0x32
 80018da:	fbb3 f3f8 	udiv	r3, r3, r8
 80018de:	f003 030f 	and.w	r3, r3, #15
 80018e2:	433b      	orrs	r3, r7
 80018e4:	4433      	add	r3, r6
 80018e6:	60ab      	str	r3, [r5, #8]
 80018e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80018ec:	f7ff fb46 	bl	8000f7c <HAL_RCC_GetPCLK1Freq>
 80018f0:	fb04 f300 	mul.w	r3, r4, r0
 80018f4:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80018f8:	f04f 0864 	mov.w	r8, #100	; 0x64
 80018fc:	00b6      	lsls	r6, r6, #2
 80018fe:	fbb3 f3f6 	udiv	r3, r3, r6
 8001902:	fbb3 f3f8 	udiv	r3, r3, r8
 8001906:	011e      	lsls	r6, r3, #4
 8001908:	f7ff fb38 	bl	8000f7c <HAL_RCC_GetPCLK1Freq>
 800190c:	4360      	muls	r0, r4
 800190e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	fbb0 f7f3 	udiv	r7, r0, r3
 8001918:	f7ff fb30 	bl	8000f7c <HAL_RCC_GetPCLK1Freq>
 800191c:	4360      	muls	r0, r4
 800191e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	fbb0 f3f3 	udiv	r3, r0, r3
 8001928:	fbb3 f3f8 	udiv	r3, r3, r8
 800192c:	fb08 7313 	mls	r3, r8, r3, r7
 8001930:	011b      	lsls	r3, r3, #4
 8001932:	3332      	adds	r3, #50	; 0x32
 8001934:	fbb3 f3f8 	udiv	r3, r3, r8
 8001938:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 800193c:	f7ff fb1e 	bl	8000f7c <HAL_RCC_GetPCLK1Freq>
 8001940:	4360      	muls	r0, r4
 8001942:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001946:	0092      	lsls	r2, r2, #2
 8001948:	fbb0 faf2 	udiv	sl, r0, r2
 800194c:	f7ff fb16 	bl	8000f7c <HAL_RCC_GetPCLK1Freq>
 8001950:	e7b7      	b.n	80018c2 <UART_SetConfig+0xa6>
 8001952:	bf00      	nop
 8001954:	40013800 	.word	0x40013800

08001958 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8001958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800195a:	4604      	mov	r4, r0
 800195c:	460e      	mov	r6, r1
 800195e:	4617      	mov	r7, r2
 8001960:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001962:	6821      	ldr	r1, [r4, #0]
 8001964:	680b      	ldr	r3, [r1, #0]
 8001966:	ea36 0303 	bics.w	r3, r6, r3
 800196a:	d101      	bne.n	8001970 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 800196c:	2000      	movs	r0, #0
}
 800196e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001970:	1c6b      	adds	r3, r5, #1
 8001972:	d0f7      	beq.n	8001964 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001974:	b995      	cbnz	r5, 800199c <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001976:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8001978:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800197a:	68da      	ldr	r2, [r3, #12]
 800197c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001980:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001982:	695a      	ldr	r2, [r3, #20]
 8001984:	f022 0201 	bic.w	r2, r2, #1
 8001988:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 800198a:	2320      	movs	r3, #32
 800198c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001990:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8001994:	2300      	movs	r3, #0
 8001996:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 800199a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800199c:	f7fe fc84 	bl	80002a8 <HAL_GetTick>
 80019a0:	1bc0      	subs	r0, r0, r7
 80019a2:	4285      	cmp	r5, r0
 80019a4:	d2dd      	bcs.n	8001962 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80019a6:	e7e6      	b.n	8001976 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

080019a8 <HAL_UART_Init>:
{
 80019a8:	b510      	push	{r4, lr}
  if(huart == NULL)
 80019aa:	4604      	mov	r4, r0
 80019ac:	b340      	cbz	r0, 8001a00 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 80019ae:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80019b2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80019b6:	b91b      	cbnz	r3, 80019c0 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80019b8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80019bc:	f000 fd32 	bl	8002424 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80019c0:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80019c2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80019c4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80019c8:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80019ca:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80019cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80019d0:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80019d2:	f7ff ff23 	bl	800181c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80019d6:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019d8:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80019da:	691a      	ldr	r2, [r3, #16]
 80019dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80019e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80019e2:	695a      	ldr	r2, [r3, #20]
 80019e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80019e8:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80019ea:	68da      	ldr	r2, [r3, #12]
 80019ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80019f0:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 80019f2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019f4:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80019f6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80019fa:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80019fe:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001a00:	2001      	movs	r0, #1
}
 8001a02:	bd10      	pop	{r4, pc}

08001a04 <HAL_UART_Transmit>:
{
 8001a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a08:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8001a0a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8001a0e:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 8001a10:	2b20      	cmp	r3, #32
{
 8001a12:	460d      	mov	r5, r1
 8001a14:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8001a16:	d14e      	bne.n	8001ab6 <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0U))
 8001a18:	2900      	cmp	r1, #0
 8001a1a:	d049      	beq.n	8001ab0 <HAL_UART_Transmit+0xac>
 8001a1c:	2a00      	cmp	r2, #0
 8001a1e:	d047      	beq.n	8001ab0 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8001a20:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d046      	beq.n	8001ab6 <HAL_UART_Transmit+0xb2>
 8001a28:	2301      	movs	r3, #1
 8001a2a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001a32:	2321      	movs	r3, #33	; 0x21
 8001a34:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8001a38:	f7fe fc36 	bl	80002a8 <HAL_GetTick>
 8001a3c:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8001a3e:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8001a42:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8001a46:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	b96b      	cbnz	r3, 8001a68 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001a4c:	463b      	mov	r3, r7
 8001a4e:	4632      	mov	r2, r6
 8001a50:	2140      	movs	r1, #64	; 0x40
 8001a52:	4620      	mov	r0, r4
 8001a54:	f7ff ff80 	bl	8001958 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001a58:	b9a8      	cbnz	r0, 8001a86 <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8001a5a:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8001a5c:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8001a60:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8001a64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8001a68:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a6a:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8001a6c:	3b01      	subs	r3, #1
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001a72:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a74:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001a76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a7a:	4620      	mov	r0, r4
 8001a7c:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001a7e:	d10e      	bne.n	8001a9e <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a80:	f7ff ff6a 	bl	8001958 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001a84:	b110      	cbz	r0, 8001a8c <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 8001a86:	2003      	movs	r0, #3
 8001a88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001a8c:	882b      	ldrh	r3, [r5, #0]
 8001a8e:	6822      	ldr	r2, [r4, #0]
 8001a90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a94:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001a96:	6923      	ldr	r3, [r4, #16]
 8001a98:	b943      	cbnz	r3, 8001aac <HAL_UART_Transmit+0xa8>
          pData +=2U;
 8001a9a:	3502      	adds	r5, #2
 8001a9c:	e7d3      	b.n	8001a46 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a9e:	f7ff ff5b 	bl	8001958 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001aa2:	2800      	cmp	r0, #0
 8001aa4:	d1ef      	bne.n	8001a86 <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001aa6:	6823      	ldr	r3, [r4, #0]
 8001aa8:	782a      	ldrb	r2, [r5, #0]
 8001aaa:	605a      	str	r2, [r3, #4]
 8001aac:	3501      	adds	r5, #1
 8001aae:	e7ca      	b.n	8001a46 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8001ab0:	2001      	movs	r0, #1
 8001ab2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8001ab6:	2002      	movs	r0, #2
}
 8001ab8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001abc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001abc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 8001abe:	4813      	ldr	r0, [pc, #76]	; (8001b0c <MX_ADC1_Init+0x50>)
 8001ac0:	4b13      	ldr	r3, [pc, #76]	; (8001b10 <MX_ADC1_Init+0x54>)
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ac2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  hadc1.Instance = ADC1;
 8001ac6:	6003      	str	r3, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	6083      	str	r3, [r0, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001acc:	60c3      	str	r3, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ace:	6143      	str	r3, [r0, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ad0:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001ad2:	2301      	movs	r3, #1
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ad4:	61c2      	str	r2, [r0, #28]
  hadc1.Init.NbrOfConversion = 1;
 8001ad6:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ad8:	f7fe fdce 	bl	8000678 <HAL_ADC_Init>
 8001adc:	b118      	cbz	r0, 8001ae6 <MX_ADC1_Init+0x2a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001ade:	214b      	movs	r1, #75	; 0x4b
 8001ae0:	480c      	ldr	r0, [pc, #48]	; (8001b14 <MX_ADC1_Init+0x58>)
 8001ae2:	f000 fa37 	bl	8001f54 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_10;
 8001ae6:	230a      	movs	r3, #10
 8001ae8:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001aea:	2301      	movs	r3, #1
 8001aec:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001aee:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001af0:	a901      	add	r1, sp, #4
 8001af2:	4806      	ldr	r0, [pc, #24]	; (8001b0c <MX_ADC1_Init+0x50>)
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001af4:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001af6:	f7fe fc7f 	bl	80003f8 <HAL_ADC_ConfigChannel>
 8001afa:	b118      	cbz	r0, 8001b04 <MX_ADC1_Init+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001afc:	2155      	movs	r1, #85	; 0x55
 8001afe:	4805      	ldr	r0, [pc, #20]	; (8001b14 <MX_ADC1_Init+0x58>)
 8001b00:	f000 fa28 	bl	8001f54 <_Error_Handler>
  }

}
 8001b04:	b005      	add	sp, #20
 8001b06:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b0a:	bf00      	nop
 8001b0c:	200000cc 	.word	0x200000cc
 8001b10:	40012400 	.word	0x40012400
 8001b14:	080034e8 	.word	0x080034e8

08001b18 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001b18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc2.Instance = ADC2;
 8001b1a:	4813      	ldr	r0, [pc, #76]	; (8001b68 <MX_ADC2_Init+0x50>)
 8001b1c:	4b13      	ldr	r3, [pc, #76]	; (8001b6c <MX_ADC2_Init+0x54>)
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc2.Init.ContinuousConvMode = DISABLE;
  hadc2.Init.DiscontinuousConvMode = DISABLE;
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b1e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  hadc2.Instance = ADC2;
 8001b22:	6003      	str	r3, [r0, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b24:	2300      	movs	r3, #0
 8001b26:	6083      	str	r3, [r0, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001b28:	60c3      	str	r3, [r0, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001b2a:	6143      	str	r3, [r0, #20]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b2c:	6043      	str	r3, [r0, #4]
  hadc2.Init.NbrOfConversion = 1;
 8001b2e:	2301      	movs	r3, #1
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b30:	61c2      	str	r2, [r0, #28]
  hadc2.Init.NbrOfConversion = 1;
 8001b32:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001b34:	f7fe fda0 	bl	8000678 <HAL_ADC_Init>
 8001b38:	b118      	cbz	r0, 8001b42 <MX_ADC2_Init+0x2a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001b3a:	2169      	movs	r1, #105	; 0x69
 8001b3c:	480c      	ldr	r0, [pc, #48]	; (8001b70 <MX_ADC2_Init+0x58>)
 8001b3e:	f000 fa09 	bl	8001f54 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_4;
 8001b42:	2304      	movs	r3, #4
 8001b44:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b46:	2301      	movs	r3, #1
 8001b48:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001b4a:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001b4c:	a901      	add	r1, sp, #4
 8001b4e:	4806      	ldr	r0, [pc, #24]	; (8001b68 <MX_ADC2_Init+0x50>)
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001b50:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001b52:	f7fe fc51 	bl	80003f8 <HAL_ADC_ConfigChannel>
 8001b56:	b118      	cbz	r0, 8001b60 <MX_ADC2_Init+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001b58:	2173      	movs	r1, #115	; 0x73
 8001b5a:	4805      	ldr	r0, [pc, #20]	; (8001b70 <MX_ADC2_Init+0x58>)
 8001b5c:	f000 f9fa 	bl	8001f54 <_Error_Handler>
  }

}
 8001b60:	b005      	add	sp, #20
 8001b62:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b66:	bf00      	nop
 8001b68:	2000009c 	.word	0x2000009c
 8001b6c:	40012800 	.word	0x40012800
 8001b70:	080034e8 	.word	0x080034e8

08001b74 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8001b74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc3.Instance = ADC3;
 8001b76:	4813      	ldr	r0, [pc, #76]	; (8001bc4 <MX_ADC3_Init+0x50>)
 8001b78:	4b13      	ldr	r3, [pc, #76]	; (8001bc8 <MX_ADC3_Init+0x54>)
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.DiscontinuousConvMode = DISABLE;
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b7a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  hadc3.Instance = ADC3;
 8001b7e:	6003      	str	r3, [r0, #0]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b80:	2300      	movs	r3, #0
 8001b82:	6083      	str	r3, [r0, #8]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001b84:	60c3      	str	r3, [r0, #12]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001b86:	6143      	str	r3, [r0, #20]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b88:	6043      	str	r3, [r0, #4]
  hadc3.Init.NbrOfConversion = 1;
 8001b8a:	2301      	movs	r3, #1
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b8c:	61c2      	str	r2, [r0, #28]
  hadc3.Init.NbrOfConversion = 1;
 8001b8e:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001b90:	f7fe fd72 	bl	8000678 <HAL_ADC_Init>
 8001b94:	b118      	cbz	r0, 8001b9e <MX_ADC3_Init+0x2a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001b96:	2187      	movs	r1, #135	; 0x87
 8001b98:	480c      	ldr	r0, [pc, #48]	; (8001bcc <MX_ADC3_Init+0x58>)
 8001b9a:	f000 f9db 	bl	8001f54 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_12;
 8001b9e:	230c      	movs	r3, #12
 8001ba0:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001ba6:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001ba8:	a901      	add	r1, sp, #4
 8001baa:	4806      	ldr	r0, [pc, #24]	; (8001bc4 <MX_ADC3_Init+0x50>)
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001bac:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001bae:	f7fe fc23 	bl	80003f8 <HAL_ADC_ConfigChannel>
 8001bb2:	b118      	cbz	r0, 8001bbc <MX_ADC3_Init+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001bb4:	2191      	movs	r1, #145	; 0x91
 8001bb6:	4805      	ldr	r0, [pc, #20]	; (8001bcc <MX_ADC3_Init+0x58>)
 8001bb8:	f000 f9cc 	bl	8001f54 <_Error_Handler>
  }

}
 8001bbc:	b005      	add	sp, #20
 8001bbe:	f85d fb04 	ldr.w	pc, [sp], #4
 8001bc2:	bf00      	nop
 8001bc4:	200000fc 	.word	0x200000fc
 8001bc8:	40013c00 	.word	0x40013c00
 8001bcc:	080034e8 	.word	0x080034e8

08001bd0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001bd0:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 8001bd2:	6803      	ldr	r3, [r0, #0]
 8001bd4:	4a1e      	ldr	r2, [pc, #120]	; (8001c50 <HAL_ADC_MspInit+0x80>)
{
 8001bd6:	b089      	sub	sp, #36	; 0x24
  if(adcHandle->Instance==ADC1)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d10f      	bne.n	8001bfc <HAL_ADC_MspInit+0x2c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001bdc:	4b1d      	ldr	r3, [pc, #116]	; (8001c54 <HAL_ADC_MspInit+0x84>)
 8001bde:	699a      	ldr	r2, [r3, #24]
 8001be0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001be4:	619a      	str	r2, [r3, #24]
 8001be6:	699b      	ldr	r3, [r3, #24]
 8001be8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001bec:	9301      	str	r3, [sp, #4]
 8001bee:	9b01      	ldr	r3, [sp, #4]
  
    /**ADC1 GPIO Configuration    
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	9304      	str	r3, [sp, #16]
    /**ADC3 GPIO Configuration    
    PC2     ------> ADC3_IN12
    PC3     ------> ADC3_IN13 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bf4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bf6:	a904      	add	r1, sp, #16
 8001bf8:	4817      	ldr	r0, [pc, #92]	; (8001c58 <HAL_ADC_MspInit+0x88>)
 8001bfa:	e012      	b.n	8001c22 <HAL_ADC_MspInit+0x52>
  else if(adcHandle->Instance==ADC2)
 8001bfc:	4a17      	ldr	r2, [pc, #92]	; (8001c5c <HAL_ADC_MspInit+0x8c>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d114      	bne.n	8001c2c <HAL_ADC_MspInit+0x5c>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001c02:	4b14      	ldr	r3, [pc, #80]	; (8001c54 <HAL_ADC_MspInit+0x84>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c04:	4816      	ldr	r0, [pc, #88]	; (8001c60 <HAL_ADC_MspInit+0x90>)
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001c06:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c08:	a904      	add	r1, sp, #16
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001c0a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001c0e:	619a      	str	r2, [r3, #24]
 8001c10:	699b      	ldr	r3, [r3, #24]
 8001c12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c16:	9302      	str	r3, [sp, #8]
 8001c18:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001c1a:	2310      	movs	r3, #16
 8001c1c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c22:	f7fe fe47 	bl	80008b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8001c26:	b009      	add	sp, #36	; 0x24
 8001c28:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(adcHandle->Instance==ADC3)
 8001c2c:	4a0d      	ldr	r2, [pc, #52]	; (8001c64 <HAL_ADC_MspInit+0x94>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d1f9      	bne.n	8001c26 <HAL_ADC_MspInit+0x56>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001c32:	4b08      	ldr	r3, [pc, #32]	; (8001c54 <HAL_ADC_MspInit+0x84>)
 8001c34:	699a      	ldr	r2, [r3, #24]
 8001c36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001c3a:	619a      	str	r2, [r3, #24]
 8001c3c:	699b      	ldr	r3, [r3, #24]
 8001c3e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c42:	9303      	str	r3, [sp, #12]
 8001c44:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001c46:	230c      	movs	r3, #12
 8001c48:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e7d2      	b.n	8001bf4 <HAL_ADC_MspInit+0x24>
 8001c4e:	bf00      	nop
 8001c50:	40012400 	.word	0x40012400
 8001c54:	40021000 	.word	0x40021000
 8001c58:	40011000 	.word	0x40011000
 8001c5c:	40012800 	.word	0x40012800
 8001c60:	40010800 	.word	0x40010800
 8001c64:	40013c00 	.word	0x40013c00

08001c68 <update_ADC1>:
 * return   : void
********************************************************************************************/
void update_ADC1(void)
{
  ADC_ChannelConfTypeDef sConfig;
  sConfig.Rank = 1;
 8001c68:	2301      	movs	r3, #1
{
 8001c6a:	b530      	push	{r4, r5, lr}
 8001c6c:	b085      	sub	sp, #20
  sConfig.Rank = 1;
 8001c6e:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001c70:	2305      	movs	r3, #5
 8001c72:	9303      	str	r3, [sp, #12]

  sConfig.Channel = ADC_CHANNEL_10;
 8001c74:	230a      	movs	r3, #10
 8001c76:	ac04      	add	r4, sp, #16
 8001c78:	f844 3d0c 	str.w	r3, [r4, #-12]!
  HAL_ADC_ConfigChannel( &hadc1, &sConfig );  // setting store
 8001c7c:	4621      	mov	r1, r4
 8001c7e:	4817      	ldr	r0, [pc, #92]	; (8001cdc <update_ADC1+0x74>)
 8001c80:	f7fe fbba 	bl	80003f8 <HAL_ADC_ConfigChannel>
  HAL_ADC_Start( &hadc1 );     // ad convert start
 8001c84:	4815      	ldr	r0, [pc, #84]	; (8001cdc <update_ADC1+0x74>)
 8001c86:	f7fe fc73 	bl	8000570 <HAL_ADC_Start>
  while( HAL_ADC_PollForConversion( &hadc1,50 ) != HAL_OK );
 8001c8a:	4d14      	ldr	r5, [pc, #80]	; (8001cdc <update_ADC1+0x74>)
 8001c8c:	2132      	movs	r1, #50	; 0x32
 8001c8e:	4628      	mov	r0, r5
 8001c90:	f7fe fb10 	bl	80002b4 <HAL_ADC_PollForConversion>
 8001c94:	2800      	cmp	r0, #0
 8001c96:	d1f9      	bne.n	8001c8c <update_ADC1+0x24>
  adc1_ch10 = HAL_ADC_GetValue(&hadc1);
 8001c98:	4810      	ldr	r0, [pc, #64]	; (8001cdc <update_ADC1+0x74>)
 8001c9a:	f7fe fba9 	bl	80003f0 <HAL_ADC_GetValue>
 8001c9e:	4b10      	ldr	r3, [pc, #64]	; (8001ce0 <update_ADC1+0x78>)
 8001ca0:	8018      	strh	r0, [r3, #0]
  HAL_ADC_Stop(&hadc1);
 8001ca2:	480e      	ldr	r0, [pc, #56]	; (8001cdc <update_ADC1+0x74>)
 8001ca4:	f7fe fd72 	bl	800078c <HAL_ADC_Stop>

  sConfig.Channel = ADC_CHANNEL_11;
 8001ca8:	230b      	movs	r3, #11
  HAL_ADC_ConfigChannel( &hadc1, &sConfig );  // setting store
 8001caa:	4621      	mov	r1, r4
 8001cac:	480b      	ldr	r0, [pc, #44]	; (8001cdc <update_ADC1+0x74>)
  sConfig.Channel = ADC_CHANNEL_11;
 8001cae:	9301      	str	r3, [sp, #4]
  HAL_ADC_ConfigChannel( &hadc1, &sConfig );  // setting store
 8001cb0:	f7fe fba2 	bl	80003f8 <HAL_ADC_ConfigChannel>
  HAL_ADC_Start( &hadc1 );     // ad convert start
 8001cb4:	4809      	ldr	r0, [pc, #36]	; (8001cdc <update_ADC1+0x74>)
 8001cb6:	f7fe fc5b 	bl	8000570 <HAL_ADC_Start>
  while( HAL_ADC_PollForConversion( &hadc1,50 ) != HAL_OK );
 8001cba:	4c08      	ldr	r4, [pc, #32]	; (8001cdc <update_ADC1+0x74>)
 8001cbc:	2132      	movs	r1, #50	; 0x32
 8001cbe:	4620      	mov	r0, r4
 8001cc0:	f7fe faf8 	bl	80002b4 <HAL_ADC_PollForConversion>
 8001cc4:	2800      	cmp	r0, #0
 8001cc6:	d1f9      	bne.n	8001cbc <update_ADC1+0x54>
  adc1_ch11 = HAL_ADC_GetValue(&hadc1);
 8001cc8:	4804      	ldr	r0, [pc, #16]	; (8001cdc <update_ADC1+0x74>)
 8001cca:	f7fe fb91 	bl	80003f0 <HAL_ADC_GetValue>
 8001cce:	4b05      	ldr	r3, [pc, #20]	; (8001ce4 <update_ADC1+0x7c>)
 8001cd0:	8018      	strh	r0, [r3, #0]
  HAL_ADC_Stop(&hadc1);
 8001cd2:	4802      	ldr	r0, [pc, #8]	; (8001cdc <update_ADC1+0x74>)
 8001cd4:	f7fe fd5a 	bl	800078c <HAL_ADC_Stop>
}
 8001cd8:	b005      	add	sp, #20
 8001cda:	bd30      	pop	{r4, r5, pc}
 8001cdc:	200000cc 	.word	0x200000cc
 8001ce0:	2000012c 	.word	0x2000012c
 8001ce4:	20000132 	.word	0x20000132

08001ce8 <update_ADC3>:
 * return   : void
********************************************************************************************/
void update_ADC3(void)
{
  ADC_ChannelConfTypeDef sConfig;
  sConfig.Rank = 1;
 8001ce8:	2301      	movs	r3, #1
{
 8001cea:	b530      	push	{r4, r5, lr}
 8001cec:	b085      	sub	sp, #20
  sConfig.Rank = 1;
 8001cee:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001cf0:	2305      	movs	r3, #5
 8001cf2:	9303      	str	r3, [sp, #12]

  sConfig.Channel = ADC_CHANNEL_12;
 8001cf4:	230c      	movs	r3, #12
 8001cf6:	ac04      	add	r4, sp, #16
 8001cf8:	f844 3d0c 	str.w	r3, [r4, #-12]!
  HAL_ADC_ConfigChannel( &hadc3, &sConfig );  // setting store
 8001cfc:	4621      	mov	r1, r4
 8001cfe:	4817      	ldr	r0, [pc, #92]	; (8001d5c <update_ADC3+0x74>)
 8001d00:	f7fe fb7a 	bl	80003f8 <HAL_ADC_ConfigChannel>
  HAL_ADC_Start( &hadc3 );     // ad convert start
 8001d04:	4815      	ldr	r0, [pc, #84]	; (8001d5c <update_ADC3+0x74>)
 8001d06:	f7fe fc33 	bl	8000570 <HAL_ADC_Start>
  while( HAL_ADC_PollForConversion( &hadc3,50 ) != HAL_OK );
 8001d0a:	4d14      	ldr	r5, [pc, #80]	; (8001d5c <update_ADC3+0x74>)
 8001d0c:	2132      	movs	r1, #50	; 0x32
 8001d0e:	4628      	mov	r0, r5
 8001d10:	f7fe fad0 	bl	80002b4 <HAL_ADC_PollForConversion>
 8001d14:	2800      	cmp	r0, #0
 8001d16:	d1f9      	bne.n	8001d0c <update_ADC3+0x24>
  adc3_ch12 = HAL_ADC_GetValue(&hadc3);
 8001d18:	4810      	ldr	r0, [pc, #64]	; (8001d5c <update_ADC3+0x74>)
 8001d1a:	f7fe fb69 	bl	80003f0 <HAL_ADC_GetValue>
 8001d1e:	4b10      	ldr	r3, [pc, #64]	; (8001d60 <update_ADC3+0x78>)
 8001d20:	8018      	strh	r0, [r3, #0]
  HAL_ADC_Stop(&hadc3);
 8001d22:	480e      	ldr	r0, [pc, #56]	; (8001d5c <update_ADC3+0x74>)
 8001d24:	f7fe fd32 	bl	800078c <HAL_ADC_Stop>

  sConfig.Channel = ADC_CHANNEL_13;
 8001d28:	230d      	movs	r3, #13
  HAL_ADC_ConfigChannel( &hadc3, &sConfig );  // setting store
 8001d2a:	4621      	mov	r1, r4
 8001d2c:	480b      	ldr	r0, [pc, #44]	; (8001d5c <update_ADC3+0x74>)
  sConfig.Channel = ADC_CHANNEL_13;
 8001d2e:	9301      	str	r3, [sp, #4]
  HAL_ADC_ConfigChannel( &hadc3, &sConfig );  // setting store
 8001d30:	f7fe fb62 	bl	80003f8 <HAL_ADC_ConfigChannel>
  HAL_ADC_Start( &hadc3 );     // ad convert start
 8001d34:	4809      	ldr	r0, [pc, #36]	; (8001d5c <update_ADC3+0x74>)
 8001d36:	f7fe fc1b 	bl	8000570 <HAL_ADC_Start>
  while( HAL_ADC_PollForConversion( &hadc3,50 ) != HAL_OK );
 8001d3a:	4c08      	ldr	r4, [pc, #32]	; (8001d5c <update_ADC3+0x74>)
 8001d3c:	2132      	movs	r1, #50	; 0x32
 8001d3e:	4620      	mov	r0, r4
 8001d40:	f7fe fab8 	bl	80002b4 <HAL_ADC_PollForConversion>
 8001d44:	2800      	cmp	r0, #0
 8001d46:	d1f9      	bne.n	8001d3c <update_ADC3+0x54>
  adc3_ch13 = HAL_ADC_GetValue(&hadc3);
 8001d48:	4804      	ldr	r0, [pc, #16]	; (8001d5c <update_ADC3+0x74>)
 8001d4a:	f7fe fb51 	bl	80003f0 <HAL_ADC_GetValue>
 8001d4e:	4b05      	ldr	r3, [pc, #20]	; (8001d64 <update_ADC3+0x7c>)
 8001d50:	8018      	strh	r0, [r3, #0]
  HAL_ADC_Stop(&hadc3);
 8001d52:	4802      	ldr	r0, [pc, #8]	; (8001d5c <update_ADC3+0x74>)
 8001d54:	f7fe fd1a 	bl	800078c <HAL_ADC_Stop>
}
 8001d58:	b005      	add	sp, #20
 8001d5a:	bd30      	pop	{r4, r5, pc}
 8001d5c:	200000fc 	.word	0x200000fc
 8001d60:	20000130 	.word	0x20000130
 8001d64:	2000012e 	.word	0x2000012e

08001d68 <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d68:	4b32      	ldr	r3, [pc, #200]	; (8001e34 <MX_GPIO_Init+0xcc>)
{
 8001d6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d6e:	699a      	ldr	r2, [r3, #24]
{
 8001d70:	b088      	sub	sp, #32
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d72:	f042 0210 	orr.w	r2, r2, #16
 8001d76:	619a      	str	r2, [r3, #24]
 8001d78:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, led1_Pin|led2_Pin|GPIO_PIN_6|GPIO_PIN_7 
 8001d7a:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 8001e40 <MX_GPIO_Init+0xd8>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d7e:	f002 0210 	and.w	r2, r2, #16
 8001d82:	9201      	str	r2, [sp, #4]
 8001d84:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d86:	699a      	ldr	r2, [r3, #24]
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, led3_Pin|led4_Pin, GPIO_PIN_RESET);
 8001d88:	4c2b      	ldr	r4, [pc, #172]	; (8001e38 <MX_GPIO_Init+0xd0>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8a:	f042 0204 	orr.w	r2, r2, #4
 8001d8e:	619a      	str	r2, [r3, #24]
 8001d90:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ir_led1_Pin|ir_led2_Pin|ir_led3_Pin|ir_led4_Pin, GPIO_PIN_RESET);
 8001d92:	4d2a      	ldr	r5, [pc, #168]	; (8001e3c <MX_GPIO_Init+0xd4>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d94:	f002 0204 	and.w	r2, r2, #4
 8001d98:	9202      	str	r2, [sp, #8]
 8001d9a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d9c:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, led1_Pin|led2_Pin|GPIO_PIN_6|GPIO_PIN_7 
 8001d9e:	4640      	mov	r0, r8
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da0:	f042 0208 	orr.w	r2, r2, #8
 8001da4:	619a      	str	r2, [r3, #24]
 8001da6:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, led1_Pin|led2_Pin|GPIO_PIN_6|GPIO_PIN_7 
 8001da8:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001daa:	f003 0308 	and.w	r3, r3, #8
 8001dae:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, led1_Pin|led2_Pin|GPIO_PIN_6|GPIO_PIN_7 
 8001db0:	f246 11c0 	movw	r1, #25024	; 0x61c0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001db4:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, led1_Pin|led2_Pin|GPIO_PIN_6|GPIO_PIN_7 
 8001db6:	f7fe fe69 	bl	8000a8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, led3_Pin|led4_Pin, GPIO_PIN_RESET);
 8001dba:	4620      	mov	r0, r4
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	2103      	movs	r1, #3
 8001dc0:	f7fe fe64 	bl	8000a8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, ir_led1_Pin|ir_led2_Pin|ir_led3_Pin|ir_led4_Pin, GPIO_PIN_RESET);
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	4628      	mov	r0, r5
 8001dc8:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8001dcc:	f7fe fe5e 	bl	8000a8c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PC6 PC7 
                           PC8 */
  GPIO_InitStruct.Pin = led1_Pin|led2_Pin|GPIO_PIN_6|GPIO_PIN_7 
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dd0:	2701      	movs	r7, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd2:	2602      	movs	r6, #2
  GPIO_InitStruct.Pin = led1_Pin|led2_Pin|GPIO_PIN_6|GPIO_PIN_7 
 8001dd4:	f246 13c0 	movw	r3, #25024	; 0x61c0
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dd8:	a904      	add	r1, sp, #16
 8001dda:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = led1_Pin|led2_Pin|GPIO_PIN_6|GPIO_PIN_7 
 8001ddc:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dde:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de0:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001de2:	f7fe fd67 	bl	80008b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = led3_Pin|led4_Pin;
 8001de6:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de8:	a904      	add	r1, sp, #16
 8001dea:	4620      	mov	r0, r4
  GPIO_InitStruct.Pin = led3_Pin|led4_Pin;
 8001dec:	9304      	str	r3, [sp, #16]

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = sw3_Pin|sw2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dee:	2400      	movs	r4, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001df0:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df2:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001df4:	f7fe fd5e 	bl	80008b4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = sw3_Pin|sw2_Pin;
 8001df8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dfc:	a904      	add	r1, sp, #16
 8001dfe:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = sw3_Pin|sw2_Pin;
 8001e00:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e02:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e04:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e06:	f7fe fd55 	bl	80008b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = sw1_Pin;
 8001e0a:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(sw1_GPIO_Port, &GPIO_InitStruct);
 8001e0c:	a904      	add	r1, sp, #16
 8001e0e:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = sw1_Pin;
 8001e10:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e12:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e14:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(sw1_GPIO_Port, &GPIO_InitStruct);
 8001e16:	f7fe fd4d 	bl	80008b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = ir_led1_Pin|ir_led2_Pin|ir_led3_Pin|ir_led4_Pin;
 8001e1a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e1e:	a904      	add	r1, sp, #16
 8001e20:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = ir_led1_Pin|ir_led2_Pin|ir_led3_Pin|ir_led4_Pin;
 8001e22:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e24:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e26:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e28:	f7fe fd44 	bl	80008b4 <HAL_GPIO_Init>

}
 8001e2c:	b008      	add	sp, #32
 8001e2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001e32:	bf00      	nop
 8001e34:	40021000 	.word	0x40021000
 8001e38:	40010800 	.word	0x40010800
 8001e3c:	40010c00 	.word	0x40010c00
 8001e40:	40011000 	.word	0x40011000

08001e44 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
void __io_putchar(uint8_t ch) {
  HAL_UART_Transmit(&huart1, &ch, 1, 1);
 8001e44:	2301      	movs	r3, #1
void __io_putchar(uint8_t ch) {
 8001e46:	b507      	push	{r0, r1, r2, lr}
 8001e48:	a902      	add	r1, sp, #8
 8001e4a:	f801 0d01 	strb.w	r0, [r1, #-1]!
  HAL_UART_Transmit(&huart1, &ch, 1, 1);
 8001e4e:	461a      	mov	r2, r3
 8001e50:	4802      	ldr	r0, [pc, #8]	; (8001e5c <__io_putchar+0x18>)
 8001e52:	f7ff fdd7 	bl	8001a04 <HAL_UART_Transmit>
}
 8001e56:	b003      	add	sp, #12
 8001e58:	f85d fb04 	ldr.w	pc, [sp], #4
 8001e5c:	20000234 	.word	0x20000234

08001e60 <SystemClock_Config>:

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001e60:	2310      	movs	r3, #16
{
 8001e62:	b530      	push	{r4, r5, lr}
 8001e64:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001e66:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001e68:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e6a:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e6c:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001e6e:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL10;
 8001e70:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e74:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e76:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e78:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e7a:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL10;
 8001e7c:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e7e:	f7fe fe0b 	bl	8000a98 <HAL_RCC_OscConfig>
 8001e82:	b100      	cbz	r0, 8001e86 <SystemClock_Config+0x26>
 8001e84:	e7fe      	b.n	8001e84 <SystemClock_Config+0x24>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e86:	230f      	movs	r3, #15
 8001e88:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e8e:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e90:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001e92:	4629      	mov	r1, r5
 8001e94:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e96:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e98:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001e9a:	f7fe ffc5 	bl	8000e28 <HAL_RCC_ClockConfig>
 8001e9e:	b100      	cbz	r0, 8001ea2 <SystemClock_Config+0x42>
 8001ea0:	e7fe      	b.n	8001ea0 <SystemClock_Config+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8001ea2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ea6:	a806      	add	r0, sp, #24
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001ea8:	9406      	str	r4, [sp, #24]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8001eaa:	9308      	str	r3, [sp, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001eac:	f7ff f886 	bl	8000fbc <HAL_RCCEx_PeriphCLKConfig>
 8001eb0:	4604      	mov	r4, r0
 8001eb2:	b100      	cbz	r0, 8001eb6 <SystemClock_Config+0x56>
 8001eb4:	e7fe      	b.n	8001eb4 <SystemClock_Config+0x54>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001eb6:	f7ff f85b 	bl	8000f70 <HAL_RCC_GetHCLKFreq>
 8001eba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ebe:	fbb0 f0f3 	udiv	r0, r0, r3
 8001ec2:	f7fe fccf 	bl	8000864 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001ec6:	2004      	movs	r0, #4
 8001ec8:	f7fe fce2 	bl	8000890 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001ecc:	4622      	mov	r2, r4
 8001ece:	4621      	mov	r1, r4
 8001ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ed4:	f7fe fc86 	bl	80007e4 <HAL_NVIC_SetPriority>
}
 8001ed8:	b017      	add	sp, #92	; 0x5c
 8001eda:	bd30      	pop	{r4, r5, pc}

08001edc <main>:
{
 8001edc:	b507      	push	{r0, r1, r2, lr}
  HAL_Init();
 8001ede:	f7fe f9c5 	bl	800026c <HAL_Init>
  SystemClock_Config();
 8001ee2:	f7ff ffbd 	bl	8001e60 <SystemClock_Config>
  MX_GPIO_Init();
 8001ee6:	f7ff ff3f 	bl	8001d68 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001eea:	f7ff fde7 	bl	8001abc <MX_ADC1_Init>
  MX_ADC2_Init();
 8001eee:	f7ff fe13 	bl	8001b18 <MX_ADC2_Init>
  MX_ADC3_Init();
 8001ef2:	f7ff fe3f 	bl	8001b74 <MX_ADC3_Init>
  MX_TIM2_Init();
 8001ef6:	f000 f9c9 	bl	800228c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001efa:	f000 f9ff 	bl	80022fc <MX_TIM3_Init>
  MX_TIM5_Init();
 8001efe:	f000 fa37 	bl	8002370 <MX_TIM5_Init>
  MX_TIM4_Init();
 8001f02:	f000 f8f3 	bl	80020ec <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001f06:	f000 fa6d 	bl	80023e4 <MX_USART1_UART_Init>
  HAL_TIM_Base_Start_IT(&htim4);
 8001f0a:	480b      	ldr	r0, [pc, #44]	; (8001f38 <main+0x5c>)
 8001f0c:	f7ff f9de 	bl	80012cc <HAL_TIM_Base_Start_IT>
  setbuf(stdout, NULL);
 8001f10:	4b0a      	ldr	r3, [pc, #40]	; (8001f3c <main+0x60>)
 8001f12:	2100      	movs	r1, #0
 8001f14:	681b      	ldr	r3, [r3, #0]
	  printf("ch10:%d\tch11:%d\tch12:%d\tch13:%d\r",adc1_ch10,adc1_ch11,adc3_ch12,adc3_ch13);
 8001f16:	4e0a      	ldr	r6, [pc, #40]	; (8001f40 <main+0x64>)
  setbuf(stdout, NULL);
 8001f18:	6898      	ldr	r0, [r3, #8]
 8001f1a:	f000 fb1f 	bl	800255c <setbuf>
	  printf("ch10:%d\tch11:%d\tch12:%d\tch13:%d\r",adc1_ch10,adc1_ch11,adc3_ch12,adc3_ch13);
 8001f1e:	4d09      	ldr	r5, [pc, #36]	; (8001f44 <main+0x68>)
 8001f20:	4c09      	ldr	r4, [pc, #36]	; (8001f48 <main+0x6c>)
 8001f22:	480a      	ldr	r0, [pc, #40]	; (8001f4c <main+0x70>)
 8001f24:	8833      	ldrh	r3, [r6, #0]
 8001f26:	8800      	ldrh	r0, [r0, #0]
 8001f28:	882a      	ldrh	r2, [r5, #0]
 8001f2a:	9000      	str	r0, [sp, #0]
 8001f2c:	8821      	ldrh	r1, [r4, #0]
 8001f2e:	4808      	ldr	r0, [pc, #32]	; (8001f50 <main+0x74>)
 8001f30:	f000 fafc 	bl	800252c <iprintf>
 8001f34:	e7f5      	b.n	8001f22 <main+0x46>
 8001f36:	bf00      	nop
 8001f38:	20000134 	.word	0x20000134
 8001f3c:	2000000c 	.word	0x2000000c
 8001f40:	20000130 	.word	0x20000130
 8001f44:	20000132 	.word	0x20000132
 8001f48:	2000012c 	.word	0x2000012c
 8001f4c:	2000012e 	.word	0x2000012e
 8001f50:	080034f5 	.word	0x080034f5

08001f54 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8001f54:	e7fe      	b.n	8001f54 <_Error_Handler>
	...

08001f58 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f58:	4b20      	ldr	r3, [pc, #128]	; (8001fdc <HAL_MspInit+0x84>)
{
 8001f5a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f5c:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f5e:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f60:	f042 0201 	orr.w	r2, r2, #1
 8001f64:	619a      	str	r2, [r3, #24]
 8001f66:	699b      	ldr	r3, [r3, #24]
 8001f68:	f003 0301 	and.w	r3, r3, #1
 8001f6c:	9301      	str	r3, [sp, #4]
 8001f6e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f70:	f7fe fc26 	bl	80007c0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001f74:	2200      	movs	r2, #0
 8001f76:	f06f 000b 	mvn.w	r0, #11
 8001f7a:	4611      	mov	r1, r2
 8001f7c:	f7fe fc32 	bl	80007e4 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001f80:	2200      	movs	r2, #0
 8001f82:	f06f 000a 	mvn.w	r0, #10
 8001f86:	4611      	mov	r1, r2
 8001f88:	f7fe fc2c 	bl	80007e4 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	f06f 0009 	mvn.w	r0, #9
 8001f92:	4611      	mov	r1, r2
 8001f94:	f7fe fc26 	bl	80007e4 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001f98:	2200      	movs	r2, #0
 8001f9a:	f06f 0004 	mvn.w	r0, #4
 8001f9e:	4611      	mov	r1, r2
 8001fa0:	f7fe fc20 	bl	80007e4 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f06f 0003 	mvn.w	r0, #3
 8001faa:	4611      	mov	r1, r2
 8001fac:	f7fe fc1a 	bl	80007e4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	f06f 0001 	mvn.w	r0, #1
 8001fb6:	4611      	mov	r1, r2
 8001fb8:	f7fe fc14 	bl	80007e4 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	f04f 30ff 	mov.w	r0, #4294967295
 8001fc2:	4611      	mov	r1, r2
 8001fc4:	f7fe fc0e 	bl	80007e4 <HAL_NVIC_SetPriority>

    /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
    */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001fc8:	4a05      	ldr	r2, [pc, #20]	; (8001fe0 <HAL_MspInit+0x88>)
 8001fca:	6853      	ldr	r3, [r2, #4]
 8001fcc:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001fd0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001fd4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fd6:	b003      	add	sp, #12
 8001fd8:	f85d fb04 	ldr.w	pc, [sp], #4
 8001fdc:	40021000 	.word	0x40021000
 8001fe0:	40010000 	.word	0x40010000

08001fe4 <NMI_Handler>:
 8001fe4:	4770      	bx	lr

08001fe6 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001fe6:	e7fe      	b.n	8001fe6 <HardFault_Handler>

08001fe8 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001fe8:	e7fe      	b.n	8001fe8 <MemManage_Handler>

08001fea <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8001fea:	e7fe      	b.n	8001fea <BusFault_Handler>

08001fec <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001fec:	e7fe      	b.n	8001fec <UsageFault_Handler>

08001fee <SVC_Handler>:
 8001fee:	4770      	bx	lr

08001ff0 <DebugMon_Handler>:
 8001ff0:	4770      	bx	lr

08001ff2 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8001ff2:	4770      	bx	lr

08001ff4 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001ff4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ff6:	f7fe f94b 	bl	8000290 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ffa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8001ffe:	f7fe bc54 	b.w	80008aa <HAL_SYSTICK_IRQHandler>
	...

08002004 <TIM4_IRQHandler>:

/**
* @brief This function handles TIM4 global interrupt.
*/
void TIM4_IRQHandler(void)
{
 8002004:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002006:	4804      	ldr	r0, [pc, #16]	; (8002018 <TIM4_IRQHandler+0x14>)
 8002008:	f7ff fa29 	bl	800145e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */
  update_ADC1();
 800200c:	f7ff fe2c 	bl	8001c68 <update_ADC1>
  update_ADC3();
  /* USER CODE END TIM4_IRQn 1 */
}
 8002010:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  update_ADC3();
 8002014:	f7ff be68 	b.w	8001ce8 <update_ADC3>
 8002018:	20000134 	.word	0x20000134

0800201c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 800201c:	b570      	push	{r4, r5, r6, lr}
 800201e:	460e      	mov	r6, r1
 8002020:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002022:	460c      	mov	r4, r1
 8002024:	1ba3      	subs	r3, r4, r6
 8002026:	429d      	cmp	r5, r3
 8002028:	dc01      	bgt.n	800202e <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 800202a:	4628      	mov	r0, r5
 800202c:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 800202e:	f3af 8000 	nop.w
 8002032:	f804 0b01 	strb.w	r0, [r4], #1
 8002036:	e7f5      	b.n	8002024 <_read+0x8>

08002038 <_write>:

int _write(int file, char *ptr, int len)
{
 8002038:	b570      	push	{r4, r5, r6, lr}
 800203a:	460e      	mov	r6, r1
 800203c:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800203e:	460c      	mov	r4, r1
 8002040:	1ba3      	subs	r3, r4, r6
 8002042:	429d      	cmp	r5, r3
 8002044:	dc01      	bgt.n	800204a <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 8002046:	4628      	mov	r0, r5
 8002048:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 800204a:	f814 0b01 	ldrb.w	r0, [r4], #1
 800204e:	f7ff fef9 	bl	8001e44 <__io_putchar>
 8002052:	e7f5      	b.n	8002040 <_write+0x8>

08002054 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8002054:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002056:	4b0a      	ldr	r3, [pc, #40]	; (8002080 <_sbrk+0x2c>)
{
 8002058:	4602      	mov	r2, r0
	if (heap_end == 0)
 800205a:	6819      	ldr	r1, [r3, #0]
 800205c:	b909      	cbnz	r1, 8002062 <_sbrk+0xe>
		heap_end = &end;
 800205e:	4909      	ldr	r1, [pc, #36]	; (8002084 <_sbrk+0x30>)
 8002060:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8002062:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8002064:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8002066:	4402      	add	r2, r0
 8002068:	428a      	cmp	r2, r1
 800206a:	d906      	bls.n	800207a <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800206c:	f000 fa2c 	bl	80024c8 <__errno>
 8002070:	230c      	movs	r3, #12
 8002072:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8002074:	f04f 30ff 	mov.w	r0, #4294967295
 8002078:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 800207a:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 800207c:	bd08      	pop	{r3, pc}
 800207e:	bf00      	nop
 8002080:	2000008c 	.word	0x2000008c
 8002084:	20000278 	.word	0x20000278

08002088 <_close>:

int _close(int file)
{
	return -1;
}
 8002088:	f04f 30ff 	mov.w	r0, #4294967295
 800208c:	4770      	bx	lr

0800208e <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800208e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8002092:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8002094:	604b      	str	r3, [r1, #4]
}
 8002096:	4770      	bx	lr

08002098 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8002098:	2001      	movs	r0, #1
 800209a:	4770      	bx	lr

0800209c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800209c:	2000      	movs	r0, #0
 800209e:	4770      	bx	lr

080020a0 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80020a0:	4b0f      	ldr	r3, [pc, #60]	; (80020e0 <SystemInit+0x40>)
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	f042 0201 	orr.w	r2, r2, #1
 80020a8:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80020aa:	6859      	ldr	r1, [r3, #4]
 80020ac:	4a0d      	ldr	r2, [pc, #52]	; (80020e4 <SystemInit+0x44>)
 80020ae:	400a      	ands	r2, r1
 80020b0:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80020b8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80020bc:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80020c4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80020c6:	685a      	ldr	r2, [r3, #4]
 80020c8:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80020cc:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80020ce:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80020d2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80020d4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80020d8:	4b03      	ldr	r3, [pc, #12]	; (80020e8 <SystemInit+0x48>)
 80020da:	609a      	str	r2, [r3, #8]
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	40021000 	.word	0x40021000
 80020e4:	f8ff0000 	.word	0xf8ff0000
 80020e8:	e000ed00 	.word	0xe000ed00

080020ec <MX_TIM4_Init>:
  HAL_TIM_MspPostInit(&htim3);

}
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80020ec:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
  htim4.Init.Prescaler = 9;
 80020ee:	2309      	movs	r3, #9
  htim4.Instance = TIM4;
 80020f0:	4816      	ldr	r0, [pc, #88]	; (800214c <MX_TIM4_Init+0x60>)
  htim4.Init.Prescaler = 9;
 80020f2:	4917      	ldr	r1, [pc, #92]	; (8002150 <MX_TIM4_Init+0x64>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 1999;
 80020f4:	f240 72cf 	movw	r2, #1999	; 0x7cf
  htim4.Init.Prescaler = 9;
 80020f8:	e880 000a 	stmia.w	r0, {r1, r3}
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020fc:	2300      	movs	r3, #0
  htim4.Init.Period = 1999;
 80020fe:	60c2      	str	r2, [r0, #12]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002100:	6083      	str	r3, [r0, #8]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002102:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002104:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002106:	f7ff fa99 	bl	800163c <HAL_TIM_Base_Init>
 800210a:	b118      	cbz	r0, 8002114 <MX_TIM4_Init+0x28>
  {
    _Error_Handler(__FILE__, __LINE__);
 800210c:	218a      	movs	r1, #138	; 0x8a
 800210e:	4811      	ldr	r0, [pc, #68]	; (8002154 <MX_TIM4_Init+0x68>)
 8002110:	f7ff ff20 	bl	8001f54 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002114:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002118:	a906      	add	r1, sp, #24
 800211a:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800211e:	480b      	ldr	r0, [pc, #44]	; (800214c <MX_TIM4_Init+0x60>)
 8002120:	f7ff f8df 	bl	80012e2 <HAL_TIM_ConfigClockSource>
 8002124:	b118      	cbz	r0, 800212e <MX_TIM4_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002126:	2190      	movs	r1, #144	; 0x90
 8002128:	480a      	ldr	r0, [pc, #40]	; (8002154 <MX_TIM4_Init+0x68>)
 800212a:	f7ff ff13 	bl	8001f54 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800212e:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002130:	4669      	mov	r1, sp
 8002132:	4806      	ldr	r0, [pc, #24]	; (800214c <MX_TIM4_Init+0x60>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002134:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002136:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002138:	f7ff fb4c 	bl	80017d4 <HAL_TIMEx_MasterConfigSynchronization>
 800213c:	b118      	cbz	r0, 8002146 <MX_TIM4_Init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800213e:	2197      	movs	r1, #151	; 0x97
 8002140:	4804      	ldr	r0, [pc, #16]	; (8002154 <MX_TIM4_Init+0x68>)
 8002142:	f7ff ff07 	bl	8001f54 <_Error_Handler>
  }

}
 8002146:	b007      	add	sp, #28
 8002148:	f85d fb04 	ldr.w	pc, [sp], #4
 800214c:	20000134 	.word	0x20000134
 8002150:	40000800 	.word	0x40000800
 8002154:	0800352e 	.word	0x0800352e

08002158 <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM2)
 8002158:	6803      	ldr	r3, [r0, #0]
{
 800215a:	b084      	sub	sp, #16
  if(tim_pwmHandle->Instance==TIM2)
 800215c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002160:	d10c      	bne.n	800217c <HAL_TIM_PWM_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002162:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002166:	69da      	ldr	r2, [r3, #28]
 8002168:	f042 0201 	orr.w	r2, r2, #1
 800216c:	61da      	str	r2, [r3, #28]
 800216e:	69db      	ldr	r3, [r3, #28]
 8002170:	f003 0301 	and.w	r3, r3, #1
 8002174:	9301      	str	r3, [sp, #4]
 8002176:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002178:	b004      	add	sp, #16
 800217a:	4770      	bx	lr
  else if(tim_pwmHandle->Instance==TIM3)
 800217c:	4a0d      	ldr	r2, [pc, #52]	; (80021b4 <HAL_TIM_PWM_MspInit+0x5c>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d10a      	bne.n	8002198 <HAL_TIM_PWM_MspInit+0x40>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002182:	4b0d      	ldr	r3, [pc, #52]	; (80021b8 <HAL_TIM_PWM_MspInit+0x60>)
 8002184:	69da      	ldr	r2, [r3, #28]
 8002186:	f042 0202 	orr.w	r2, r2, #2
 800218a:	61da      	str	r2, [r3, #28]
 800218c:	69db      	ldr	r3, [r3, #28]
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	9302      	str	r3, [sp, #8]
 8002194:	9b02      	ldr	r3, [sp, #8]
 8002196:	e7ef      	b.n	8002178 <HAL_TIM_PWM_MspInit+0x20>
  else if(tim_pwmHandle->Instance==TIM5)
 8002198:	4a08      	ldr	r2, [pc, #32]	; (80021bc <HAL_TIM_PWM_MspInit+0x64>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d1ec      	bne.n	8002178 <HAL_TIM_PWM_MspInit+0x20>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800219e:	4b06      	ldr	r3, [pc, #24]	; (80021b8 <HAL_TIM_PWM_MspInit+0x60>)
 80021a0:	69da      	ldr	r2, [r3, #28]
 80021a2:	f042 0208 	orr.w	r2, r2, #8
 80021a6:	61da      	str	r2, [r3, #28]
 80021a8:	69db      	ldr	r3, [r3, #28]
 80021aa:	f003 0308 	and.w	r3, r3, #8
 80021ae:	9303      	str	r3, [sp, #12]
 80021b0:	9b03      	ldr	r3, [sp, #12]
}
 80021b2:	e7e1      	b.n	8002178 <HAL_TIM_PWM_MspInit+0x20>
 80021b4:	40000400 	.word	0x40000400
 80021b8:	40021000 	.word	0x40021000
 80021bc:	40000c00 	.word	0x40000c00

080021c0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021c0:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM4)
 80021c2:	4b0d      	ldr	r3, [pc, #52]	; (80021f8 <HAL_TIM_Base_MspInit+0x38>)
 80021c4:	6802      	ldr	r2, [r0, #0]
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d112      	bne.n	80021f0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021ca:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80021ce:	69da      	ldr	r2, [r3, #28]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80021d0:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021d2:	f042 0204 	orr.w	r2, r2, #4
 80021d6:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80021d8:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021da:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80021dc:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021de:	f003 0304 	and.w	r3, r3, #4
 80021e2:	9301      	str	r3, [sp, #4]
 80021e4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80021e6:	f7fe fafd 	bl	80007e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80021ea:	201e      	movs	r0, #30
 80021ec:	f7fe fb2e 	bl	800084c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80021f0:	b003      	add	sp, #12
 80021f2:	f85d fb04 	ldr.w	pc, [sp], #4
 80021f6:	bf00      	nop
 80021f8:	40000800 	.word	0x40000800

080021fc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80021fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 80021fe:	6803      	ldr	r3, [r0, #0]
 8002200:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002204:	d115      	bne.n	8002232 <HAL_TIM_MspPostInit+0x36>

  /* USER CODE END TIM2_MspPostInit 0 */
    /**TIM2 GPIO Configuration    
    PB10     ------> TIM2_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002206:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800220a:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220c:	2302      	movs	r3, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800220e:	4669      	mov	r1, sp
 8002210:	4818      	ldr	r0, [pc, #96]	; (8002274 <HAL_TIM_MspPostInit+0x78>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002212:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002214:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002216:	f7fe fb4d 	bl	80008b4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 800221a:	4a17      	ldr	r2, [pc, #92]	; (8002278 <HAL_TIM_MspPostInit+0x7c>)
 800221c:	6853      	ldr	r3, [r2, #4]
 800221e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002222:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002226:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    __HAL_AFIO_REMAP_TIM3_ENABLE();
 800222a:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 800222c:	b005      	add	sp, #20
 800222e:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(timHandle->Instance==TIM3)
 8002232:	4a12      	ldr	r2, [pc, #72]	; (800227c <HAL_TIM_MspPostInit+0x80>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d110      	bne.n	800225a <HAL_TIM_MspPostInit+0x5e>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002238:	f44f 7300 	mov.w	r3, #512	; 0x200
 800223c:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223e:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002240:	4669      	mov	r1, sp
 8002242:	480f      	ldr	r0, [pc, #60]	; (8002280 <HAL_TIM_MspPostInit+0x84>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002244:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002246:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002248:	f7fe fb34 	bl	80008b4 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_ENABLE();
 800224c:	4a0a      	ldr	r2, [pc, #40]	; (8002278 <HAL_TIM_MspPostInit+0x7c>)
 800224e:	6853      	ldr	r3, [r2, #4]
 8002250:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002254:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8002258:	e7e7      	b.n	800222a <HAL_TIM_MspPostInit+0x2e>
  else if(timHandle->Instance==TIM5)
 800225a:	4a0a      	ldr	r2, [pc, #40]	; (8002284 <HAL_TIM_MspPostInit+0x88>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d1e5      	bne.n	800222c <HAL_TIM_MspPostInit+0x30>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002260:	2308      	movs	r3, #8
 8002262:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002264:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002266:	4669      	mov	r1, sp
 8002268:	4807      	ldr	r0, [pc, #28]	; (8002288 <HAL_TIM_MspPostInit+0x8c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800226a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800226c:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800226e:	f7fe fb21 	bl	80008b4 <HAL_GPIO_Init>
}
 8002272:	e7db      	b.n	800222c <HAL_TIM_MspPostInit+0x30>
 8002274:	40010c00 	.word	0x40010c00
 8002278:	40010000 	.word	0x40010000
 800227c:	40000400 	.word	0x40000400
 8002280:	40011000 	.word	0x40011000
 8002284:	40000c00 	.word	0x40000c00
 8002288:	40010800 	.word	0x40010800

0800228c <MX_TIM2_Init>:
{
 800228c:	b510      	push	{r4, lr}
  htim2.Init.Prescaler = 0;
 800228e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002292:	2400      	movs	r4, #0
  htim2.Instance = TIM2;
 8002294:	4817      	ldr	r0, [pc, #92]	; (80022f4 <MX_TIM2_Init+0x68>)
{
 8002296:	b08a      	sub	sp, #40	; 0x28
  htim2.Init.Prescaler = 0;
 8002298:	e880 0018 	stmia.w	r0, {r3, r4}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800229c:	6084      	str	r4, [r0, #8]
  htim2.Init.Period = 0;
 800229e:	60c4      	str	r4, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022a0:	6104      	str	r4, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022a2:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80022a4:	f7ff f9e4 	bl	8001670 <HAL_TIM_PWM_Init>
 80022a8:	b118      	cbz	r0, 80022b2 <MX_TIM2_Init+0x26>
    _Error_Handler(__FILE__, __LINE__);
 80022aa:	2142      	movs	r1, #66	; 0x42
 80022ac:	4812      	ldr	r0, [pc, #72]	; (80022f8 <MX_TIM2_Init+0x6c>)
 80022ae:	f7ff fe51 	bl	8001f54 <_Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80022b2:	a901      	add	r1, sp, #4
 80022b4:	480f      	ldr	r0, [pc, #60]	; (80022f4 <MX_TIM2_Init+0x68>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022b6:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022b8:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80022ba:	f7ff fa8b 	bl	80017d4 <HAL_TIMEx_MasterConfigSynchronization>
 80022be:	b118      	cbz	r0, 80022c8 <MX_TIM2_Init+0x3c>
    _Error_Handler(__FILE__, __LINE__);
 80022c0:	2149      	movs	r1, #73	; 0x49
 80022c2:	480d      	ldr	r0, [pc, #52]	; (80022f8 <MX_TIM2_Init+0x6c>)
 80022c4:	f7ff fe46 	bl	8001f54 <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022c8:	2360      	movs	r3, #96	; 0x60
 80022ca:	9303      	str	r3, [sp, #12]
  sConfigOC.Pulse = 0;
 80022cc:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80022ce:	2208      	movs	r2, #8
 80022d0:	a903      	add	r1, sp, #12
 80022d2:	4808      	ldr	r0, [pc, #32]	; (80022f4 <MX_TIM2_Init+0x68>)
  sConfigOC.Pulse = 0;
 80022d4:	9304      	str	r3, [sp, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022d6:	9305      	str	r3, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022d8:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80022da:	f7ff fa19 	bl	8001710 <HAL_TIM_PWM_ConfigChannel>
 80022de:	b118      	cbz	r0, 80022e8 <MX_TIM2_Init+0x5c>
    _Error_Handler(__FILE__, __LINE__);
 80022e0:	2152      	movs	r1, #82	; 0x52
 80022e2:	4805      	ldr	r0, [pc, #20]	; (80022f8 <MX_TIM2_Init+0x6c>)
 80022e4:	f7ff fe36 	bl	8001f54 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 80022e8:	4802      	ldr	r0, [pc, #8]	; (80022f4 <MX_TIM2_Init+0x68>)
 80022ea:	f7ff ff87 	bl	80021fc <HAL_TIM_MspPostInit>
}
 80022ee:	b00a      	add	sp, #40	; 0x28
 80022f0:	bd10      	pop	{r4, pc}
 80022f2:	bf00      	nop
 80022f4:	200001f4 	.word	0x200001f4
 80022f8:	0800352e 	.word	0x0800352e

080022fc <MX_TIM3_Init>:
{
 80022fc:	b510      	push	{r4, lr}
  htim3.Init.Prescaler = 0;
 80022fe:	2400      	movs	r4, #0
  htim3.Instance = TIM3;
 8002300:	4818      	ldr	r0, [pc, #96]	; (8002364 <MX_TIM3_Init+0x68>)
  htim3.Init.Prescaler = 0;
 8002302:	4b19      	ldr	r3, [pc, #100]	; (8002368 <MX_TIM3_Init+0x6c>)
{
 8002304:	b08a      	sub	sp, #40	; 0x28
  htim3.Init.Prescaler = 0;
 8002306:	e880 0018 	stmia.w	r0, {r3, r4}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800230a:	6084      	str	r4, [r0, #8]
  htim3.Init.Period = 0;
 800230c:	60c4      	str	r4, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800230e:	6104      	str	r4, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002310:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002312:	f7ff f9ad 	bl	8001670 <HAL_TIM_PWM_Init>
 8002316:	b118      	cbz	r0, 8002320 <MX_TIM3_Init+0x24>
    _Error_Handler(__FILE__, __LINE__);
 8002318:	2166      	movs	r1, #102	; 0x66
 800231a:	4814      	ldr	r0, [pc, #80]	; (800236c <MX_TIM3_Init+0x70>)
 800231c:	f7ff fe1a 	bl	8001f54 <_Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002320:	a901      	add	r1, sp, #4
 8002322:	4810      	ldr	r0, [pc, #64]	; (8002364 <MX_TIM3_Init+0x68>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002324:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002326:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002328:	f7ff fa54 	bl	80017d4 <HAL_TIMEx_MasterConfigSynchronization>
 800232c:	b118      	cbz	r0, 8002336 <MX_TIM3_Init+0x3a>
    _Error_Handler(__FILE__, __LINE__);
 800232e:	216d      	movs	r1, #109	; 0x6d
 8002330:	480e      	ldr	r0, [pc, #56]	; (800236c <MX_TIM3_Init+0x70>)
 8002332:	f7ff fe0f 	bl	8001f54 <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002336:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002338:	220c      	movs	r2, #12
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800233a:	9303      	str	r3, [sp, #12]
  sConfigOC.Pulse = 0;
 800233c:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800233e:	eb0d 0102 	add.w	r1, sp, r2
 8002342:	4808      	ldr	r0, [pc, #32]	; (8002364 <MX_TIM3_Init+0x68>)
  sConfigOC.Pulse = 0;
 8002344:	9304      	str	r3, [sp, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002346:	9305      	str	r3, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002348:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800234a:	f7ff f9e1 	bl	8001710 <HAL_TIM_PWM_ConfigChannel>
 800234e:	b118      	cbz	r0, 8002358 <MX_TIM3_Init+0x5c>
    _Error_Handler(__FILE__, __LINE__);
 8002350:	2176      	movs	r1, #118	; 0x76
 8002352:	4806      	ldr	r0, [pc, #24]	; (800236c <MX_TIM3_Init+0x70>)
 8002354:	f7ff fdfe 	bl	8001f54 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 8002358:	4802      	ldr	r0, [pc, #8]	; (8002364 <MX_TIM3_Init+0x68>)
 800235a:	f7ff ff4f 	bl	80021fc <HAL_TIM_MspPostInit>
}
 800235e:	b00a      	add	sp, #40	; 0x28
 8002360:	bd10      	pop	{r4, pc}
 8002362:	bf00      	nop
 8002364:	200001b4 	.word	0x200001b4
 8002368:	40000400 	.word	0x40000400
 800236c:	0800352e 	.word	0x0800352e

08002370 <MX_TIM5_Init>:
{
 8002370:	b510      	push	{r4, lr}
  htim5.Init.Prescaler = 0;
 8002372:	2400      	movs	r4, #0
  htim5.Instance = TIM5;
 8002374:	4818      	ldr	r0, [pc, #96]	; (80023d8 <MX_TIM5_Init+0x68>)
  htim5.Init.Prescaler = 0;
 8002376:	4b19      	ldr	r3, [pc, #100]	; (80023dc <MX_TIM5_Init+0x6c>)
{
 8002378:	b08a      	sub	sp, #40	; 0x28
  htim5.Init.Prescaler = 0;
 800237a:	e880 0018 	stmia.w	r0, {r3, r4}
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800237e:	6084      	str	r4, [r0, #8]
  htim5.Init.Period = 0;
 8002380:	60c4      	str	r4, [r0, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002382:	6104      	str	r4, [r0, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002384:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002386:	f7ff f973 	bl	8001670 <HAL_TIM_PWM_Init>
 800238a:	b118      	cbz	r0, 8002394 <MX_TIM5_Init+0x24>
    _Error_Handler(__FILE__, __LINE__);
 800238c:	21a9      	movs	r1, #169	; 0xa9
 800238e:	4814      	ldr	r0, [pc, #80]	; (80023e0 <MX_TIM5_Init+0x70>)
 8002390:	f7ff fde0 	bl	8001f54 <_Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002394:	a901      	add	r1, sp, #4
 8002396:	4810      	ldr	r0, [pc, #64]	; (80023d8 <MX_TIM5_Init+0x68>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002398:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800239a:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800239c:	f7ff fa1a 	bl	80017d4 <HAL_TIMEx_MasterConfigSynchronization>
 80023a0:	b118      	cbz	r0, 80023aa <MX_TIM5_Init+0x3a>
    _Error_Handler(__FILE__, __LINE__);
 80023a2:	21b0      	movs	r1, #176	; 0xb0
 80023a4:	480e      	ldr	r0, [pc, #56]	; (80023e0 <MX_TIM5_Init+0x70>)
 80023a6:	f7ff fdd5 	bl	8001f54 <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023aa:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80023ac:	220c      	movs	r2, #12
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023ae:	9303      	str	r3, [sp, #12]
  sConfigOC.Pulse = 0;
 80023b0:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80023b2:	eb0d 0102 	add.w	r1, sp, r2
 80023b6:	4808      	ldr	r0, [pc, #32]	; (80023d8 <MX_TIM5_Init+0x68>)
  sConfigOC.Pulse = 0;
 80023b8:	9304      	str	r3, [sp, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023ba:	9305      	str	r3, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023bc:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80023be:	f7ff f9a7 	bl	8001710 <HAL_TIM_PWM_ConfigChannel>
 80023c2:	b118      	cbz	r0, 80023cc <MX_TIM5_Init+0x5c>
    _Error_Handler(__FILE__, __LINE__);
 80023c4:	21b9      	movs	r1, #185	; 0xb9
 80023c6:	4806      	ldr	r0, [pc, #24]	; (80023e0 <MX_TIM5_Init+0x70>)
 80023c8:	f7ff fdc4 	bl	8001f54 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim5);
 80023cc:	4802      	ldr	r0, [pc, #8]	; (80023d8 <MX_TIM5_Init+0x68>)
 80023ce:	f7ff ff15 	bl	80021fc <HAL_TIM_MspPostInit>
}
 80023d2:	b00a      	add	sp, #40	; 0x28
 80023d4:	bd10      	pop	{r4, pc}
 80023d6:	bf00      	nop
 80023d8:	20000174 	.word	0x20000174
 80023dc:	40000c00 	.word	0x40000c00
 80023e0:	0800352e 	.word	0x0800352e

080023e4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80023e4:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
 80023e6:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart1.Instance = USART1;
 80023ea:	480b      	ldr	r0, [pc, #44]	; (8002418 <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 115200;
 80023ec:	4b0b      	ldr	r3, [pc, #44]	; (800241c <MX_USART1_UART_Init+0x38>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80023ee:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 80023f0:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80023f4:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 80023f6:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80023f8:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80023fa:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80023fc:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023fe:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002400:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002402:	f7ff fad1 	bl	80019a8 <HAL_UART_Init>
 8002406:	b128      	cbz	r0, 8002414 <MX_USART1_UART_Init+0x30>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 8002408:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 800240c:	2142      	movs	r1, #66	; 0x42
 800240e:	4804      	ldr	r0, [pc, #16]	; (8002420 <MX_USART1_UART_Init+0x3c>)
 8002410:	f7ff bda0 	b.w	8001f54 <_Error_Handler>
 8002414:	bd08      	pop	{r3, pc}
 8002416:	bf00      	nop
 8002418:	20000234 	.word	0x20000234
 800241c:	40013800 	.word	0x40013800
 8002420:	0800353b 	.word	0x0800353b

08002424 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002424:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 8002426:	6802      	ldr	r2, [r0, #0]
 8002428:	4b12      	ldr	r3, [pc, #72]	; (8002474 <HAL_UART_MspInit+0x50>)
 800242a:	429a      	cmp	r2, r3
 800242c:	d11f      	bne.n	800246e <HAL_UART_MspInit+0x4a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800242e:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002432:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002434:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8002436:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800243a:	619a      	str	r2, [r3, #24]
 800243c:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800243e:	480e      	ldr	r0, [pc, #56]	; (8002478 <HAL_UART_MspInit+0x54>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8002440:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002444:	9301      	str	r3, [sp, #4]
 8002446:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002448:	f44f 7300 	mov.w	r3, #512	; 0x200
 800244c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244e:	2302      	movs	r3, #2
 8002450:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002452:	2303      	movs	r3, #3
 8002454:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002456:	f7fe fa2d 	bl	80008b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800245a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800245e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002460:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002462:	a902      	add	r1, sp, #8
 8002464:	4804      	ldr	r0, [pc, #16]	; (8002478 <HAL_UART_MspInit+0x54>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002466:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002468:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800246a:	f7fe fa23 	bl	80008b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800246e:	b007      	add	sp, #28
 8002470:	f85d fb04 	ldr.w	pc, [sp], #4
 8002474:	40013800 	.word	0x40013800
 8002478:	40010800 	.word	0x40010800

0800247c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800247c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800247e:	e003      	b.n	8002488 <LoopCopyDataInit>

08002480 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002480:	4b0b      	ldr	r3, [pc, #44]	; (80024b0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002482:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002484:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002486:	3104      	adds	r1, #4

08002488 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002488:	480a      	ldr	r0, [pc, #40]	; (80024b4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800248a:	4b0b      	ldr	r3, [pc, #44]	; (80024b8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800248c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800248e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002490:	d3f6      	bcc.n	8002480 <CopyDataInit>
  ldr r2, =_sbss
 8002492:	4a0a      	ldr	r2, [pc, #40]	; (80024bc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002494:	e002      	b.n	800249c <LoopFillZerobss>

08002496 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002496:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002498:	f842 3b04 	str.w	r3, [r2], #4

0800249c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800249c:	4b08      	ldr	r3, [pc, #32]	; (80024c0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800249e:	429a      	cmp	r2, r3
  bcc FillZerobss
 80024a0:	d3f9      	bcc.n	8002496 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80024a2:	f7ff fdfd 	bl	80020a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024a6:	f000 f815 	bl	80024d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80024aa:	f7ff fd17 	bl	8001edc <main>
  bx lr
 80024ae:	4770      	bx	lr
  ldr r3, =_sidata
 80024b0:	080035ec 	.word	0x080035ec
  ldr r0, =_sdata
 80024b4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80024b8:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 80024bc:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 80024c0:	20000278 	.word	0x20000278

080024c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80024c4:	e7fe      	b.n	80024c4 <ADC1_2_IRQHandler>
	...

080024c8 <__errno>:
 80024c8:	4b01      	ldr	r3, [pc, #4]	; (80024d0 <__errno+0x8>)
 80024ca:	6818      	ldr	r0, [r3, #0]
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	2000000c 	.word	0x2000000c

080024d4 <__libc_init_array>:
 80024d4:	b570      	push	{r4, r5, r6, lr}
 80024d6:	2500      	movs	r5, #0
 80024d8:	4e0c      	ldr	r6, [pc, #48]	; (800250c <__libc_init_array+0x38>)
 80024da:	4c0d      	ldr	r4, [pc, #52]	; (8002510 <__libc_init_array+0x3c>)
 80024dc:	1ba4      	subs	r4, r4, r6
 80024de:	10a4      	asrs	r4, r4, #2
 80024e0:	42a5      	cmp	r5, r4
 80024e2:	d109      	bne.n	80024f8 <__libc_init_array+0x24>
 80024e4:	f000 ffe4 	bl	80034b0 <_init>
 80024e8:	2500      	movs	r5, #0
 80024ea:	4e0a      	ldr	r6, [pc, #40]	; (8002514 <__libc_init_array+0x40>)
 80024ec:	4c0a      	ldr	r4, [pc, #40]	; (8002518 <__libc_init_array+0x44>)
 80024ee:	1ba4      	subs	r4, r4, r6
 80024f0:	10a4      	asrs	r4, r4, #2
 80024f2:	42a5      	cmp	r5, r4
 80024f4:	d105      	bne.n	8002502 <__libc_init_array+0x2e>
 80024f6:	bd70      	pop	{r4, r5, r6, pc}
 80024f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80024fc:	4798      	blx	r3
 80024fe:	3501      	adds	r5, #1
 8002500:	e7ee      	b.n	80024e0 <__libc_init_array+0xc>
 8002502:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002506:	4798      	blx	r3
 8002508:	3501      	adds	r5, #1
 800250a:	e7f2      	b.n	80024f2 <__libc_init_array+0x1e>
 800250c:	080035e4 	.word	0x080035e4
 8002510:	080035e4 	.word	0x080035e4
 8002514:	080035e4 	.word	0x080035e4
 8002518:	080035e8 	.word	0x080035e8

0800251c <memset>:
 800251c:	4603      	mov	r3, r0
 800251e:	4402      	add	r2, r0
 8002520:	4293      	cmp	r3, r2
 8002522:	d100      	bne.n	8002526 <memset+0xa>
 8002524:	4770      	bx	lr
 8002526:	f803 1b01 	strb.w	r1, [r3], #1
 800252a:	e7f9      	b.n	8002520 <memset+0x4>

0800252c <iprintf>:
 800252c:	b40f      	push	{r0, r1, r2, r3}
 800252e:	4b0a      	ldr	r3, [pc, #40]	; (8002558 <iprintf+0x2c>)
 8002530:	b513      	push	{r0, r1, r4, lr}
 8002532:	681c      	ldr	r4, [r3, #0]
 8002534:	b124      	cbz	r4, 8002540 <iprintf+0x14>
 8002536:	69a3      	ldr	r3, [r4, #24]
 8002538:	b913      	cbnz	r3, 8002540 <iprintf+0x14>
 800253a:	4620      	mov	r0, r4
 800253c:	f000 f9b6 	bl	80028ac <__sinit>
 8002540:	ab05      	add	r3, sp, #20
 8002542:	9a04      	ldr	r2, [sp, #16]
 8002544:	68a1      	ldr	r1, [r4, #8]
 8002546:	4620      	mov	r0, r4
 8002548:	9301      	str	r3, [sp, #4]
 800254a:	f000 fb77 	bl	8002c3c <_vfiprintf_r>
 800254e:	b002      	add	sp, #8
 8002550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002554:	b004      	add	sp, #16
 8002556:	4770      	bx	lr
 8002558:	2000000c 	.word	0x2000000c

0800255c <setbuf>:
 800255c:	2900      	cmp	r1, #0
 800255e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002562:	bf0c      	ite	eq
 8002564:	2202      	moveq	r2, #2
 8002566:	2200      	movne	r2, #0
 8002568:	f000 b800 	b.w	800256c <setvbuf>

0800256c <setvbuf>:
 800256c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002570:	461d      	mov	r5, r3
 8002572:	4b51      	ldr	r3, [pc, #324]	; (80026b8 <setvbuf+0x14c>)
 8002574:	4604      	mov	r4, r0
 8002576:	681e      	ldr	r6, [r3, #0]
 8002578:	460f      	mov	r7, r1
 800257a:	4690      	mov	r8, r2
 800257c:	b126      	cbz	r6, 8002588 <setvbuf+0x1c>
 800257e:	69b3      	ldr	r3, [r6, #24]
 8002580:	b913      	cbnz	r3, 8002588 <setvbuf+0x1c>
 8002582:	4630      	mov	r0, r6
 8002584:	f000 f992 	bl	80028ac <__sinit>
 8002588:	4b4c      	ldr	r3, [pc, #304]	; (80026bc <setvbuf+0x150>)
 800258a:	429c      	cmp	r4, r3
 800258c:	d152      	bne.n	8002634 <setvbuf+0xc8>
 800258e:	6874      	ldr	r4, [r6, #4]
 8002590:	f1b8 0f02 	cmp.w	r8, #2
 8002594:	d006      	beq.n	80025a4 <setvbuf+0x38>
 8002596:	f1b8 0f01 	cmp.w	r8, #1
 800259a:	f200 8089 	bhi.w	80026b0 <setvbuf+0x144>
 800259e:	2d00      	cmp	r5, #0
 80025a0:	f2c0 8086 	blt.w	80026b0 <setvbuf+0x144>
 80025a4:	4621      	mov	r1, r4
 80025a6:	4630      	mov	r0, r6
 80025a8:	f000 f916 	bl	80027d8 <_fflush_r>
 80025ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80025ae:	b141      	cbz	r1, 80025c2 <setvbuf+0x56>
 80025b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80025b4:	4299      	cmp	r1, r3
 80025b6:	d002      	beq.n	80025be <setvbuf+0x52>
 80025b8:	4630      	mov	r0, r6
 80025ba:	f000 fa6d 	bl	8002a98 <_free_r>
 80025be:	2300      	movs	r3, #0
 80025c0:	6363      	str	r3, [r4, #52]	; 0x34
 80025c2:	2300      	movs	r3, #0
 80025c4:	61a3      	str	r3, [r4, #24]
 80025c6:	6063      	str	r3, [r4, #4]
 80025c8:	89a3      	ldrh	r3, [r4, #12]
 80025ca:	061b      	lsls	r3, r3, #24
 80025cc:	d503      	bpl.n	80025d6 <setvbuf+0x6a>
 80025ce:	6921      	ldr	r1, [r4, #16]
 80025d0:	4630      	mov	r0, r6
 80025d2:	f000 fa61 	bl	8002a98 <_free_r>
 80025d6:	89a3      	ldrh	r3, [r4, #12]
 80025d8:	f1b8 0f02 	cmp.w	r8, #2
 80025dc:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80025e0:	f023 0303 	bic.w	r3, r3, #3
 80025e4:	81a3      	strh	r3, [r4, #12]
 80025e6:	d05d      	beq.n	80026a4 <setvbuf+0x138>
 80025e8:	ab01      	add	r3, sp, #4
 80025ea:	466a      	mov	r2, sp
 80025ec:	4621      	mov	r1, r4
 80025ee:	4630      	mov	r0, r6
 80025f0:	f000 f9e6 	bl	80029c0 <__swhatbuf_r>
 80025f4:	89a3      	ldrh	r3, [r4, #12]
 80025f6:	4318      	orrs	r0, r3
 80025f8:	81a0      	strh	r0, [r4, #12]
 80025fa:	bb2d      	cbnz	r5, 8002648 <setvbuf+0xdc>
 80025fc:	9d00      	ldr	r5, [sp, #0]
 80025fe:	4628      	mov	r0, r5
 8002600:	f000 fa42 	bl	8002a88 <malloc>
 8002604:	4607      	mov	r7, r0
 8002606:	2800      	cmp	r0, #0
 8002608:	d14e      	bne.n	80026a8 <setvbuf+0x13c>
 800260a:	f8dd 9000 	ldr.w	r9, [sp]
 800260e:	45a9      	cmp	r9, r5
 8002610:	d13c      	bne.n	800268c <setvbuf+0x120>
 8002612:	f04f 30ff 	mov.w	r0, #4294967295
 8002616:	89a3      	ldrh	r3, [r4, #12]
 8002618:	f043 0302 	orr.w	r3, r3, #2
 800261c:	81a3      	strh	r3, [r4, #12]
 800261e:	2300      	movs	r3, #0
 8002620:	60a3      	str	r3, [r4, #8]
 8002622:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002626:	6023      	str	r3, [r4, #0]
 8002628:	6123      	str	r3, [r4, #16]
 800262a:	2301      	movs	r3, #1
 800262c:	6163      	str	r3, [r4, #20]
 800262e:	b003      	add	sp, #12
 8002630:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002634:	4b22      	ldr	r3, [pc, #136]	; (80026c0 <setvbuf+0x154>)
 8002636:	429c      	cmp	r4, r3
 8002638:	d101      	bne.n	800263e <setvbuf+0xd2>
 800263a:	68b4      	ldr	r4, [r6, #8]
 800263c:	e7a8      	b.n	8002590 <setvbuf+0x24>
 800263e:	4b21      	ldr	r3, [pc, #132]	; (80026c4 <setvbuf+0x158>)
 8002640:	429c      	cmp	r4, r3
 8002642:	bf08      	it	eq
 8002644:	68f4      	ldreq	r4, [r6, #12]
 8002646:	e7a3      	b.n	8002590 <setvbuf+0x24>
 8002648:	2f00      	cmp	r7, #0
 800264a:	d0d8      	beq.n	80025fe <setvbuf+0x92>
 800264c:	69b3      	ldr	r3, [r6, #24]
 800264e:	b913      	cbnz	r3, 8002656 <setvbuf+0xea>
 8002650:	4630      	mov	r0, r6
 8002652:	f000 f92b 	bl	80028ac <__sinit>
 8002656:	f1b8 0f01 	cmp.w	r8, #1
 800265a:	bf08      	it	eq
 800265c:	89a3      	ldrheq	r3, [r4, #12]
 800265e:	6027      	str	r7, [r4, #0]
 8002660:	bf04      	itt	eq
 8002662:	f043 0301 	orreq.w	r3, r3, #1
 8002666:	81a3      	strheq	r3, [r4, #12]
 8002668:	89a3      	ldrh	r3, [r4, #12]
 800266a:	6127      	str	r7, [r4, #16]
 800266c:	f013 0008 	ands.w	r0, r3, #8
 8002670:	6165      	str	r5, [r4, #20]
 8002672:	d01b      	beq.n	80026ac <setvbuf+0x140>
 8002674:	f013 0001 	ands.w	r0, r3, #1
 8002678:	f04f 0300 	mov.w	r3, #0
 800267c:	bf1f      	itttt	ne
 800267e:	426d      	negne	r5, r5
 8002680:	60a3      	strne	r3, [r4, #8]
 8002682:	61a5      	strne	r5, [r4, #24]
 8002684:	4618      	movne	r0, r3
 8002686:	bf08      	it	eq
 8002688:	60a5      	streq	r5, [r4, #8]
 800268a:	e7d0      	b.n	800262e <setvbuf+0xc2>
 800268c:	4648      	mov	r0, r9
 800268e:	f000 f9fb 	bl	8002a88 <malloc>
 8002692:	4607      	mov	r7, r0
 8002694:	2800      	cmp	r0, #0
 8002696:	d0bc      	beq.n	8002612 <setvbuf+0xa6>
 8002698:	89a3      	ldrh	r3, [r4, #12]
 800269a:	464d      	mov	r5, r9
 800269c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026a0:	81a3      	strh	r3, [r4, #12]
 80026a2:	e7d3      	b.n	800264c <setvbuf+0xe0>
 80026a4:	2000      	movs	r0, #0
 80026a6:	e7b6      	b.n	8002616 <setvbuf+0xaa>
 80026a8:	46a9      	mov	r9, r5
 80026aa:	e7f5      	b.n	8002698 <setvbuf+0x12c>
 80026ac:	60a0      	str	r0, [r4, #8]
 80026ae:	e7be      	b.n	800262e <setvbuf+0xc2>
 80026b0:	f04f 30ff 	mov.w	r0, #4294967295
 80026b4:	e7bb      	b.n	800262e <setvbuf+0xc2>
 80026b6:	bf00      	nop
 80026b8:	2000000c 	.word	0x2000000c
 80026bc:	08003570 	.word	0x08003570
 80026c0:	08003590 	.word	0x08003590
 80026c4:	08003550 	.word	0x08003550

080026c8 <__sflush_r>:
 80026c8:	898a      	ldrh	r2, [r1, #12]
 80026ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026ce:	4605      	mov	r5, r0
 80026d0:	0710      	lsls	r0, r2, #28
 80026d2:	460c      	mov	r4, r1
 80026d4:	d45a      	bmi.n	800278c <__sflush_r+0xc4>
 80026d6:	684b      	ldr	r3, [r1, #4]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	dc05      	bgt.n	80026e8 <__sflush_r+0x20>
 80026dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80026de:	2b00      	cmp	r3, #0
 80026e0:	dc02      	bgt.n	80026e8 <__sflush_r+0x20>
 80026e2:	2000      	movs	r0, #0
 80026e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80026e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80026ea:	2e00      	cmp	r6, #0
 80026ec:	d0f9      	beq.n	80026e2 <__sflush_r+0x1a>
 80026ee:	2300      	movs	r3, #0
 80026f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80026f4:	682f      	ldr	r7, [r5, #0]
 80026f6:	602b      	str	r3, [r5, #0]
 80026f8:	d033      	beq.n	8002762 <__sflush_r+0x9a>
 80026fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80026fc:	89a3      	ldrh	r3, [r4, #12]
 80026fe:	075a      	lsls	r2, r3, #29
 8002700:	d505      	bpl.n	800270e <__sflush_r+0x46>
 8002702:	6863      	ldr	r3, [r4, #4]
 8002704:	1ac0      	subs	r0, r0, r3
 8002706:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002708:	b10b      	cbz	r3, 800270e <__sflush_r+0x46>
 800270a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800270c:	1ac0      	subs	r0, r0, r3
 800270e:	2300      	movs	r3, #0
 8002710:	4602      	mov	r2, r0
 8002712:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002714:	6a21      	ldr	r1, [r4, #32]
 8002716:	4628      	mov	r0, r5
 8002718:	47b0      	blx	r6
 800271a:	1c43      	adds	r3, r0, #1
 800271c:	89a3      	ldrh	r3, [r4, #12]
 800271e:	d106      	bne.n	800272e <__sflush_r+0x66>
 8002720:	6829      	ldr	r1, [r5, #0]
 8002722:	291d      	cmp	r1, #29
 8002724:	d84b      	bhi.n	80027be <__sflush_r+0xf6>
 8002726:	4a2b      	ldr	r2, [pc, #172]	; (80027d4 <__sflush_r+0x10c>)
 8002728:	40ca      	lsrs	r2, r1
 800272a:	07d6      	lsls	r6, r2, #31
 800272c:	d547      	bpl.n	80027be <__sflush_r+0xf6>
 800272e:	2200      	movs	r2, #0
 8002730:	6062      	str	r2, [r4, #4]
 8002732:	6922      	ldr	r2, [r4, #16]
 8002734:	04d9      	lsls	r1, r3, #19
 8002736:	6022      	str	r2, [r4, #0]
 8002738:	d504      	bpl.n	8002744 <__sflush_r+0x7c>
 800273a:	1c42      	adds	r2, r0, #1
 800273c:	d101      	bne.n	8002742 <__sflush_r+0x7a>
 800273e:	682b      	ldr	r3, [r5, #0]
 8002740:	b903      	cbnz	r3, 8002744 <__sflush_r+0x7c>
 8002742:	6560      	str	r0, [r4, #84]	; 0x54
 8002744:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002746:	602f      	str	r7, [r5, #0]
 8002748:	2900      	cmp	r1, #0
 800274a:	d0ca      	beq.n	80026e2 <__sflush_r+0x1a>
 800274c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002750:	4299      	cmp	r1, r3
 8002752:	d002      	beq.n	800275a <__sflush_r+0x92>
 8002754:	4628      	mov	r0, r5
 8002756:	f000 f99f 	bl	8002a98 <_free_r>
 800275a:	2000      	movs	r0, #0
 800275c:	6360      	str	r0, [r4, #52]	; 0x34
 800275e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002762:	6a21      	ldr	r1, [r4, #32]
 8002764:	2301      	movs	r3, #1
 8002766:	4628      	mov	r0, r5
 8002768:	47b0      	blx	r6
 800276a:	1c41      	adds	r1, r0, #1
 800276c:	d1c6      	bne.n	80026fc <__sflush_r+0x34>
 800276e:	682b      	ldr	r3, [r5, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d0c3      	beq.n	80026fc <__sflush_r+0x34>
 8002774:	2b1d      	cmp	r3, #29
 8002776:	d001      	beq.n	800277c <__sflush_r+0xb4>
 8002778:	2b16      	cmp	r3, #22
 800277a:	d101      	bne.n	8002780 <__sflush_r+0xb8>
 800277c:	602f      	str	r7, [r5, #0]
 800277e:	e7b0      	b.n	80026e2 <__sflush_r+0x1a>
 8002780:	89a3      	ldrh	r3, [r4, #12]
 8002782:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002786:	81a3      	strh	r3, [r4, #12]
 8002788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800278c:	690f      	ldr	r7, [r1, #16]
 800278e:	2f00      	cmp	r7, #0
 8002790:	d0a7      	beq.n	80026e2 <__sflush_r+0x1a>
 8002792:	0793      	lsls	r3, r2, #30
 8002794:	bf18      	it	ne
 8002796:	2300      	movne	r3, #0
 8002798:	680e      	ldr	r6, [r1, #0]
 800279a:	bf08      	it	eq
 800279c:	694b      	ldreq	r3, [r1, #20]
 800279e:	eba6 0807 	sub.w	r8, r6, r7
 80027a2:	600f      	str	r7, [r1, #0]
 80027a4:	608b      	str	r3, [r1, #8]
 80027a6:	f1b8 0f00 	cmp.w	r8, #0
 80027aa:	dd9a      	ble.n	80026e2 <__sflush_r+0x1a>
 80027ac:	4643      	mov	r3, r8
 80027ae:	463a      	mov	r2, r7
 80027b0:	6a21      	ldr	r1, [r4, #32]
 80027b2:	4628      	mov	r0, r5
 80027b4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80027b6:	47b0      	blx	r6
 80027b8:	2800      	cmp	r0, #0
 80027ba:	dc07      	bgt.n	80027cc <__sflush_r+0x104>
 80027bc:	89a3      	ldrh	r3, [r4, #12]
 80027be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027c2:	81a3      	strh	r3, [r4, #12]
 80027c4:	f04f 30ff 	mov.w	r0, #4294967295
 80027c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80027cc:	4407      	add	r7, r0
 80027ce:	eba8 0800 	sub.w	r8, r8, r0
 80027d2:	e7e8      	b.n	80027a6 <__sflush_r+0xde>
 80027d4:	20400001 	.word	0x20400001

080027d8 <_fflush_r>:
 80027d8:	b538      	push	{r3, r4, r5, lr}
 80027da:	690b      	ldr	r3, [r1, #16]
 80027dc:	4605      	mov	r5, r0
 80027de:	460c      	mov	r4, r1
 80027e0:	b1db      	cbz	r3, 800281a <_fflush_r+0x42>
 80027e2:	b118      	cbz	r0, 80027ec <_fflush_r+0x14>
 80027e4:	6983      	ldr	r3, [r0, #24]
 80027e6:	b90b      	cbnz	r3, 80027ec <_fflush_r+0x14>
 80027e8:	f000 f860 	bl	80028ac <__sinit>
 80027ec:	4b0c      	ldr	r3, [pc, #48]	; (8002820 <_fflush_r+0x48>)
 80027ee:	429c      	cmp	r4, r3
 80027f0:	d109      	bne.n	8002806 <_fflush_r+0x2e>
 80027f2:	686c      	ldr	r4, [r5, #4]
 80027f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80027f8:	b17b      	cbz	r3, 800281a <_fflush_r+0x42>
 80027fa:	4621      	mov	r1, r4
 80027fc:	4628      	mov	r0, r5
 80027fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002802:	f7ff bf61 	b.w	80026c8 <__sflush_r>
 8002806:	4b07      	ldr	r3, [pc, #28]	; (8002824 <_fflush_r+0x4c>)
 8002808:	429c      	cmp	r4, r3
 800280a:	d101      	bne.n	8002810 <_fflush_r+0x38>
 800280c:	68ac      	ldr	r4, [r5, #8]
 800280e:	e7f1      	b.n	80027f4 <_fflush_r+0x1c>
 8002810:	4b05      	ldr	r3, [pc, #20]	; (8002828 <_fflush_r+0x50>)
 8002812:	429c      	cmp	r4, r3
 8002814:	bf08      	it	eq
 8002816:	68ec      	ldreq	r4, [r5, #12]
 8002818:	e7ec      	b.n	80027f4 <_fflush_r+0x1c>
 800281a:	2000      	movs	r0, #0
 800281c:	bd38      	pop	{r3, r4, r5, pc}
 800281e:	bf00      	nop
 8002820:	08003570 	.word	0x08003570
 8002824:	08003590 	.word	0x08003590
 8002828:	08003550 	.word	0x08003550

0800282c <_cleanup_r>:
 800282c:	4901      	ldr	r1, [pc, #4]	; (8002834 <_cleanup_r+0x8>)
 800282e:	f000 b8a9 	b.w	8002984 <_fwalk_reent>
 8002832:	bf00      	nop
 8002834:	080027d9 	.word	0x080027d9

08002838 <std.isra.0>:
 8002838:	2300      	movs	r3, #0
 800283a:	b510      	push	{r4, lr}
 800283c:	4604      	mov	r4, r0
 800283e:	6003      	str	r3, [r0, #0]
 8002840:	6043      	str	r3, [r0, #4]
 8002842:	6083      	str	r3, [r0, #8]
 8002844:	8181      	strh	r1, [r0, #12]
 8002846:	6643      	str	r3, [r0, #100]	; 0x64
 8002848:	81c2      	strh	r2, [r0, #14]
 800284a:	6103      	str	r3, [r0, #16]
 800284c:	6143      	str	r3, [r0, #20]
 800284e:	6183      	str	r3, [r0, #24]
 8002850:	4619      	mov	r1, r3
 8002852:	2208      	movs	r2, #8
 8002854:	305c      	adds	r0, #92	; 0x5c
 8002856:	f7ff fe61 	bl	800251c <memset>
 800285a:	4b05      	ldr	r3, [pc, #20]	; (8002870 <std.isra.0+0x38>)
 800285c:	6224      	str	r4, [r4, #32]
 800285e:	6263      	str	r3, [r4, #36]	; 0x24
 8002860:	4b04      	ldr	r3, [pc, #16]	; (8002874 <std.isra.0+0x3c>)
 8002862:	62a3      	str	r3, [r4, #40]	; 0x28
 8002864:	4b04      	ldr	r3, [pc, #16]	; (8002878 <std.isra.0+0x40>)
 8002866:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002868:	4b04      	ldr	r3, [pc, #16]	; (800287c <std.isra.0+0x44>)
 800286a:	6323      	str	r3, [r4, #48]	; 0x30
 800286c:	bd10      	pop	{r4, pc}
 800286e:	bf00      	nop
 8002870:	080031b9 	.word	0x080031b9
 8002874:	080031db 	.word	0x080031db
 8002878:	08003213 	.word	0x08003213
 800287c:	08003237 	.word	0x08003237

08002880 <__sfmoreglue>:
 8002880:	b570      	push	{r4, r5, r6, lr}
 8002882:	2568      	movs	r5, #104	; 0x68
 8002884:	1e4a      	subs	r2, r1, #1
 8002886:	4355      	muls	r5, r2
 8002888:	460e      	mov	r6, r1
 800288a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800288e:	f000 f94f 	bl	8002b30 <_malloc_r>
 8002892:	4604      	mov	r4, r0
 8002894:	b140      	cbz	r0, 80028a8 <__sfmoreglue+0x28>
 8002896:	2100      	movs	r1, #0
 8002898:	e880 0042 	stmia.w	r0, {r1, r6}
 800289c:	300c      	adds	r0, #12
 800289e:	60a0      	str	r0, [r4, #8]
 80028a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80028a4:	f7ff fe3a 	bl	800251c <memset>
 80028a8:	4620      	mov	r0, r4
 80028aa:	bd70      	pop	{r4, r5, r6, pc}

080028ac <__sinit>:
 80028ac:	6983      	ldr	r3, [r0, #24]
 80028ae:	b510      	push	{r4, lr}
 80028b0:	4604      	mov	r4, r0
 80028b2:	bb33      	cbnz	r3, 8002902 <__sinit+0x56>
 80028b4:	6483      	str	r3, [r0, #72]	; 0x48
 80028b6:	64c3      	str	r3, [r0, #76]	; 0x4c
 80028b8:	6503      	str	r3, [r0, #80]	; 0x50
 80028ba:	4b12      	ldr	r3, [pc, #72]	; (8002904 <__sinit+0x58>)
 80028bc:	4a12      	ldr	r2, [pc, #72]	; (8002908 <__sinit+0x5c>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	6282      	str	r2, [r0, #40]	; 0x28
 80028c2:	4298      	cmp	r0, r3
 80028c4:	bf04      	itt	eq
 80028c6:	2301      	moveq	r3, #1
 80028c8:	6183      	streq	r3, [r0, #24]
 80028ca:	f000 f81f 	bl	800290c <__sfp>
 80028ce:	6060      	str	r0, [r4, #4]
 80028d0:	4620      	mov	r0, r4
 80028d2:	f000 f81b 	bl	800290c <__sfp>
 80028d6:	60a0      	str	r0, [r4, #8]
 80028d8:	4620      	mov	r0, r4
 80028da:	f000 f817 	bl	800290c <__sfp>
 80028de:	2200      	movs	r2, #0
 80028e0:	60e0      	str	r0, [r4, #12]
 80028e2:	2104      	movs	r1, #4
 80028e4:	6860      	ldr	r0, [r4, #4]
 80028e6:	f7ff ffa7 	bl	8002838 <std.isra.0>
 80028ea:	2201      	movs	r2, #1
 80028ec:	2109      	movs	r1, #9
 80028ee:	68a0      	ldr	r0, [r4, #8]
 80028f0:	f7ff ffa2 	bl	8002838 <std.isra.0>
 80028f4:	2202      	movs	r2, #2
 80028f6:	2112      	movs	r1, #18
 80028f8:	68e0      	ldr	r0, [r4, #12]
 80028fa:	f7ff ff9d 	bl	8002838 <std.isra.0>
 80028fe:	2301      	movs	r3, #1
 8002900:	61a3      	str	r3, [r4, #24]
 8002902:	bd10      	pop	{r4, pc}
 8002904:	0800354c 	.word	0x0800354c
 8002908:	0800282d 	.word	0x0800282d

0800290c <__sfp>:
 800290c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800290e:	4b1c      	ldr	r3, [pc, #112]	; (8002980 <__sfp+0x74>)
 8002910:	4607      	mov	r7, r0
 8002912:	681e      	ldr	r6, [r3, #0]
 8002914:	69b3      	ldr	r3, [r6, #24]
 8002916:	b913      	cbnz	r3, 800291e <__sfp+0x12>
 8002918:	4630      	mov	r0, r6
 800291a:	f7ff ffc7 	bl	80028ac <__sinit>
 800291e:	3648      	adds	r6, #72	; 0x48
 8002920:	68b4      	ldr	r4, [r6, #8]
 8002922:	6873      	ldr	r3, [r6, #4]
 8002924:	3b01      	subs	r3, #1
 8002926:	d503      	bpl.n	8002930 <__sfp+0x24>
 8002928:	6833      	ldr	r3, [r6, #0]
 800292a:	b133      	cbz	r3, 800293a <__sfp+0x2e>
 800292c:	6836      	ldr	r6, [r6, #0]
 800292e:	e7f7      	b.n	8002920 <__sfp+0x14>
 8002930:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002934:	b16d      	cbz	r5, 8002952 <__sfp+0x46>
 8002936:	3468      	adds	r4, #104	; 0x68
 8002938:	e7f4      	b.n	8002924 <__sfp+0x18>
 800293a:	2104      	movs	r1, #4
 800293c:	4638      	mov	r0, r7
 800293e:	f7ff ff9f 	bl	8002880 <__sfmoreglue>
 8002942:	6030      	str	r0, [r6, #0]
 8002944:	2800      	cmp	r0, #0
 8002946:	d1f1      	bne.n	800292c <__sfp+0x20>
 8002948:	230c      	movs	r3, #12
 800294a:	4604      	mov	r4, r0
 800294c:	603b      	str	r3, [r7, #0]
 800294e:	4620      	mov	r0, r4
 8002950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002952:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002956:	81e3      	strh	r3, [r4, #14]
 8002958:	2301      	movs	r3, #1
 800295a:	6665      	str	r5, [r4, #100]	; 0x64
 800295c:	81a3      	strh	r3, [r4, #12]
 800295e:	6025      	str	r5, [r4, #0]
 8002960:	60a5      	str	r5, [r4, #8]
 8002962:	6065      	str	r5, [r4, #4]
 8002964:	6125      	str	r5, [r4, #16]
 8002966:	6165      	str	r5, [r4, #20]
 8002968:	61a5      	str	r5, [r4, #24]
 800296a:	2208      	movs	r2, #8
 800296c:	4629      	mov	r1, r5
 800296e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002972:	f7ff fdd3 	bl	800251c <memset>
 8002976:	6365      	str	r5, [r4, #52]	; 0x34
 8002978:	63a5      	str	r5, [r4, #56]	; 0x38
 800297a:	64a5      	str	r5, [r4, #72]	; 0x48
 800297c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800297e:	e7e6      	b.n	800294e <__sfp+0x42>
 8002980:	0800354c 	.word	0x0800354c

08002984 <_fwalk_reent>:
 8002984:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002988:	4680      	mov	r8, r0
 800298a:	4689      	mov	r9, r1
 800298c:	2600      	movs	r6, #0
 800298e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002992:	b914      	cbnz	r4, 800299a <_fwalk_reent+0x16>
 8002994:	4630      	mov	r0, r6
 8002996:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800299a:	68a5      	ldr	r5, [r4, #8]
 800299c:	6867      	ldr	r7, [r4, #4]
 800299e:	3f01      	subs	r7, #1
 80029a0:	d501      	bpl.n	80029a6 <_fwalk_reent+0x22>
 80029a2:	6824      	ldr	r4, [r4, #0]
 80029a4:	e7f5      	b.n	8002992 <_fwalk_reent+0xe>
 80029a6:	89ab      	ldrh	r3, [r5, #12]
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d907      	bls.n	80029bc <_fwalk_reent+0x38>
 80029ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80029b0:	3301      	adds	r3, #1
 80029b2:	d003      	beq.n	80029bc <_fwalk_reent+0x38>
 80029b4:	4629      	mov	r1, r5
 80029b6:	4640      	mov	r0, r8
 80029b8:	47c8      	blx	r9
 80029ba:	4306      	orrs	r6, r0
 80029bc:	3568      	adds	r5, #104	; 0x68
 80029be:	e7ee      	b.n	800299e <_fwalk_reent+0x1a>

080029c0 <__swhatbuf_r>:
 80029c0:	b570      	push	{r4, r5, r6, lr}
 80029c2:	460e      	mov	r6, r1
 80029c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80029c8:	b090      	sub	sp, #64	; 0x40
 80029ca:	2900      	cmp	r1, #0
 80029cc:	4614      	mov	r4, r2
 80029ce:	461d      	mov	r5, r3
 80029d0:	da07      	bge.n	80029e2 <__swhatbuf_r+0x22>
 80029d2:	2300      	movs	r3, #0
 80029d4:	602b      	str	r3, [r5, #0]
 80029d6:	89b3      	ldrh	r3, [r6, #12]
 80029d8:	061a      	lsls	r2, r3, #24
 80029da:	d410      	bmi.n	80029fe <__swhatbuf_r+0x3e>
 80029dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029e0:	e00e      	b.n	8002a00 <__swhatbuf_r+0x40>
 80029e2:	aa01      	add	r2, sp, #4
 80029e4:	f000 fd0e 	bl	8003404 <_fstat_r>
 80029e8:	2800      	cmp	r0, #0
 80029ea:	dbf2      	blt.n	80029d2 <__swhatbuf_r+0x12>
 80029ec:	9a02      	ldr	r2, [sp, #8]
 80029ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80029f2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80029f6:	425a      	negs	r2, r3
 80029f8:	415a      	adcs	r2, r3
 80029fa:	602a      	str	r2, [r5, #0]
 80029fc:	e7ee      	b.n	80029dc <__swhatbuf_r+0x1c>
 80029fe:	2340      	movs	r3, #64	; 0x40
 8002a00:	2000      	movs	r0, #0
 8002a02:	6023      	str	r3, [r4, #0]
 8002a04:	b010      	add	sp, #64	; 0x40
 8002a06:	bd70      	pop	{r4, r5, r6, pc}

08002a08 <__smakebuf_r>:
 8002a08:	898b      	ldrh	r3, [r1, #12]
 8002a0a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002a0c:	079d      	lsls	r5, r3, #30
 8002a0e:	4606      	mov	r6, r0
 8002a10:	460c      	mov	r4, r1
 8002a12:	d507      	bpl.n	8002a24 <__smakebuf_r+0x1c>
 8002a14:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002a18:	6023      	str	r3, [r4, #0]
 8002a1a:	6123      	str	r3, [r4, #16]
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	6163      	str	r3, [r4, #20]
 8002a20:	b002      	add	sp, #8
 8002a22:	bd70      	pop	{r4, r5, r6, pc}
 8002a24:	ab01      	add	r3, sp, #4
 8002a26:	466a      	mov	r2, sp
 8002a28:	f7ff ffca 	bl	80029c0 <__swhatbuf_r>
 8002a2c:	9900      	ldr	r1, [sp, #0]
 8002a2e:	4605      	mov	r5, r0
 8002a30:	4630      	mov	r0, r6
 8002a32:	f000 f87d 	bl	8002b30 <_malloc_r>
 8002a36:	b948      	cbnz	r0, 8002a4c <__smakebuf_r+0x44>
 8002a38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002a3c:	059a      	lsls	r2, r3, #22
 8002a3e:	d4ef      	bmi.n	8002a20 <__smakebuf_r+0x18>
 8002a40:	f023 0303 	bic.w	r3, r3, #3
 8002a44:	f043 0302 	orr.w	r3, r3, #2
 8002a48:	81a3      	strh	r3, [r4, #12]
 8002a4a:	e7e3      	b.n	8002a14 <__smakebuf_r+0xc>
 8002a4c:	4b0d      	ldr	r3, [pc, #52]	; (8002a84 <__smakebuf_r+0x7c>)
 8002a4e:	62b3      	str	r3, [r6, #40]	; 0x28
 8002a50:	89a3      	ldrh	r3, [r4, #12]
 8002a52:	6020      	str	r0, [r4, #0]
 8002a54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a58:	81a3      	strh	r3, [r4, #12]
 8002a5a:	9b00      	ldr	r3, [sp, #0]
 8002a5c:	6120      	str	r0, [r4, #16]
 8002a5e:	6163      	str	r3, [r4, #20]
 8002a60:	9b01      	ldr	r3, [sp, #4]
 8002a62:	b15b      	cbz	r3, 8002a7c <__smakebuf_r+0x74>
 8002a64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002a68:	4630      	mov	r0, r6
 8002a6a:	f000 fcdd 	bl	8003428 <_isatty_r>
 8002a6e:	b128      	cbz	r0, 8002a7c <__smakebuf_r+0x74>
 8002a70:	89a3      	ldrh	r3, [r4, #12]
 8002a72:	f023 0303 	bic.w	r3, r3, #3
 8002a76:	f043 0301 	orr.w	r3, r3, #1
 8002a7a:	81a3      	strh	r3, [r4, #12]
 8002a7c:	89a3      	ldrh	r3, [r4, #12]
 8002a7e:	431d      	orrs	r5, r3
 8002a80:	81a5      	strh	r5, [r4, #12]
 8002a82:	e7cd      	b.n	8002a20 <__smakebuf_r+0x18>
 8002a84:	0800282d 	.word	0x0800282d

08002a88 <malloc>:
 8002a88:	4b02      	ldr	r3, [pc, #8]	; (8002a94 <malloc+0xc>)
 8002a8a:	4601      	mov	r1, r0
 8002a8c:	6818      	ldr	r0, [r3, #0]
 8002a8e:	f000 b84f 	b.w	8002b30 <_malloc_r>
 8002a92:	bf00      	nop
 8002a94:	2000000c 	.word	0x2000000c

08002a98 <_free_r>:
 8002a98:	b538      	push	{r3, r4, r5, lr}
 8002a9a:	4605      	mov	r5, r0
 8002a9c:	2900      	cmp	r1, #0
 8002a9e:	d043      	beq.n	8002b28 <_free_r+0x90>
 8002aa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002aa4:	1f0c      	subs	r4, r1, #4
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	bfb8      	it	lt
 8002aaa:	18e4      	addlt	r4, r4, r3
 8002aac:	f000 fcec 	bl	8003488 <__malloc_lock>
 8002ab0:	4a1e      	ldr	r2, [pc, #120]	; (8002b2c <_free_r+0x94>)
 8002ab2:	6813      	ldr	r3, [r2, #0]
 8002ab4:	4610      	mov	r0, r2
 8002ab6:	b933      	cbnz	r3, 8002ac6 <_free_r+0x2e>
 8002ab8:	6063      	str	r3, [r4, #4]
 8002aba:	6014      	str	r4, [r2, #0]
 8002abc:	4628      	mov	r0, r5
 8002abe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002ac2:	f000 bce2 	b.w	800348a <__malloc_unlock>
 8002ac6:	42a3      	cmp	r3, r4
 8002ac8:	d90b      	bls.n	8002ae2 <_free_r+0x4a>
 8002aca:	6821      	ldr	r1, [r4, #0]
 8002acc:	1862      	adds	r2, r4, r1
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	bf01      	itttt	eq
 8002ad2:	681a      	ldreq	r2, [r3, #0]
 8002ad4:	685b      	ldreq	r3, [r3, #4]
 8002ad6:	1852      	addeq	r2, r2, r1
 8002ad8:	6022      	streq	r2, [r4, #0]
 8002ada:	6063      	str	r3, [r4, #4]
 8002adc:	6004      	str	r4, [r0, #0]
 8002ade:	e7ed      	b.n	8002abc <_free_r+0x24>
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	685a      	ldr	r2, [r3, #4]
 8002ae4:	b10a      	cbz	r2, 8002aea <_free_r+0x52>
 8002ae6:	42a2      	cmp	r2, r4
 8002ae8:	d9fa      	bls.n	8002ae0 <_free_r+0x48>
 8002aea:	6819      	ldr	r1, [r3, #0]
 8002aec:	1858      	adds	r0, r3, r1
 8002aee:	42a0      	cmp	r0, r4
 8002af0:	d10b      	bne.n	8002b0a <_free_r+0x72>
 8002af2:	6820      	ldr	r0, [r4, #0]
 8002af4:	4401      	add	r1, r0
 8002af6:	1858      	adds	r0, r3, r1
 8002af8:	4282      	cmp	r2, r0
 8002afa:	6019      	str	r1, [r3, #0]
 8002afc:	d1de      	bne.n	8002abc <_free_r+0x24>
 8002afe:	6810      	ldr	r0, [r2, #0]
 8002b00:	6852      	ldr	r2, [r2, #4]
 8002b02:	4401      	add	r1, r0
 8002b04:	6019      	str	r1, [r3, #0]
 8002b06:	605a      	str	r2, [r3, #4]
 8002b08:	e7d8      	b.n	8002abc <_free_r+0x24>
 8002b0a:	d902      	bls.n	8002b12 <_free_r+0x7a>
 8002b0c:	230c      	movs	r3, #12
 8002b0e:	602b      	str	r3, [r5, #0]
 8002b10:	e7d4      	b.n	8002abc <_free_r+0x24>
 8002b12:	6820      	ldr	r0, [r4, #0]
 8002b14:	1821      	adds	r1, r4, r0
 8002b16:	428a      	cmp	r2, r1
 8002b18:	bf01      	itttt	eq
 8002b1a:	6811      	ldreq	r1, [r2, #0]
 8002b1c:	6852      	ldreq	r2, [r2, #4]
 8002b1e:	1809      	addeq	r1, r1, r0
 8002b20:	6021      	streq	r1, [r4, #0]
 8002b22:	6062      	str	r2, [r4, #4]
 8002b24:	605c      	str	r4, [r3, #4]
 8002b26:	e7c9      	b.n	8002abc <_free_r+0x24>
 8002b28:	bd38      	pop	{r3, r4, r5, pc}
 8002b2a:	bf00      	nop
 8002b2c:	20000090 	.word	0x20000090

08002b30 <_malloc_r>:
 8002b30:	b570      	push	{r4, r5, r6, lr}
 8002b32:	1ccd      	adds	r5, r1, #3
 8002b34:	f025 0503 	bic.w	r5, r5, #3
 8002b38:	3508      	adds	r5, #8
 8002b3a:	2d0c      	cmp	r5, #12
 8002b3c:	bf38      	it	cc
 8002b3e:	250c      	movcc	r5, #12
 8002b40:	2d00      	cmp	r5, #0
 8002b42:	4606      	mov	r6, r0
 8002b44:	db01      	blt.n	8002b4a <_malloc_r+0x1a>
 8002b46:	42a9      	cmp	r1, r5
 8002b48:	d903      	bls.n	8002b52 <_malloc_r+0x22>
 8002b4a:	230c      	movs	r3, #12
 8002b4c:	6033      	str	r3, [r6, #0]
 8002b4e:	2000      	movs	r0, #0
 8002b50:	bd70      	pop	{r4, r5, r6, pc}
 8002b52:	f000 fc99 	bl	8003488 <__malloc_lock>
 8002b56:	4a23      	ldr	r2, [pc, #140]	; (8002be4 <_malloc_r+0xb4>)
 8002b58:	6814      	ldr	r4, [r2, #0]
 8002b5a:	4621      	mov	r1, r4
 8002b5c:	b991      	cbnz	r1, 8002b84 <_malloc_r+0x54>
 8002b5e:	4c22      	ldr	r4, [pc, #136]	; (8002be8 <_malloc_r+0xb8>)
 8002b60:	6823      	ldr	r3, [r4, #0]
 8002b62:	b91b      	cbnz	r3, 8002b6c <_malloc_r+0x3c>
 8002b64:	4630      	mov	r0, r6
 8002b66:	f000 fb17 	bl	8003198 <_sbrk_r>
 8002b6a:	6020      	str	r0, [r4, #0]
 8002b6c:	4629      	mov	r1, r5
 8002b6e:	4630      	mov	r0, r6
 8002b70:	f000 fb12 	bl	8003198 <_sbrk_r>
 8002b74:	1c43      	adds	r3, r0, #1
 8002b76:	d126      	bne.n	8002bc6 <_malloc_r+0x96>
 8002b78:	230c      	movs	r3, #12
 8002b7a:	4630      	mov	r0, r6
 8002b7c:	6033      	str	r3, [r6, #0]
 8002b7e:	f000 fc84 	bl	800348a <__malloc_unlock>
 8002b82:	e7e4      	b.n	8002b4e <_malloc_r+0x1e>
 8002b84:	680b      	ldr	r3, [r1, #0]
 8002b86:	1b5b      	subs	r3, r3, r5
 8002b88:	d41a      	bmi.n	8002bc0 <_malloc_r+0x90>
 8002b8a:	2b0b      	cmp	r3, #11
 8002b8c:	d90f      	bls.n	8002bae <_malloc_r+0x7e>
 8002b8e:	600b      	str	r3, [r1, #0]
 8002b90:	18cc      	adds	r4, r1, r3
 8002b92:	50cd      	str	r5, [r1, r3]
 8002b94:	4630      	mov	r0, r6
 8002b96:	f000 fc78 	bl	800348a <__malloc_unlock>
 8002b9a:	f104 000b 	add.w	r0, r4, #11
 8002b9e:	1d23      	adds	r3, r4, #4
 8002ba0:	f020 0007 	bic.w	r0, r0, #7
 8002ba4:	1ac3      	subs	r3, r0, r3
 8002ba6:	d01b      	beq.n	8002be0 <_malloc_r+0xb0>
 8002ba8:	425a      	negs	r2, r3
 8002baa:	50e2      	str	r2, [r4, r3]
 8002bac:	bd70      	pop	{r4, r5, r6, pc}
 8002bae:	428c      	cmp	r4, r1
 8002bb0:	bf0b      	itete	eq
 8002bb2:	6863      	ldreq	r3, [r4, #4]
 8002bb4:	684b      	ldrne	r3, [r1, #4]
 8002bb6:	6013      	streq	r3, [r2, #0]
 8002bb8:	6063      	strne	r3, [r4, #4]
 8002bba:	bf18      	it	ne
 8002bbc:	460c      	movne	r4, r1
 8002bbe:	e7e9      	b.n	8002b94 <_malloc_r+0x64>
 8002bc0:	460c      	mov	r4, r1
 8002bc2:	6849      	ldr	r1, [r1, #4]
 8002bc4:	e7ca      	b.n	8002b5c <_malloc_r+0x2c>
 8002bc6:	1cc4      	adds	r4, r0, #3
 8002bc8:	f024 0403 	bic.w	r4, r4, #3
 8002bcc:	42a0      	cmp	r0, r4
 8002bce:	d005      	beq.n	8002bdc <_malloc_r+0xac>
 8002bd0:	1a21      	subs	r1, r4, r0
 8002bd2:	4630      	mov	r0, r6
 8002bd4:	f000 fae0 	bl	8003198 <_sbrk_r>
 8002bd8:	3001      	adds	r0, #1
 8002bda:	d0cd      	beq.n	8002b78 <_malloc_r+0x48>
 8002bdc:	6025      	str	r5, [r4, #0]
 8002bde:	e7d9      	b.n	8002b94 <_malloc_r+0x64>
 8002be0:	bd70      	pop	{r4, r5, r6, pc}
 8002be2:	bf00      	nop
 8002be4:	20000090 	.word	0x20000090
 8002be8:	20000094 	.word	0x20000094

08002bec <__sfputc_r>:
 8002bec:	6893      	ldr	r3, [r2, #8]
 8002bee:	b410      	push	{r4}
 8002bf0:	3b01      	subs	r3, #1
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	6093      	str	r3, [r2, #8]
 8002bf6:	da08      	bge.n	8002c0a <__sfputc_r+0x1e>
 8002bf8:	6994      	ldr	r4, [r2, #24]
 8002bfa:	42a3      	cmp	r3, r4
 8002bfc:	db02      	blt.n	8002c04 <__sfputc_r+0x18>
 8002bfe:	b2cb      	uxtb	r3, r1
 8002c00:	2b0a      	cmp	r3, #10
 8002c02:	d102      	bne.n	8002c0a <__sfputc_r+0x1e>
 8002c04:	bc10      	pop	{r4}
 8002c06:	f000 bb1b 	b.w	8003240 <__swbuf_r>
 8002c0a:	6813      	ldr	r3, [r2, #0]
 8002c0c:	1c58      	adds	r0, r3, #1
 8002c0e:	6010      	str	r0, [r2, #0]
 8002c10:	7019      	strb	r1, [r3, #0]
 8002c12:	b2c8      	uxtb	r0, r1
 8002c14:	bc10      	pop	{r4}
 8002c16:	4770      	bx	lr

08002c18 <__sfputs_r>:
 8002c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c1a:	4606      	mov	r6, r0
 8002c1c:	460f      	mov	r7, r1
 8002c1e:	4614      	mov	r4, r2
 8002c20:	18d5      	adds	r5, r2, r3
 8002c22:	42ac      	cmp	r4, r5
 8002c24:	d101      	bne.n	8002c2a <__sfputs_r+0x12>
 8002c26:	2000      	movs	r0, #0
 8002c28:	e007      	b.n	8002c3a <__sfputs_r+0x22>
 8002c2a:	463a      	mov	r2, r7
 8002c2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c30:	4630      	mov	r0, r6
 8002c32:	f7ff ffdb 	bl	8002bec <__sfputc_r>
 8002c36:	1c43      	adds	r3, r0, #1
 8002c38:	d1f3      	bne.n	8002c22 <__sfputs_r+0xa>
 8002c3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002c3c <_vfiprintf_r>:
 8002c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c40:	b09d      	sub	sp, #116	; 0x74
 8002c42:	460c      	mov	r4, r1
 8002c44:	4617      	mov	r7, r2
 8002c46:	9303      	str	r3, [sp, #12]
 8002c48:	4606      	mov	r6, r0
 8002c4a:	b118      	cbz	r0, 8002c54 <_vfiprintf_r+0x18>
 8002c4c:	6983      	ldr	r3, [r0, #24]
 8002c4e:	b90b      	cbnz	r3, 8002c54 <_vfiprintf_r+0x18>
 8002c50:	f7ff fe2c 	bl	80028ac <__sinit>
 8002c54:	4b7c      	ldr	r3, [pc, #496]	; (8002e48 <_vfiprintf_r+0x20c>)
 8002c56:	429c      	cmp	r4, r3
 8002c58:	d157      	bne.n	8002d0a <_vfiprintf_r+0xce>
 8002c5a:	6874      	ldr	r4, [r6, #4]
 8002c5c:	89a3      	ldrh	r3, [r4, #12]
 8002c5e:	0718      	lsls	r0, r3, #28
 8002c60:	d55d      	bpl.n	8002d1e <_vfiprintf_r+0xe2>
 8002c62:	6923      	ldr	r3, [r4, #16]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d05a      	beq.n	8002d1e <_vfiprintf_r+0xe2>
 8002c68:	2300      	movs	r3, #0
 8002c6a:	9309      	str	r3, [sp, #36]	; 0x24
 8002c6c:	2320      	movs	r3, #32
 8002c6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002c72:	2330      	movs	r3, #48	; 0x30
 8002c74:	f04f 0b01 	mov.w	fp, #1
 8002c78:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002c7c:	46b8      	mov	r8, r7
 8002c7e:	4645      	mov	r5, r8
 8002c80:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d155      	bne.n	8002d34 <_vfiprintf_r+0xf8>
 8002c88:	ebb8 0a07 	subs.w	sl, r8, r7
 8002c8c:	d00b      	beq.n	8002ca6 <_vfiprintf_r+0x6a>
 8002c8e:	4653      	mov	r3, sl
 8002c90:	463a      	mov	r2, r7
 8002c92:	4621      	mov	r1, r4
 8002c94:	4630      	mov	r0, r6
 8002c96:	f7ff ffbf 	bl	8002c18 <__sfputs_r>
 8002c9a:	3001      	adds	r0, #1
 8002c9c:	f000 80c4 	beq.w	8002e28 <_vfiprintf_r+0x1ec>
 8002ca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ca2:	4453      	add	r3, sl
 8002ca4:	9309      	str	r3, [sp, #36]	; 0x24
 8002ca6:	f898 3000 	ldrb.w	r3, [r8]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	f000 80bc 	beq.w	8002e28 <_vfiprintf_r+0x1ec>
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	f04f 32ff 	mov.w	r2, #4294967295
 8002cb6:	9304      	str	r3, [sp, #16]
 8002cb8:	9307      	str	r3, [sp, #28]
 8002cba:	9205      	str	r2, [sp, #20]
 8002cbc:	9306      	str	r3, [sp, #24]
 8002cbe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002cc2:	931a      	str	r3, [sp, #104]	; 0x68
 8002cc4:	2205      	movs	r2, #5
 8002cc6:	7829      	ldrb	r1, [r5, #0]
 8002cc8:	4860      	ldr	r0, [pc, #384]	; (8002e4c <_vfiprintf_r+0x210>)
 8002cca:	f000 fbcf 	bl	800346c <memchr>
 8002cce:	f105 0801 	add.w	r8, r5, #1
 8002cd2:	9b04      	ldr	r3, [sp, #16]
 8002cd4:	2800      	cmp	r0, #0
 8002cd6:	d131      	bne.n	8002d3c <_vfiprintf_r+0x100>
 8002cd8:	06d9      	lsls	r1, r3, #27
 8002cda:	bf44      	itt	mi
 8002cdc:	2220      	movmi	r2, #32
 8002cde:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002ce2:	071a      	lsls	r2, r3, #28
 8002ce4:	bf44      	itt	mi
 8002ce6:	222b      	movmi	r2, #43	; 0x2b
 8002ce8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002cec:	782a      	ldrb	r2, [r5, #0]
 8002cee:	2a2a      	cmp	r2, #42	; 0x2a
 8002cf0:	d02c      	beq.n	8002d4c <_vfiprintf_r+0x110>
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	200a      	movs	r0, #10
 8002cf6:	9a07      	ldr	r2, [sp, #28]
 8002cf8:	46a8      	mov	r8, r5
 8002cfa:	f898 3000 	ldrb.w	r3, [r8]
 8002cfe:	3501      	adds	r5, #1
 8002d00:	3b30      	subs	r3, #48	; 0x30
 8002d02:	2b09      	cmp	r3, #9
 8002d04:	d96d      	bls.n	8002de2 <_vfiprintf_r+0x1a6>
 8002d06:	b371      	cbz	r1, 8002d66 <_vfiprintf_r+0x12a>
 8002d08:	e026      	b.n	8002d58 <_vfiprintf_r+0x11c>
 8002d0a:	4b51      	ldr	r3, [pc, #324]	; (8002e50 <_vfiprintf_r+0x214>)
 8002d0c:	429c      	cmp	r4, r3
 8002d0e:	d101      	bne.n	8002d14 <_vfiprintf_r+0xd8>
 8002d10:	68b4      	ldr	r4, [r6, #8]
 8002d12:	e7a3      	b.n	8002c5c <_vfiprintf_r+0x20>
 8002d14:	4b4f      	ldr	r3, [pc, #316]	; (8002e54 <_vfiprintf_r+0x218>)
 8002d16:	429c      	cmp	r4, r3
 8002d18:	bf08      	it	eq
 8002d1a:	68f4      	ldreq	r4, [r6, #12]
 8002d1c:	e79e      	b.n	8002c5c <_vfiprintf_r+0x20>
 8002d1e:	4621      	mov	r1, r4
 8002d20:	4630      	mov	r0, r6
 8002d22:	f000 faf1 	bl	8003308 <__swsetup_r>
 8002d26:	2800      	cmp	r0, #0
 8002d28:	d09e      	beq.n	8002c68 <_vfiprintf_r+0x2c>
 8002d2a:	f04f 30ff 	mov.w	r0, #4294967295
 8002d2e:	b01d      	add	sp, #116	; 0x74
 8002d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d34:	2b25      	cmp	r3, #37	; 0x25
 8002d36:	d0a7      	beq.n	8002c88 <_vfiprintf_r+0x4c>
 8002d38:	46a8      	mov	r8, r5
 8002d3a:	e7a0      	b.n	8002c7e <_vfiprintf_r+0x42>
 8002d3c:	4a43      	ldr	r2, [pc, #268]	; (8002e4c <_vfiprintf_r+0x210>)
 8002d3e:	4645      	mov	r5, r8
 8002d40:	1a80      	subs	r0, r0, r2
 8002d42:	fa0b f000 	lsl.w	r0, fp, r0
 8002d46:	4318      	orrs	r0, r3
 8002d48:	9004      	str	r0, [sp, #16]
 8002d4a:	e7bb      	b.n	8002cc4 <_vfiprintf_r+0x88>
 8002d4c:	9a03      	ldr	r2, [sp, #12]
 8002d4e:	1d11      	adds	r1, r2, #4
 8002d50:	6812      	ldr	r2, [r2, #0]
 8002d52:	9103      	str	r1, [sp, #12]
 8002d54:	2a00      	cmp	r2, #0
 8002d56:	db01      	blt.n	8002d5c <_vfiprintf_r+0x120>
 8002d58:	9207      	str	r2, [sp, #28]
 8002d5a:	e004      	b.n	8002d66 <_vfiprintf_r+0x12a>
 8002d5c:	4252      	negs	r2, r2
 8002d5e:	f043 0302 	orr.w	r3, r3, #2
 8002d62:	9207      	str	r2, [sp, #28]
 8002d64:	9304      	str	r3, [sp, #16]
 8002d66:	f898 3000 	ldrb.w	r3, [r8]
 8002d6a:	2b2e      	cmp	r3, #46	; 0x2e
 8002d6c:	d110      	bne.n	8002d90 <_vfiprintf_r+0x154>
 8002d6e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002d72:	f108 0101 	add.w	r1, r8, #1
 8002d76:	2b2a      	cmp	r3, #42	; 0x2a
 8002d78:	d137      	bne.n	8002dea <_vfiprintf_r+0x1ae>
 8002d7a:	9b03      	ldr	r3, [sp, #12]
 8002d7c:	f108 0802 	add.w	r8, r8, #2
 8002d80:	1d1a      	adds	r2, r3, #4
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	9203      	str	r2, [sp, #12]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	bfb8      	it	lt
 8002d8a:	f04f 33ff 	movlt.w	r3, #4294967295
 8002d8e:	9305      	str	r3, [sp, #20]
 8002d90:	4d31      	ldr	r5, [pc, #196]	; (8002e58 <_vfiprintf_r+0x21c>)
 8002d92:	2203      	movs	r2, #3
 8002d94:	f898 1000 	ldrb.w	r1, [r8]
 8002d98:	4628      	mov	r0, r5
 8002d9a:	f000 fb67 	bl	800346c <memchr>
 8002d9e:	b140      	cbz	r0, 8002db2 <_vfiprintf_r+0x176>
 8002da0:	2340      	movs	r3, #64	; 0x40
 8002da2:	1b40      	subs	r0, r0, r5
 8002da4:	fa03 f000 	lsl.w	r0, r3, r0
 8002da8:	9b04      	ldr	r3, [sp, #16]
 8002daa:	f108 0801 	add.w	r8, r8, #1
 8002dae:	4303      	orrs	r3, r0
 8002db0:	9304      	str	r3, [sp, #16]
 8002db2:	f898 1000 	ldrb.w	r1, [r8]
 8002db6:	2206      	movs	r2, #6
 8002db8:	4828      	ldr	r0, [pc, #160]	; (8002e5c <_vfiprintf_r+0x220>)
 8002dba:	f108 0701 	add.w	r7, r8, #1
 8002dbe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002dc2:	f000 fb53 	bl	800346c <memchr>
 8002dc6:	2800      	cmp	r0, #0
 8002dc8:	d034      	beq.n	8002e34 <_vfiprintf_r+0x1f8>
 8002dca:	4b25      	ldr	r3, [pc, #148]	; (8002e60 <_vfiprintf_r+0x224>)
 8002dcc:	bb03      	cbnz	r3, 8002e10 <_vfiprintf_r+0x1d4>
 8002dce:	9b03      	ldr	r3, [sp, #12]
 8002dd0:	3307      	adds	r3, #7
 8002dd2:	f023 0307 	bic.w	r3, r3, #7
 8002dd6:	3308      	adds	r3, #8
 8002dd8:	9303      	str	r3, [sp, #12]
 8002dda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ddc:	444b      	add	r3, r9
 8002dde:	9309      	str	r3, [sp, #36]	; 0x24
 8002de0:	e74c      	b.n	8002c7c <_vfiprintf_r+0x40>
 8002de2:	fb00 3202 	mla	r2, r0, r2, r3
 8002de6:	2101      	movs	r1, #1
 8002de8:	e786      	b.n	8002cf8 <_vfiprintf_r+0xbc>
 8002dea:	2300      	movs	r3, #0
 8002dec:	250a      	movs	r5, #10
 8002dee:	4618      	mov	r0, r3
 8002df0:	9305      	str	r3, [sp, #20]
 8002df2:	4688      	mov	r8, r1
 8002df4:	f898 2000 	ldrb.w	r2, [r8]
 8002df8:	3101      	adds	r1, #1
 8002dfa:	3a30      	subs	r2, #48	; 0x30
 8002dfc:	2a09      	cmp	r2, #9
 8002dfe:	d903      	bls.n	8002e08 <_vfiprintf_r+0x1cc>
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d0c5      	beq.n	8002d90 <_vfiprintf_r+0x154>
 8002e04:	9005      	str	r0, [sp, #20]
 8002e06:	e7c3      	b.n	8002d90 <_vfiprintf_r+0x154>
 8002e08:	fb05 2000 	mla	r0, r5, r0, r2
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e7f0      	b.n	8002df2 <_vfiprintf_r+0x1b6>
 8002e10:	ab03      	add	r3, sp, #12
 8002e12:	9300      	str	r3, [sp, #0]
 8002e14:	4622      	mov	r2, r4
 8002e16:	4b13      	ldr	r3, [pc, #76]	; (8002e64 <_vfiprintf_r+0x228>)
 8002e18:	a904      	add	r1, sp, #16
 8002e1a:	4630      	mov	r0, r6
 8002e1c:	f3af 8000 	nop.w
 8002e20:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002e24:	4681      	mov	r9, r0
 8002e26:	d1d8      	bne.n	8002dda <_vfiprintf_r+0x19e>
 8002e28:	89a3      	ldrh	r3, [r4, #12]
 8002e2a:	065b      	lsls	r3, r3, #25
 8002e2c:	f53f af7d 	bmi.w	8002d2a <_vfiprintf_r+0xee>
 8002e30:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002e32:	e77c      	b.n	8002d2e <_vfiprintf_r+0xf2>
 8002e34:	ab03      	add	r3, sp, #12
 8002e36:	9300      	str	r3, [sp, #0]
 8002e38:	4622      	mov	r2, r4
 8002e3a:	4b0a      	ldr	r3, [pc, #40]	; (8002e64 <_vfiprintf_r+0x228>)
 8002e3c:	a904      	add	r1, sp, #16
 8002e3e:	4630      	mov	r0, r6
 8002e40:	f000 f88a 	bl	8002f58 <_printf_i>
 8002e44:	e7ec      	b.n	8002e20 <_vfiprintf_r+0x1e4>
 8002e46:	bf00      	nop
 8002e48:	08003570 	.word	0x08003570
 8002e4c:	080035b0 	.word	0x080035b0
 8002e50:	08003590 	.word	0x08003590
 8002e54:	08003550 	.word	0x08003550
 8002e58:	080035b6 	.word	0x080035b6
 8002e5c:	080035ba 	.word	0x080035ba
 8002e60:	00000000 	.word	0x00000000
 8002e64:	08002c19 	.word	0x08002c19

08002e68 <_printf_common>:
 8002e68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e6c:	4691      	mov	r9, r2
 8002e6e:	461f      	mov	r7, r3
 8002e70:	688a      	ldr	r2, [r1, #8]
 8002e72:	690b      	ldr	r3, [r1, #16]
 8002e74:	4606      	mov	r6, r0
 8002e76:	4293      	cmp	r3, r2
 8002e78:	bfb8      	it	lt
 8002e7a:	4613      	movlt	r3, r2
 8002e7c:	f8c9 3000 	str.w	r3, [r9]
 8002e80:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002e84:	460c      	mov	r4, r1
 8002e86:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002e8a:	b112      	cbz	r2, 8002e92 <_printf_common+0x2a>
 8002e8c:	3301      	adds	r3, #1
 8002e8e:	f8c9 3000 	str.w	r3, [r9]
 8002e92:	6823      	ldr	r3, [r4, #0]
 8002e94:	0699      	lsls	r1, r3, #26
 8002e96:	bf42      	ittt	mi
 8002e98:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002e9c:	3302      	addmi	r3, #2
 8002e9e:	f8c9 3000 	strmi.w	r3, [r9]
 8002ea2:	6825      	ldr	r5, [r4, #0]
 8002ea4:	f015 0506 	ands.w	r5, r5, #6
 8002ea8:	d107      	bne.n	8002eba <_printf_common+0x52>
 8002eaa:	f104 0a19 	add.w	sl, r4, #25
 8002eae:	68e3      	ldr	r3, [r4, #12]
 8002eb0:	f8d9 2000 	ldr.w	r2, [r9]
 8002eb4:	1a9b      	subs	r3, r3, r2
 8002eb6:	429d      	cmp	r5, r3
 8002eb8:	db2a      	blt.n	8002f10 <_printf_common+0xa8>
 8002eba:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002ebe:	6822      	ldr	r2, [r4, #0]
 8002ec0:	3300      	adds	r3, #0
 8002ec2:	bf18      	it	ne
 8002ec4:	2301      	movne	r3, #1
 8002ec6:	0692      	lsls	r2, r2, #26
 8002ec8:	d42f      	bmi.n	8002f2a <_printf_common+0xc2>
 8002eca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002ece:	4639      	mov	r1, r7
 8002ed0:	4630      	mov	r0, r6
 8002ed2:	47c0      	blx	r8
 8002ed4:	3001      	adds	r0, #1
 8002ed6:	d022      	beq.n	8002f1e <_printf_common+0xb6>
 8002ed8:	6823      	ldr	r3, [r4, #0]
 8002eda:	68e5      	ldr	r5, [r4, #12]
 8002edc:	f003 0306 	and.w	r3, r3, #6
 8002ee0:	2b04      	cmp	r3, #4
 8002ee2:	bf18      	it	ne
 8002ee4:	2500      	movne	r5, #0
 8002ee6:	f8d9 2000 	ldr.w	r2, [r9]
 8002eea:	f04f 0900 	mov.w	r9, #0
 8002eee:	bf08      	it	eq
 8002ef0:	1aad      	subeq	r5, r5, r2
 8002ef2:	68a3      	ldr	r3, [r4, #8]
 8002ef4:	6922      	ldr	r2, [r4, #16]
 8002ef6:	bf08      	it	eq
 8002ef8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002efc:	4293      	cmp	r3, r2
 8002efe:	bfc4      	itt	gt
 8002f00:	1a9b      	subgt	r3, r3, r2
 8002f02:	18ed      	addgt	r5, r5, r3
 8002f04:	341a      	adds	r4, #26
 8002f06:	454d      	cmp	r5, r9
 8002f08:	d11b      	bne.n	8002f42 <_printf_common+0xda>
 8002f0a:	2000      	movs	r0, #0
 8002f0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f10:	2301      	movs	r3, #1
 8002f12:	4652      	mov	r2, sl
 8002f14:	4639      	mov	r1, r7
 8002f16:	4630      	mov	r0, r6
 8002f18:	47c0      	blx	r8
 8002f1a:	3001      	adds	r0, #1
 8002f1c:	d103      	bne.n	8002f26 <_printf_common+0xbe>
 8002f1e:	f04f 30ff 	mov.w	r0, #4294967295
 8002f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f26:	3501      	adds	r5, #1
 8002f28:	e7c1      	b.n	8002eae <_printf_common+0x46>
 8002f2a:	2030      	movs	r0, #48	; 0x30
 8002f2c:	18e1      	adds	r1, r4, r3
 8002f2e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002f32:	1c5a      	adds	r2, r3, #1
 8002f34:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002f38:	4422      	add	r2, r4
 8002f3a:	3302      	adds	r3, #2
 8002f3c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002f40:	e7c3      	b.n	8002eca <_printf_common+0x62>
 8002f42:	2301      	movs	r3, #1
 8002f44:	4622      	mov	r2, r4
 8002f46:	4639      	mov	r1, r7
 8002f48:	4630      	mov	r0, r6
 8002f4a:	47c0      	blx	r8
 8002f4c:	3001      	adds	r0, #1
 8002f4e:	d0e6      	beq.n	8002f1e <_printf_common+0xb6>
 8002f50:	f109 0901 	add.w	r9, r9, #1
 8002f54:	e7d7      	b.n	8002f06 <_printf_common+0x9e>
	...

08002f58 <_printf_i>:
 8002f58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002f5c:	4617      	mov	r7, r2
 8002f5e:	7e0a      	ldrb	r2, [r1, #24]
 8002f60:	b085      	sub	sp, #20
 8002f62:	2a6e      	cmp	r2, #110	; 0x6e
 8002f64:	4698      	mov	r8, r3
 8002f66:	4606      	mov	r6, r0
 8002f68:	460c      	mov	r4, r1
 8002f6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002f6c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002f70:	f000 80bc 	beq.w	80030ec <_printf_i+0x194>
 8002f74:	d81a      	bhi.n	8002fac <_printf_i+0x54>
 8002f76:	2a63      	cmp	r2, #99	; 0x63
 8002f78:	d02e      	beq.n	8002fd8 <_printf_i+0x80>
 8002f7a:	d80a      	bhi.n	8002f92 <_printf_i+0x3a>
 8002f7c:	2a00      	cmp	r2, #0
 8002f7e:	f000 80c8 	beq.w	8003112 <_printf_i+0x1ba>
 8002f82:	2a58      	cmp	r2, #88	; 0x58
 8002f84:	f000 808a 	beq.w	800309c <_printf_i+0x144>
 8002f88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f8c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002f90:	e02a      	b.n	8002fe8 <_printf_i+0x90>
 8002f92:	2a64      	cmp	r2, #100	; 0x64
 8002f94:	d001      	beq.n	8002f9a <_printf_i+0x42>
 8002f96:	2a69      	cmp	r2, #105	; 0x69
 8002f98:	d1f6      	bne.n	8002f88 <_printf_i+0x30>
 8002f9a:	6821      	ldr	r1, [r4, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002fa2:	d023      	beq.n	8002fec <_printf_i+0x94>
 8002fa4:	1d11      	adds	r1, r2, #4
 8002fa6:	6019      	str	r1, [r3, #0]
 8002fa8:	6813      	ldr	r3, [r2, #0]
 8002faa:	e027      	b.n	8002ffc <_printf_i+0xa4>
 8002fac:	2a73      	cmp	r2, #115	; 0x73
 8002fae:	f000 80b4 	beq.w	800311a <_printf_i+0x1c2>
 8002fb2:	d808      	bhi.n	8002fc6 <_printf_i+0x6e>
 8002fb4:	2a6f      	cmp	r2, #111	; 0x6f
 8002fb6:	d02a      	beq.n	800300e <_printf_i+0xb6>
 8002fb8:	2a70      	cmp	r2, #112	; 0x70
 8002fba:	d1e5      	bne.n	8002f88 <_printf_i+0x30>
 8002fbc:	680a      	ldr	r2, [r1, #0]
 8002fbe:	f042 0220 	orr.w	r2, r2, #32
 8002fc2:	600a      	str	r2, [r1, #0]
 8002fc4:	e003      	b.n	8002fce <_printf_i+0x76>
 8002fc6:	2a75      	cmp	r2, #117	; 0x75
 8002fc8:	d021      	beq.n	800300e <_printf_i+0xb6>
 8002fca:	2a78      	cmp	r2, #120	; 0x78
 8002fcc:	d1dc      	bne.n	8002f88 <_printf_i+0x30>
 8002fce:	2278      	movs	r2, #120	; 0x78
 8002fd0:	496f      	ldr	r1, [pc, #444]	; (8003190 <_printf_i+0x238>)
 8002fd2:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002fd6:	e064      	b.n	80030a2 <_printf_i+0x14a>
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002fde:	1d11      	adds	r1, r2, #4
 8002fe0:	6019      	str	r1, [r3, #0]
 8002fe2:	6813      	ldr	r3, [r2, #0]
 8002fe4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e0a3      	b.n	8003134 <_printf_i+0x1dc>
 8002fec:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002ff0:	f102 0104 	add.w	r1, r2, #4
 8002ff4:	6019      	str	r1, [r3, #0]
 8002ff6:	d0d7      	beq.n	8002fa8 <_printf_i+0x50>
 8002ff8:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	da03      	bge.n	8003008 <_printf_i+0xb0>
 8003000:	222d      	movs	r2, #45	; 0x2d
 8003002:	425b      	negs	r3, r3
 8003004:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003008:	4962      	ldr	r1, [pc, #392]	; (8003194 <_printf_i+0x23c>)
 800300a:	220a      	movs	r2, #10
 800300c:	e017      	b.n	800303e <_printf_i+0xe6>
 800300e:	6820      	ldr	r0, [r4, #0]
 8003010:	6819      	ldr	r1, [r3, #0]
 8003012:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003016:	d003      	beq.n	8003020 <_printf_i+0xc8>
 8003018:	1d08      	adds	r0, r1, #4
 800301a:	6018      	str	r0, [r3, #0]
 800301c:	680b      	ldr	r3, [r1, #0]
 800301e:	e006      	b.n	800302e <_printf_i+0xd6>
 8003020:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003024:	f101 0004 	add.w	r0, r1, #4
 8003028:	6018      	str	r0, [r3, #0]
 800302a:	d0f7      	beq.n	800301c <_printf_i+0xc4>
 800302c:	880b      	ldrh	r3, [r1, #0]
 800302e:	2a6f      	cmp	r2, #111	; 0x6f
 8003030:	bf14      	ite	ne
 8003032:	220a      	movne	r2, #10
 8003034:	2208      	moveq	r2, #8
 8003036:	4957      	ldr	r1, [pc, #348]	; (8003194 <_printf_i+0x23c>)
 8003038:	2000      	movs	r0, #0
 800303a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800303e:	6865      	ldr	r5, [r4, #4]
 8003040:	2d00      	cmp	r5, #0
 8003042:	60a5      	str	r5, [r4, #8]
 8003044:	f2c0 809c 	blt.w	8003180 <_printf_i+0x228>
 8003048:	6820      	ldr	r0, [r4, #0]
 800304a:	f020 0004 	bic.w	r0, r0, #4
 800304e:	6020      	str	r0, [r4, #0]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d13f      	bne.n	80030d4 <_printf_i+0x17c>
 8003054:	2d00      	cmp	r5, #0
 8003056:	f040 8095 	bne.w	8003184 <_printf_i+0x22c>
 800305a:	4675      	mov	r5, lr
 800305c:	2a08      	cmp	r2, #8
 800305e:	d10b      	bne.n	8003078 <_printf_i+0x120>
 8003060:	6823      	ldr	r3, [r4, #0]
 8003062:	07da      	lsls	r2, r3, #31
 8003064:	d508      	bpl.n	8003078 <_printf_i+0x120>
 8003066:	6923      	ldr	r3, [r4, #16]
 8003068:	6862      	ldr	r2, [r4, #4]
 800306a:	429a      	cmp	r2, r3
 800306c:	bfde      	ittt	le
 800306e:	2330      	movle	r3, #48	; 0x30
 8003070:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003074:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003078:	ebae 0305 	sub.w	r3, lr, r5
 800307c:	6123      	str	r3, [r4, #16]
 800307e:	f8cd 8000 	str.w	r8, [sp]
 8003082:	463b      	mov	r3, r7
 8003084:	aa03      	add	r2, sp, #12
 8003086:	4621      	mov	r1, r4
 8003088:	4630      	mov	r0, r6
 800308a:	f7ff feed 	bl	8002e68 <_printf_common>
 800308e:	3001      	adds	r0, #1
 8003090:	d155      	bne.n	800313e <_printf_i+0x1e6>
 8003092:	f04f 30ff 	mov.w	r0, #4294967295
 8003096:	b005      	add	sp, #20
 8003098:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800309c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80030a0:	493c      	ldr	r1, [pc, #240]	; (8003194 <_printf_i+0x23c>)
 80030a2:	6822      	ldr	r2, [r4, #0]
 80030a4:	6818      	ldr	r0, [r3, #0]
 80030a6:	f012 0f80 	tst.w	r2, #128	; 0x80
 80030aa:	f100 0504 	add.w	r5, r0, #4
 80030ae:	601d      	str	r5, [r3, #0]
 80030b0:	d001      	beq.n	80030b6 <_printf_i+0x15e>
 80030b2:	6803      	ldr	r3, [r0, #0]
 80030b4:	e002      	b.n	80030bc <_printf_i+0x164>
 80030b6:	0655      	lsls	r5, r2, #25
 80030b8:	d5fb      	bpl.n	80030b2 <_printf_i+0x15a>
 80030ba:	8803      	ldrh	r3, [r0, #0]
 80030bc:	07d0      	lsls	r0, r2, #31
 80030be:	bf44      	itt	mi
 80030c0:	f042 0220 	orrmi.w	r2, r2, #32
 80030c4:	6022      	strmi	r2, [r4, #0]
 80030c6:	b91b      	cbnz	r3, 80030d0 <_printf_i+0x178>
 80030c8:	6822      	ldr	r2, [r4, #0]
 80030ca:	f022 0220 	bic.w	r2, r2, #32
 80030ce:	6022      	str	r2, [r4, #0]
 80030d0:	2210      	movs	r2, #16
 80030d2:	e7b1      	b.n	8003038 <_printf_i+0xe0>
 80030d4:	4675      	mov	r5, lr
 80030d6:	fbb3 f0f2 	udiv	r0, r3, r2
 80030da:	fb02 3310 	mls	r3, r2, r0, r3
 80030de:	5ccb      	ldrb	r3, [r1, r3]
 80030e0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80030e4:	4603      	mov	r3, r0
 80030e6:	2800      	cmp	r0, #0
 80030e8:	d1f5      	bne.n	80030d6 <_printf_i+0x17e>
 80030ea:	e7b7      	b.n	800305c <_printf_i+0x104>
 80030ec:	6808      	ldr	r0, [r1, #0]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	f010 0f80 	tst.w	r0, #128	; 0x80
 80030f4:	6949      	ldr	r1, [r1, #20]
 80030f6:	d004      	beq.n	8003102 <_printf_i+0x1aa>
 80030f8:	1d10      	adds	r0, r2, #4
 80030fa:	6018      	str	r0, [r3, #0]
 80030fc:	6813      	ldr	r3, [r2, #0]
 80030fe:	6019      	str	r1, [r3, #0]
 8003100:	e007      	b.n	8003112 <_printf_i+0x1ba>
 8003102:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003106:	f102 0004 	add.w	r0, r2, #4
 800310a:	6018      	str	r0, [r3, #0]
 800310c:	6813      	ldr	r3, [r2, #0]
 800310e:	d0f6      	beq.n	80030fe <_printf_i+0x1a6>
 8003110:	8019      	strh	r1, [r3, #0]
 8003112:	2300      	movs	r3, #0
 8003114:	4675      	mov	r5, lr
 8003116:	6123      	str	r3, [r4, #16]
 8003118:	e7b1      	b.n	800307e <_printf_i+0x126>
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	1d11      	adds	r1, r2, #4
 800311e:	6019      	str	r1, [r3, #0]
 8003120:	6815      	ldr	r5, [r2, #0]
 8003122:	2100      	movs	r1, #0
 8003124:	6862      	ldr	r2, [r4, #4]
 8003126:	4628      	mov	r0, r5
 8003128:	f000 f9a0 	bl	800346c <memchr>
 800312c:	b108      	cbz	r0, 8003132 <_printf_i+0x1da>
 800312e:	1b40      	subs	r0, r0, r5
 8003130:	6060      	str	r0, [r4, #4]
 8003132:	6863      	ldr	r3, [r4, #4]
 8003134:	6123      	str	r3, [r4, #16]
 8003136:	2300      	movs	r3, #0
 8003138:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800313c:	e79f      	b.n	800307e <_printf_i+0x126>
 800313e:	6923      	ldr	r3, [r4, #16]
 8003140:	462a      	mov	r2, r5
 8003142:	4639      	mov	r1, r7
 8003144:	4630      	mov	r0, r6
 8003146:	47c0      	blx	r8
 8003148:	3001      	adds	r0, #1
 800314a:	d0a2      	beq.n	8003092 <_printf_i+0x13a>
 800314c:	6823      	ldr	r3, [r4, #0]
 800314e:	079b      	lsls	r3, r3, #30
 8003150:	d507      	bpl.n	8003162 <_printf_i+0x20a>
 8003152:	2500      	movs	r5, #0
 8003154:	f104 0919 	add.w	r9, r4, #25
 8003158:	68e3      	ldr	r3, [r4, #12]
 800315a:	9a03      	ldr	r2, [sp, #12]
 800315c:	1a9b      	subs	r3, r3, r2
 800315e:	429d      	cmp	r5, r3
 8003160:	db05      	blt.n	800316e <_printf_i+0x216>
 8003162:	68e0      	ldr	r0, [r4, #12]
 8003164:	9b03      	ldr	r3, [sp, #12]
 8003166:	4298      	cmp	r0, r3
 8003168:	bfb8      	it	lt
 800316a:	4618      	movlt	r0, r3
 800316c:	e793      	b.n	8003096 <_printf_i+0x13e>
 800316e:	2301      	movs	r3, #1
 8003170:	464a      	mov	r2, r9
 8003172:	4639      	mov	r1, r7
 8003174:	4630      	mov	r0, r6
 8003176:	47c0      	blx	r8
 8003178:	3001      	adds	r0, #1
 800317a:	d08a      	beq.n	8003092 <_printf_i+0x13a>
 800317c:	3501      	adds	r5, #1
 800317e:	e7eb      	b.n	8003158 <_printf_i+0x200>
 8003180:	2b00      	cmp	r3, #0
 8003182:	d1a7      	bne.n	80030d4 <_printf_i+0x17c>
 8003184:	780b      	ldrb	r3, [r1, #0]
 8003186:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800318a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800318e:	e765      	b.n	800305c <_printf_i+0x104>
 8003190:	080035d2 	.word	0x080035d2
 8003194:	080035c1 	.word	0x080035c1

08003198 <_sbrk_r>:
 8003198:	b538      	push	{r3, r4, r5, lr}
 800319a:	2300      	movs	r3, #0
 800319c:	4c05      	ldr	r4, [pc, #20]	; (80031b4 <_sbrk_r+0x1c>)
 800319e:	4605      	mov	r5, r0
 80031a0:	4608      	mov	r0, r1
 80031a2:	6023      	str	r3, [r4, #0]
 80031a4:	f7fe ff56 	bl	8002054 <_sbrk>
 80031a8:	1c43      	adds	r3, r0, #1
 80031aa:	d102      	bne.n	80031b2 <_sbrk_r+0x1a>
 80031ac:	6823      	ldr	r3, [r4, #0]
 80031ae:	b103      	cbz	r3, 80031b2 <_sbrk_r+0x1a>
 80031b0:	602b      	str	r3, [r5, #0]
 80031b2:	bd38      	pop	{r3, r4, r5, pc}
 80031b4:	20000274 	.word	0x20000274

080031b8 <__sread>:
 80031b8:	b510      	push	{r4, lr}
 80031ba:	460c      	mov	r4, r1
 80031bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031c0:	f000 f964 	bl	800348c <_read_r>
 80031c4:	2800      	cmp	r0, #0
 80031c6:	bfab      	itete	ge
 80031c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80031ca:	89a3      	ldrhlt	r3, [r4, #12]
 80031cc:	181b      	addge	r3, r3, r0
 80031ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80031d2:	bfac      	ite	ge
 80031d4:	6563      	strge	r3, [r4, #84]	; 0x54
 80031d6:	81a3      	strhlt	r3, [r4, #12]
 80031d8:	bd10      	pop	{r4, pc}

080031da <__swrite>:
 80031da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031de:	461f      	mov	r7, r3
 80031e0:	898b      	ldrh	r3, [r1, #12]
 80031e2:	4605      	mov	r5, r0
 80031e4:	05db      	lsls	r3, r3, #23
 80031e6:	460c      	mov	r4, r1
 80031e8:	4616      	mov	r6, r2
 80031ea:	d505      	bpl.n	80031f8 <__swrite+0x1e>
 80031ec:	2302      	movs	r3, #2
 80031ee:	2200      	movs	r2, #0
 80031f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031f4:	f000 f928 	bl	8003448 <_lseek_r>
 80031f8:	89a3      	ldrh	r3, [r4, #12]
 80031fa:	4632      	mov	r2, r6
 80031fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003200:	81a3      	strh	r3, [r4, #12]
 8003202:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003206:	463b      	mov	r3, r7
 8003208:	4628      	mov	r0, r5
 800320a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800320e:	f000 b869 	b.w	80032e4 <_write_r>

08003212 <__sseek>:
 8003212:	b510      	push	{r4, lr}
 8003214:	460c      	mov	r4, r1
 8003216:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800321a:	f000 f915 	bl	8003448 <_lseek_r>
 800321e:	1c43      	adds	r3, r0, #1
 8003220:	89a3      	ldrh	r3, [r4, #12]
 8003222:	bf15      	itete	ne
 8003224:	6560      	strne	r0, [r4, #84]	; 0x54
 8003226:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800322a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800322e:	81a3      	strheq	r3, [r4, #12]
 8003230:	bf18      	it	ne
 8003232:	81a3      	strhne	r3, [r4, #12]
 8003234:	bd10      	pop	{r4, pc}

08003236 <__sclose>:
 8003236:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800323a:	f000 b8d3 	b.w	80033e4 <_close_r>
	...

08003240 <__swbuf_r>:
 8003240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003242:	460e      	mov	r6, r1
 8003244:	4614      	mov	r4, r2
 8003246:	4605      	mov	r5, r0
 8003248:	b118      	cbz	r0, 8003252 <__swbuf_r+0x12>
 800324a:	6983      	ldr	r3, [r0, #24]
 800324c:	b90b      	cbnz	r3, 8003252 <__swbuf_r+0x12>
 800324e:	f7ff fb2d 	bl	80028ac <__sinit>
 8003252:	4b21      	ldr	r3, [pc, #132]	; (80032d8 <__swbuf_r+0x98>)
 8003254:	429c      	cmp	r4, r3
 8003256:	d12a      	bne.n	80032ae <__swbuf_r+0x6e>
 8003258:	686c      	ldr	r4, [r5, #4]
 800325a:	69a3      	ldr	r3, [r4, #24]
 800325c:	60a3      	str	r3, [r4, #8]
 800325e:	89a3      	ldrh	r3, [r4, #12]
 8003260:	071a      	lsls	r2, r3, #28
 8003262:	d52e      	bpl.n	80032c2 <__swbuf_r+0x82>
 8003264:	6923      	ldr	r3, [r4, #16]
 8003266:	b363      	cbz	r3, 80032c2 <__swbuf_r+0x82>
 8003268:	6923      	ldr	r3, [r4, #16]
 800326a:	6820      	ldr	r0, [r4, #0]
 800326c:	b2f6      	uxtb	r6, r6
 800326e:	1ac0      	subs	r0, r0, r3
 8003270:	6963      	ldr	r3, [r4, #20]
 8003272:	4637      	mov	r7, r6
 8003274:	4298      	cmp	r0, r3
 8003276:	db04      	blt.n	8003282 <__swbuf_r+0x42>
 8003278:	4621      	mov	r1, r4
 800327a:	4628      	mov	r0, r5
 800327c:	f7ff faac 	bl	80027d8 <_fflush_r>
 8003280:	bb28      	cbnz	r0, 80032ce <__swbuf_r+0x8e>
 8003282:	68a3      	ldr	r3, [r4, #8]
 8003284:	3001      	adds	r0, #1
 8003286:	3b01      	subs	r3, #1
 8003288:	60a3      	str	r3, [r4, #8]
 800328a:	6823      	ldr	r3, [r4, #0]
 800328c:	1c5a      	adds	r2, r3, #1
 800328e:	6022      	str	r2, [r4, #0]
 8003290:	701e      	strb	r6, [r3, #0]
 8003292:	6963      	ldr	r3, [r4, #20]
 8003294:	4298      	cmp	r0, r3
 8003296:	d004      	beq.n	80032a2 <__swbuf_r+0x62>
 8003298:	89a3      	ldrh	r3, [r4, #12]
 800329a:	07db      	lsls	r3, r3, #31
 800329c:	d519      	bpl.n	80032d2 <__swbuf_r+0x92>
 800329e:	2e0a      	cmp	r6, #10
 80032a0:	d117      	bne.n	80032d2 <__swbuf_r+0x92>
 80032a2:	4621      	mov	r1, r4
 80032a4:	4628      	mov	r0, r5
 80032a6:	f7ff fa97 	bl	80027d8 <_fflush_r>
 80032aa:	b190      	cbz	r0, 80032d2 <__swbuf_r+0x92>
 80032ac:	e00f      	b.n	80032ce <__swbuf_r+0x8e>
 80032ae:	4b0b      	ldr	r3, [pc, #44]	; (80032dc <__swbuf_r+0x9c>)
 80032b0:	429c      	cmp	r4, r3
 80032b2:	d101      	bne.n	80032b8 <__swbuf_r+0x78>
 80032b4:	68ac      	ldr	r4, [r5, #8]
 80032b6:	e7d0      	b.n	800325a <__swbuf_r+0x1a>
 80032b8:	4b09      	ldr	r3, [pc, #36]	; (80032e0 <__swbuf_r+0xa0>)
 80032ba:	429c      	cmp	r4, r3
 80032bc:	bf08      	it	eq
 80032be:	68ec      	ldreq	r4, [r5, #12]
 80032c0:	e7cb      	b.n	800325a <__swbuf_r+0x1a>
 80032c2:	4621      	mov	r1, r4
 80032c4:	4628      	mov	r0, r5
 80032c6:	f000 f81f 	bl	8003308 <__swsetup_r>
 80032ca:	2800      	cmp	r0, #0
 80032cc:	d0cc      	beq.n	8003268 <__swbuf_r+0x28>
 80032ce:	f04f 37ff 	mov.w	r7, #4294967295
 80032d2:	4638      	mov	r0, r7
 80032d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032d6:	bf00      	nop
 80032d8:	08003570 	.word	0x08003570
 80032dc:	08003590 	.word	0x08003590
 80032e0:	08003550 	.word	0x08003550

080032e4 <_write_r>:
 80032e4:	b538      	push	{r3, r4, r5, lr}
 80032e6:	4605      	mov	r5, r0
 80032e8:	4608      	mov	r0, r1
 80032ea:	4611      	mov	r1, r2
 80032ec:	2200      	movs	r2, #0
 80032ee:	4c05      	ldr	r4, [pc, #20]	; (8003304 <_write_r+0x20>)
 80032f0:	6022      	str	r2, [r4, #0]
 80032f2:	461a      	mov	r2, r3
 80032f4:	f7fe fea0 	bl	8002038 <_write>
 80032f8:	1c43      	adds	r3, r0, #1
 80032fa:	d102      	bne.n	8003302 <_write_r+0x1e>
 80032fc:	6823      	ldr	r3, [r4, #0]
 80032fe:	b103      	cbz	r3, 8003302 <_write_r+0x1e>
 8003300:	602b      	str	r3, [r5, #0]
 8003302:	bd38      	pop	{r3, r4, r5, pc}
 8003304:	20000274 	.word	0x20000274

08003308 <__swsetup_r>:
 8003308:	4b32      	ldr	r3, [pc, #200]	; (80033d4 <__swsetup_r+0xcc>)
 800330a:	b570      	push	{r4, r5, r6, lr}
 800330c:	681d      	ldr	r5, [r3, #0]
 800330e:	4606      	mov	r6, r0
 8003310:	460c      	mov	r4, r1
 8003312:	b125      	cbz	r5, 800331e <__swsetup_r+0x16>
 8003314:	69ab      	ldr	r3, [r5, #24]
 8003316:	b913      	cbnz	r3, 800331e <__swsetup_r+0x16>
 8003318:	4628      	mov	r0, r5
 800331a:	f7ff fac7 	bl	80028ac <__sinit>
 800331e:	4b2e      	ldr	r3, [pc, #184]	; (80033d8 <__swsetup_r+0xd0>)
 8003320:	429c      	cmp	r4, r3
 8003322:	d10f      	bne.n	8003344 <__swsetup_r+0x3c>
 8003324:	686c      	ldr	r4, [r5, #4]
 8003326:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800332a:	b29a      	uxth	r2, r3
 800332c:	0715      	lsls	r5, r2, #28
 800332e:	d42c      	bmi.n	800338a <__swsetup_r+0x82>
 8003330:	06d0      	lsls	r0, r2, #27
 8003332:	d411      	bmi.n	8003358 <__swsetup_r+0x50>
 8003334:	2209      	movs	r2, #9
 8003336:	6032      	str	r2, [r6, #0]
 8003338:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800333c:	81a3      	strh	r3, [r4, #12]
 800333e:	f04f 30ff 	mov.w	r0, #4294967295
 8003342:	bd70      	pop	{r4, r5, r6, pc}
 8003344:	4b25      	ldr	r3, [pc, #148]	; (80033dc <__swsetup_r+0xd4>)
 8003346:	429c      	cmp	r4, r3
 8003348:	d101      	bne.n	800334e <__swsetup_r+0x46>
 800334a:	68ac      	ldr	r4, [r5, #8]
 800334c:	e7eb      	b.n	8003326 <__swsetup_r+0x1e>
 800334e:	4b24      	ldr	r3, [pc, #144]	; (80033e0 <__swsetup_r+0xd8>)
 8003350:	429c      	cmp	r4, r3
 8003352:	bf08      	it	eq
 8003354:	68ec      	ldreq	r4, [r5, #12]
 8003356:	e7e6      	b.n	8003326 <__swsetup_r+0x1e>
 8003358:	0751      	lsls	r1, r2, #29
 800335a:	d512      	bpl.n	8003382 <__swsetup_r+0x7a>
 800335c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800335e:	b141      	cbz	r1, 8003372 <__swsetup_r+0x6a>
 8003360:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003364:	4299      	cmp	r1, r3
 8003366:	d002      	beq.n	800336e <__swsetup_r+0x66>
 8003368:	4630      	mov	r0, r6
 800336a:	f7ff fb95 	bl	8002a98 <_free_r>
 800336e:	2300      	movs	r3, #0
 8003370:	6363      	str	r3, [r4, #52]	; 0x34
 8003372:	89a3      	ldrh	r3, [r4, #12]
 8003374:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003378:	81a3      	strh	r3, [r4, #12]
 800337a:	2300      	movs	r3, #0
 800337c:	6063      	str	r3, [r4, #4]
 800337e:	6923      	ldr	r3, [r4, #16]
 8003380:	6023      	str	r3, [r4, #0]
 8003382:	89a3      	ldrh	r3, [r4, #12]
 8003384:	f043 0308 	orr.w	r3, r3, #8
 8003388:	81a3      	strh	r3, [r4, #12]
 800338a:	6923      	ldr	r3, [r4, #16]
 800338c:	b94b      	cbnz	r3, 80033a2 <__swsetup_r+0x9a>
 800338e:	89a3      	ldrh	r3, [r4, #12]
 8003390:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003394:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003398:	d003      	beq.n	80033a2 <__swsetup_r+0x9a>
 800339a:	4621      	mov	r1, r4
 800339c:	4630      	mov	r0, r6
 800339e:	f7ff fb33 	bl	8002a08 <__smakebuf_r>
 80033a2:	89a2      	ldrh	r2, [r4, #12]
 80033a4:	f012 0301 	ands.w	r3, r2, #1
 80033a8:	d00c      	beq.n	80033c4 <__swsetup_r+0xbc>
 80033aa:	2300      	movs	r3, #0
 80033ac:	60a3      	str	r3, [r4, #8]
 80033ae:	6963      	ldr	r3, [r4, #20]
 80033b0:	425b      	negs	r3, r3
 80033b2:	61a3      	str	r3, [r4, #24]
 80033b4:	6923      	ldr	r3, [r4, #16]
 80033b6:	b953      	cbnz	r3, 80033ce <__swsetup_r+0xc6>
 80033b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80033bc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80033c0:	d1ba      	bne.n	8003338 <__swsetup_r+0x30>
 80033c2:	bd70      	pop	{r4, r5, r6, pc}
 80033c4:	0792      	lsls	r2, r2, #30
 80033c6:	bf58      	it	pl
 80033c8:	6963      	ldrpl	r3, [r4, #20]
 80033ca:	60a3      	str	r3, [r4, #8]
 80033cc:	e7f2      	b.n	80033b4 <__swsetup_r+0xac>
 80033ce:	2000      	movs	r0, #0
 80033d0:	e7f7      	b.n	80033c2 <__swsetup_r+0xba>
 80033d2:	bf00      	nop
 80033d4:	2000000c 	.word	0x2000000c
 80033d8:	08003570 	.word	0x08003570
 80033dc:	08003590 	.word	0x08003590
 80033e0:	08003550 	.word	0x08003550

080033e4 <_close_r>:
 80033e4:	b538      	push	{r3, r4, r5, lr}
 80033e6:	2300      	movs	r3, #0
 80033e8:	4c05      	ldr	r4, [pc, #20]	; (8003400 <_close_r+0x1c>)
 80033ea:	4605      	mov	r5, r0
 80033ec:	4608      	mov	r0, r1
 80033ee:	6023      	str	r3, [r4, #0]
 80033f0:	f7fe fe4a 	bl	8002088 <_close>
 80033f4:	1c43      	adds	r3, r0, #1
 80033f6:	d102      	bne.n	80033fe <_close_r+0x1a>
 80033f8:	6823      	ldr	r3, [r4, #0]
 80033fa:	b103      	cbz	r3, 80033fe <_close_r+0x1a>
 80033fc:	602b      	str	r3, [r5, #0]
 80033fe:	bd38      	pop	{r3, r4, r5, pc}
 8003400:	20000274 	.word	0x20000274

08003404 <_fstat_r>:
 8003404:	b538      	push	{r3, r4, r5, lr}
 8003406:	2300      	movs	r3, #0
 8003408:	4c06      	ldr	r4, [pc, #24]	; (8003424 <_fstat_r+0x20>)
 800340a:	4605      	mov	r5, r0
 800340c:	4608      	mov	r0, r1
 800340e:	4611      	mov	r1, r2
 8003410:	6023      	str	r3, [r4, #0]
 8003412:	f7fe fe3c 	bl	800208e <_fstat>
 8003416:	1c43      	adds	r3, r0, #1
 8003418:	d102      	bne.n	8003420 <_fstat_r+0x1c>
 800341a:	6823      	ldr	r3, [r4, #0]
 800341c:	b103      	cbz	r3, 8003420 <_fstat_r+0x1c>
 800341e:	602b      	str	r3, [r5, #0]
 8003420:	bd38      	pop	{r3, r4, r5, pc}
 8003422:	bf00      	nop
 8003424:	20000274 	.word	0x20000274

08003428 <_isatty_r>:
 8003428:	b538      	push	{r3, r4, r5, lr}
 800342a:	2300      	movs	r3, #0
 800342c:	4c05      	ldr	r4, [pc, #20]	; (8003444 <_isatty_r+0x1c>)
 800342e:	4605      	mov	r5, r0
 8003430:	4608      	mov	r0, r1
 8003432:	6023      	str	r3, [r4, #0]
 8003434:	f7fe fe30 	bl	8002098 <_isatty>
 8003438:	1c43      	adds	r3, r0, #1
 800343a:	d102      	bne.n	8003442 <_isatty_r+0x1a>
 800343c:	6823      	ldr	r3, [r4, #0]
 800343e:	b103      	cbz	r3, 8003442 <_isatty_r+0x1a>
 8003440:	602b      	str	r3, [r5, #0]
 8003442:	bd38      	pop	{r3, r4, r5, pc}
 8003444:	20000274 	.word	0x20000274

08003448 <_lseek_r>:
 8003448:	b538      	push	{r3, r4, r5, lr}
 800344a:	4605      	mov	r5, r0
 800344c:	4608      	mov	r0, r1
 800344e:	4611      	mov	r1, r2
 8003450:	2200      	movs	r2, #0
 8003452:	4c05      	ldr	r4, [pc, #20]	; (8003468 <_lseek_r+0x20>)
 8003454:	6022      	str	r2, [r4, #0]
 8003456:	461a      	mov	r2, r3
 8003458:	f7fe fe20 	bl	800209c <_lseek>
 800345c:	1c43      	adds	r3, r0, #1
 800345e:	d102      	bne.n	8003466 <_lseek_r+0x1e>
 8003460:	6823      	ldr	r3, [r4, #0]
 8003462:	b103      	cbz	r3, 8003466 <_lseek_r+0x1e>
 8003464:	602b      	str	r3, [r5, #0]
 8003466:	bd38      	pop	{r3, r4, r5, pc}
 8003468:	20000274 	.word	0x20000274

0800346c <memchr>:
 800346c:	b510      	push	{r4, lr}
 800346e:	b2c9      	uxtb	r1, r1
 8003470:	4402      	add	r2, r0
 8003472:	4290      	cmp	r0, r2
 8003474:	4603      	mov	r3, r0
 8003476:	d101      	bne.n	800347c <memchr+0x10>
 8003478:	2000      	movs	r0, #0
 800347a:	bd10      	pop	{r4, pc}
 800347c:	781c      	ldrb	r4, [r3, #0]
 800347e:	3001      	adds	r0, #1
 8003480:	428c      	cmp	r4, r1
 8003482:	d1f6      	bne.n	8003472 <memchr+0x6>
 8003484:	4618      	mov	r0, r3
 8003486:	bd10      	pop	{r4, pc}

08003488 <__malloc_lock>:
 8003488:	4770      	bx	lr

0800348a <__malloc_unlock>:
 800348a:	4770      	bx	lr

0800348c <_read_r>:
 800348c:	b538      	push	{r3, r4, r5, lr}
 800348e:	4605      	mov	r5, r0
 8003490:	4608      	mov	r0, r1
 8003492:	4611      	mov	r1, r2
 8003494:	2200      	movs	r2, #0
 8003496:	4c05      	ldr	r4, [pc, #20]	; (80034ac <_read_r+0x20>)
 8003498:	6022      	str	r2, [r4, #0]
 800349a:	461a      	mov	r2, r3
 800349c:	f7fe fdbe 	bl	800201c <_read>
 80034a0:	1c43      	adds	r3, r0, #1
 80034a2:	d102      	bne.n	80034aa <_read_r+0x1e>
 80034a4:	6823      	ldr	r3, [r4, #0]
 80034a6:	b103      	cbz	r3, 80034aa <_read_r+0x1e>
 80034a8:	602b      	str	r3, [r5, #0]
 80034aa:	bd38      	pop	{r3, r4, r5, pc}
 80034ac:	20000274 	.word	0x20000274

080034b0 <_init>:
 80034b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034b2:	bf00      	nop
 80034b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034b6:	bc08      	pop	{r3}
 80034b8:	469e      	mov	lr, r3
 80034ba:	4770      	bx	lr

080034bc <_fini>:
 80034bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034be:	bf00      	nop
 80034c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034c2:	bc08      	pop	{r3}
 80034c4:	469e      	mov	lr, r3
 80034c6:	4770      	bx	lr
