# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_4_5  --include "../../../../lab7_2.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab7_2.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab7_2.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_ip" \
"../../../../lab7_2.gen/sources_1/bd/mb_block/ipshared/25a8/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  --include "../../../../lab7_2.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab7_2.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab7_2.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_ip" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ip/mb_block_lmb_bram_0/sim/mb_block_lmb_bram_0.v" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ip/mb_block_xbar_0/sim/mb_block_xbar_0.v" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_0_0/mb_block_clk_wiz_0_0_clk_wiz.v" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_0_0/mb_block_clk_wiz_0_0.v" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ip/mb_block_xlconcat_0_0/sim/mb_block_xlconcat_0_0.v" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_clk_wiz.v" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.v" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_ip/hdl/encode.v" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_ip/hdl/serdes_10_to_1.v" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_ip/hdl/srldelay.v" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_ip/hdl/hdmi_tx_v1_0.v" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_ip/sim/hdmi_tx_ip.v" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_ip/clk_wiz_ip_clk_wiz.v" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_ip/clk_wiz_ip.v" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/VRAMBlockMemory/sim/VRAMBlockMemory.v" \

sv xil_defaultlib  --include "../../../../lab7_2.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab7_2.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab7_2.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_ip" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/Color_Mapper.sv" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/src/PixelCode.sv" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/VGA_controller.sv" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/font_rom.sv" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/hdmi_text_controller_v1_0_AXI.sv" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/src/keycode_mapper.sv" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/hdmi_text_controller_v1_0.sv" \
"../../../../lab7_2.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/sim/mb_block_hdmi_text_controller_0_0.sv" \

verilog xil_defaultlib  --include "../../../../lab7_2.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab7_2.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab7_2.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_ip" \
"../../../../lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v" \

sv xil_defaultlib  --include "../../../../lab7_2.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab7_2.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab7_2.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_ip" \
"../../../../lab7_2.srcs/sources_1/imports/HDL/DDS_Saw.sv" \
"../../../../lab7_2.srcs/sources_1/imports/HDL/DDS_Sine.sv" \
"../../../../lab7_2.srcs/sources_1/imports/HDL/DDS_Square.sv" \
"../../../../lab7_2.srcs/sources_1/imports/HDL/DDS_Triangle.sv" \
"../../../../lab7_2.srcs/sources_1/imports/HDL/PCMSerializer.sv" \
"../../../../lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" \
"../../../../lab7_2.srcs/sources_1/imports/HDL/Phrase_data.sv" \
"../../../../lab7_2.srcs/sources_1/imports/HDL/Saw_LUT.sv" \
"../../../../lab7_2.srcs/sources_1/imports/HDL/Sine_LUT.sv" \
"../../../../lab7_2.srcs/sources_1/imports/HDL/Square_LUT.sv" \
"../../../../lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv" \
"../../../../lab7_2.srcs/sources_1/imports/HDL/Triangle_LUT.sv" \
"../../../../lab7_2.srcs/sources_1/imports/HDL/clk_divider.sv" \
"../../../../lab7_2.srcs/sources_1/imports/HDL/mixer.sv" \
"../../../../lab7_2.srcs/sources_1/imports/HDL/playback.sv" \
"../../../../lab7_2.srcs/sim_1/new/testBench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
