Fitter report for IT_LAB_8
Fri Mar 11 11:57:39 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. Routing Usage Summary
 27. I/O Rules Summary
 28. I/O Rules Details
 29. I/O Rules Matrix
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Estimated Delay Added for Hold Timing Summary
 33. Estimated Delay Added for Hold Timing Details
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Fri Mar 11 11:57:39 2022           ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                   ; IT_LAB_8                                        ;
; Top-level Entity Name           ; IT_LAB_8                                        ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSXFC6D6F31C6                                  ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 667 / 41,910 ( 2 % )                            ;
; Total registers                 ; 1085                                            ;
; Total pins                      ; 57 / 499 ( 11 % )                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 640 / 5,662,720 ( < 1 % )                       ;
; Total RAM Blocks                ; 2 / 553 ( < 1 % )                               ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                   ;
; Total PLLs                      ; 1 / 15 ( 7 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSXFC6D6F31C6                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.6%      ;
;     Processor 3            ;   4.4%      ;
;     Processor 4            ;   4.4%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                      ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                     ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                     ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                     ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                     ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                     ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                     ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                             ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                             ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                             ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                             ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                             ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                             ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                             ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                             ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                             ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                            ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                            ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                            ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                            ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                            ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                            ; Q                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]~DUPLICATE                                                                           ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~DUPLICATE                                                                                                                 ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]~DUPLICATE                                                                                                                 ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]~DUPLICATE                                                                                                                 ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2~DUPLICATE                                                                                                                  ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                              ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]~DUPLICATE                                                                                                              ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                              ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]~DUPLICATE                                                                                                              ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                                             ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]~DUPLICATE                                                                                                             ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~DUPLICATE                                                                                                             ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]~DUPLICATE                                                                                                                             ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[6]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[6]~DUPLICATE                                                                                                                             ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                              ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]~DUPLICATE                                                                                                              ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]~DUPLICATE                                                                                                              ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~DUPLICATE                                                                                                                       ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]~DUPLICATE                                                                                                          ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]~DUPLICATE                                                                                                          ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                          ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                                                                               ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE                                                                                               ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]~DUPLICATE                                                                                              ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE                                                                                              ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE                                                                                              ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_valid                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_valid~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|count[0]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE                                                                                                                          ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE                                                                                                                          ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module|entry_1[29]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module|entry_1[29]~DUPLICATE                                                                                                                         ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module|entry_1[35]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module|entry_1[35]~DUPLICATE                                                                                                                         ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module|entry_1[37]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module|entry_1[37]~DUPLICATE                                                                                                                         ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module|entry_1[39]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module|entry_1[39]~DUPLICATE                                                                                                                         ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module|rd_address                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE                                                                                                                          ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|active_addr[19]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|active_addr[19]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|active_addr[20]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|active_addr[20]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|active_addr[21]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|active_addr[21]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|f_pop~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|i_count[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|i_state.010~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|i_state.011~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|i_state.101~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|i_state.111~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|init_done~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_count[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pio_0:pio_0|data_out[3]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pio_0:pio_0|data_out[3]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pio_0:pio_0|data_out[4]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pio_0:pio_0|data_out[4]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pio_0:pio_0|data_out[6]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pio_0:pio_0|data_out[6]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pio_0:pio_0|data_out[8]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pio_0:pio_0|data_out[8]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                    ;
+-----------------------------+-------------------------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                            ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+-------------------------------------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; PLATFORM_DES_LAB_8_new_sdram_controller_0 ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+-------------------------------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2222 ) ; 0.00 % ( 0 / 2222 )        ; 0.00 % ( 0 / 2222 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2222 ) ; 0.00 % ( 0 / 2222 )        ; 0.00 % ( 0 / 2222 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2029 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 171 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 22 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/IT_LAB_8.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 667 / 41,910          ; 2 %   ;
; ALMs needed [=A-B+C]                                        ; 667                   ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 819 / 41,910          ; 2 %   ;
;         [a] ALMs used for LUT logic and registers           ; 266                   ;       ;
;         [b] ALMs used for LUT logic                         ; 366                   ;       ;
;         [c] ALMs used for registers                         ; 187                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 153 / 41,910          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 1 / 41,910            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 0                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 111 / 4,191           ; 3 %   ;
;     -- Logic LABs                                           ; 111                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,095                 ;       ;
;     -- 7 input functions                                    ; 8                     ;       ;
;     -- 6 input functions                                    ; 205                   ;       ;
;     -- 5 input functions                                    ; 192                   ;       ;
;     -- 4 input functions                                    ; 173                   ;       ;
;     -- <=3 input functions                                  ; 517                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 185                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 1,016                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 905 / 83,820          ; 1 %   ;
;         -- Secondary logic registers                        ; 111 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 907                   ;       ;
;         -- Routing optimization registers                   ; 109                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 57 / 499              ; 11 %  ;
;     -- Clock pins                                           ; 4 / 11                ; 36 %  ;
;     -- Dedicated input pins                                 ; 3 / 39                ; 8 %   ;
; I/O registers                                               ; 69                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 2 / 553               ; < 1 % ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 640 / 5,662,720       ; < 1 % ;
; Total block memory implementation bits                      ; 20,480 / 5,662,720    ; < 1 % ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 112               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 9                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 0.7% / 0.7% / 0.6%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 14.9% / 15.8% / 13.0% ;       ;
; Maximum fan-out                                             ; 760                   ;       ;
; Highest non-global fan-out                                  ; 327                   ;       ;
; Total fan-out                                               ; 8422                  ;       ;
; Average fan-out                                             ; 3.35                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 612 / 41910 ( 1 % )   ; 55 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 612                   ; 55                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 744 / 41910 ( 2 % )   ; 75 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 247                   ; 19                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 330                   ; 36                   ; 0                              ;
;         [c] ALMs used for registers                         ; 167                   ; 20                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 133 / 41910 ( < 1 % ) ; 20 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 1 / 41910 ( < 1 % )   ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                     ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 102 / 4191 ( 2 % )    ; 12 / 4191 ( < 1 % )  ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 102                   ; 12                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 1001                  ; 94                   ; 0                              ;
;     -- 7 input functions                                    ; 8                     ; 0                    ; 0                              ;
;     -- 6 input functions                                    ; 192                   ; 13                   ; 0                              ;
;     -- 5 input functions                                    ; 168                   ; 24                   ; 0                              ;
;     -- 4 input functions                                    ; 160                   ; 13                   ; 0                              ;
;     -- <=3 input functions                                  ; 473                   ; 44                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 169                   ; 16                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;
;         -- Primary logic registers                          ; 828 / 83820 ( < 1 % ) ; 77 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 105 / 83820 ( < 1 % ) ; 6 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;
;         -- Design implementation registers                  ; 830                   ; 77                   ; 0                              ;
;         -- Routing optimization registers                   ; 103                   ; 6                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
;                                                             ;                       ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ;
; I/O pins                                                    ; 54                    ; 0                    ; 3                              ;
; I/O registers                                               ; 69                    ; 0                    ; 0                              ;
; Total block memory bits                                     ; 640                   ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 20480                 ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 2 / 553 ( < 1 % )     ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )      ; 2 / 116 ( 1 % )                ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 37 / 400 ( 9 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
;                                                             ;                       ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                                ;
;     -- Input Connections                                    ; 1248                  ; 120                  ; 1                              ;
;     -- Registered Input Connections                         ; 1011                  ; 91                   ; 0                              ;
;     -- Output Connections                                   ; 21                    ; 216                  ; 1132                           ;
;     -- Registered Output Connections                        ; 0                     ; 216                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;
;     -- Total Connections                                    ; 7803                  ; 838                  ; 1191                           ;
;     -- Registered Connections                               ; 4480                  ; 643                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                                ;
;     -- Top                                                  ; 32                    ; 220                  ; 1017                           ;
;     -- sld_hub:auto_hub                                     ; 220                   ; 0                    ; 116                            ;
;     -- hard_block:auto_generated_inst                       ; 1017                  ; 116                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;
;     -- Input Ports                                          ; 36                    ; 38                   ; 6                              ;
;     -- Output Ports                                         ; 38                    ; 55                   ; 12                             ;
;     -- Bidir Ports                                          ; 16                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 22                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 4                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 28                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 25                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 30                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 44                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                               ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; CLOCK2_50 ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50 ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50 ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50  ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]    ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]    ; AK4   ; 3B       ; 22           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[2]    ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[3]    ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]       ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]       ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]       ; AC23  ; 4A       ; 86           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]       ; AD24  ; 4A       ; 88           ; 0            ; 35           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]       ; AG25  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]       ; AF25  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]       ; AE24  ; 4A       ; 88           ; 0            ; 52           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]       ; AF24  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]       ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]       ; AC22  ; 4A       ; 86           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                     ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe               ;
; DRAM_DQ[10] ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ;
; DRAM_DQ[11] ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ;
; DRAM_DQ[12] ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ;
; DRAM_DQ[13] ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ;
; DRAM_DQ[14] ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ;
; DRAM_DQ[15] ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ;
; DRAM_DQ[1]  ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ;
; DRAM_DQ[2]  ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ;
; DRAM_DQ[3]  ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ;
; DRAM_DQ[4]  ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ;
; DRAM_DQ[5]  ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ;
; DRAM_DQ[6]  ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ;
; DRAM_DQ[7]  ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ;
; DRAM_DQ[8]  ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ;
; DRAM_DQ[9]  ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 44 / 48 ( 92 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 8 / 80 ( 10 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 3 / 32 ( 9 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 1 / 16 ( 6 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 1 / 80 ( 1 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[2]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[3]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; CLOCK2_50                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; LEDR[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; LEDR[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ; 35         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; LEDR[9]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ; 39         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; LEDR[7]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ; 3          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; CLOCK4_50                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 11         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ; 19         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ; 27         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; CLOCK3_50                       ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; LEDR[0]       ; Missing drive strength and slew rate ;
; LEDR[1]       ; Missing drive strength and slew rate ;
; LEDR[2]       ; Missing drive strength and slew rate ;
; LEDR[3]       ; Missing drive strength and slew rate ;
; LEDR[4]       ; Missing drive strength and slew rate ;
; LEDR[5]       ; Missing drive strength and slew rate ;
; LEDR[6]       ; Missing drive strength and slew rate ;
; LEDR[7]       ; Missing drive strength and slew rate ;
; LEDR[8]       ; Missing drive strength and slew rate ;
; LEDR[9]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_ADDR[12] ; Missing drive strength and slew rate ;
; DRAM_BA[0]    ; Missing drive strength and slew rate ;
; DRAM_BA[1]    ; Missing drive strength and slew rate ;
; DRAM_CAS_N    ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; DRAM_CLK      ; Missing drive strength and slew rate ;
; DRAM_CS_N     ; Missing drive strength and slew rate ;
; DRAM_LDQM     ; Missing drive strength and slew rate ;
; DRAM_RAS_N    ; Missing drive strength and slew rate ;
; DRAM_UDQM     ; Missing drive strength and slew rate ;
; DRAM_WE_N     ; Missing drive strength and slew rate ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                            ;                            ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------+
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                            ; Integer PLL                ;
;     -- PLL Location                                                                                                        ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                             ; none                       ;
;     -- PLL Bandwidth                                                                                                       ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                             ; 400000 to 300000 Hz        ;
;     -- Reference Clock Frequency                                                                                           ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                          ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                   ; 715.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                  ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                   ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                   ; 111.888111 MHz             ;
;     -- PLL Enable                                                                                                          ; On                         ;
;     -- PLL Fractional Division                                                                                             ; N/A                        ;
;     -- M Counter                                                                                                           ; 143                        ;
;     -- N Counter                                                                                                           ; 10                         ;
;     -- PLL Refclk Select                                                                                                   ;                            ;
;             -- PLL Refclk Select Location                                                                                  ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                          ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                          ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                             ; N/A                        ;
;             -- CORECLKIN source                                                                                            ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                          ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                           ; N/A                        ;
;             -- RXIQCLKIN source                                                                                            ; N/A                        ;
;             -- CLKIN(0) source                                                                                             ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                             ; N/A                        ;
;             -- CLKIN(2) source                                                                                             ; N/A                        ;
;             -- CLKIN(3) source                                                                                             ; N/A                        ;
;     -- PLL Output Counter                                                                                                  ;                            ;
;         -- PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                      ; 143.0 MHz                  ;
;             -- Output Clock Location                                                                                       ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                      ; On                         ;
;             -- Duty Cycle                                                                                                  ; 50.0000                    ;
;             -- Phase Shift                                                                                                 ; 207.000000 degrees         ;
;             -- C Counter                                                                                                   ; 5                          ;
;             -- C Counter PH Mux PRST                                                                                       ; 7                          ;
;             -- C Counter PRST                                                                                              ; 3                          ;
;         -- PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                      ; 143.0 MHz                  ;
;             -- Output Clock Location                                                                                       ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                      ; On                         ;
;             -- Duty Cycle                                                                                                  ; 50.0000                    ;
;             -- Phase Shift                                                                                                 ; 0.000000 degrees           ;
;             -- C Counter                                                                                                   ; 5                          ;
;             -- C Counter PH Mux PRST                                                                                       ; 0                          ;
;             -- C Counter PRST                                                                                              ; 1                          ;
;                                                                                                                            ;                            ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------+
; Compilation Hierarchy Node                                                                                                               ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                                  ; Library Name       ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------+
; |IT_LAB_8                                                                                                                                ; 666.5 (1.0)          ; 818.0 (1.0)                      ; 152.0 (0.0)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1095 (3)            ; 1016 (0)                  ; 69 (69)       ; 640               ; 2     ; 0          ; 57   ; 0            ; |IT_LAB_8                                                                                                                                                                                                                                                                                                                                            ; IT_LAB_8                                                     ; work               ;
;    |PLATFORM_DES_LAB_8:u0|                                                                                                               ; 610.7 (0.0)          ; 742.5 (0.0)                      ; 132.3 (0.0)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 998 (0)             ; 933 (0)                   ; 0 (0)         ; 640               ; 2     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0                                                                                                                                                                                                                                                                                                                      ; PLATFORM_DES_LAB_8                                           ; PLATFORM_DES_LAB_8 ;
;       |PLATFORM_DES_LAB_8_master_0:master_0|                                                                                             ; 365.9 (0.0)          ; 451.6 (0.0)                      ; 85.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 572 (0)             ; 519 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0                                                                                                                                                                                                                                                                                 ; PLATFORM_DES_LAB_8_master_0                                  ; PLATFORM_DES_LAB_8 ;
;          |altera_avalon_packets_to_master:transacto|                                                                                     ; 144.0 (0.0)          ; 163.3 (0.0)                      ; 19.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 224 (0)             ; 181 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                       ; altera_avalon_packets_to_master                              ; PLATFORM_DES_LAB_8 ;
;             |packets_to_master:p2m|                                                                                                      ; 144.0 (144.0)        ; 163.3 (163.3)                    ; 19.3 (19.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 224 (224)           ; 181 (181)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                 ; packets_to_master                                            ; PLATFORM_DES_LAB_8 ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                    ; 14.8 (14.8)          ; 14.8 (14.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                        ; PLATFORM_DES_LAB_8 ;
;             |altsyncram:mem_rtl_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                 ; altsyncram                                                   ; work               ;
;                |altsyncram_g0n1:auto_generated|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                  ; altsyncram_g0n1                                              ; work               ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                         ; 8.0 (8.0)            ; 9.7 (9.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                           ; altera_avalon_st_bytes_to_packets                            ; PLATFORM_DES_LAB_8 ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                              ; 184.6 (0.0)          ; 247.9 (0.0)                      ; 63.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 283 (0)             ; 291 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                ; altera_avalon_st_jtag_interface                              ; PLATFORM_DES_LAB_8 ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                          ; 183.2 (0.0)          ; 246.4 (0.0)                      ; 63.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 280 (0)             ; 291 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                              ; altera_jtag_dc_streaming                                     ; PLATFORM_DES_LAB_8 ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                             ; 11.5 (3.7)           ; 24.6 (9.1)                       ; 13.1 (5.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 49 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                  ; altera_avalon_st_clock_crosser                               ; PLATFORM_DES_LAB_8 ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                          ; 7.3 (7.3)            ; 11.5 (11.5)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                      ; altera_avalon_st_pipeline_base                               ; PLATFORM_DES_LAB_8 ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                 ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                             ; altera_std_synchronizer_nocut                                ; PLATFORM_DES_LAB_8 ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                 ; 0.2 (0.2)            ; 3.2 (3.2)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                             ; altera_std_synchronizer_nocut                                ; PLATFORM_DES_LAB_8 ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                  ; 1.0 (0.8)            ; 13.2 (8.7)                       ; 12.2 (7.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                       ; altera_jtag_src_crosser                                      ; PLATFORM_DES_LAB_8 ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                           ; 0.2 (0.2)            ; 4.5 (0.8)                        ; 4.3 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                            ; altera_jtag_control_signal_crosser                           ; PLATFORM_DES_LAB_8 ;
;                      |altera_std_synchronizer:synchronizer|                                                                              ; 0.0 (0.0)            ; 3.7 (3.7)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                       ; altera_std_synchronizer                                      ; work               ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                    ; 170.1 (164.4)        ; 207.2 (194.8)                    ; 37.1 (30.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 269 (262)           ; 212 (193)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                         ; altera_jtag_streaming                                        ; PLATFORM_DES_LAB_8 ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                         ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                            ; altera_avalon_st_idle_inserter                               ; PLATFORM_DES_LAB_8 ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                           ; 2.3 (2.3)            ; 3.2 (3.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                              ; altera_avalon_st_idle_remover                                ; PLATFORM_DES_LAB_8 ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                             ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                ; altera_std_synchronizer                                      ; work               ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                    ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                       ; altera_std_synchronizer                                      ; work               ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                            ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                               ; altera_std_synchronizer                                      ; work               ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                 ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                    ; altera_std_synchronizer                                      ; work               ;
;                |altera_std_synchronizer:synchronizer|                                                                                    ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                         ; altera_std_synchronizer                                      ; work               ;
;             |altera_jtag_sld_node:node|                                                                                                  ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                      ; altera_jtag_sld_node                                         ; PLATFORM_DES_LAB_8 ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                    ; sld_virtual_jtag_basic                                       ; work               ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                         ; 14.3 (14.3)          ; 14.3 (14.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                           ; altera_avalon_st_packets_to_bytes                            ; PLATFORM_DES_LAB_8 ;
;          |altera_reset_controller:rst_controller|                                                                                        ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                          ; altera_reset_controller                                      ; PLATFORM_DES_LAB_8 ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                               ; altera_reset_synchronizer                                    ; PLATFORM_DES_LAB_8 ;
;       |PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|                                                                           ; 93.2 (0.0)           ; 112.9 (0.0)                      ; 20.0 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 185 (0)             ; 152 (0)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                               ; PLATFORM_DES_LAB_8_mm_interconnect_0                         ; PLATFORM_DES_LAB_8 ;
;          |PLATFORM_DES_LAB_8_mm_interconnect_0_cmd_demux:cmd_demux|                                                                      ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|PLATFORM_DES_LAB_8_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                      ; PLATFORM_DES_LAB_8_mm_interconnect_0_cmd_demux               ; PLATFORM_DES_LAB_8 ;
;          |PLATFORM_DES_LAB_8_mm_interconnect_0_router:router|                                                                            ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|PLATFORM_DES_LAB_8_mm_interconnect_0_router:router                                                                                                                                                                                                            ; PLATFORM_DES_LAB_8_mm_interconnect_0_router                  ; PLATFORM_DES_LAB_8 ;
;          |PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_mux:rsp_mux|                                                                          ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                          ; PLATFORM_DES_LAB_8_mm_interconnect_0_rsp_mux                 ; PLATFORM_DES_LAB_8 ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|                                                              ; 8.4 (8.4)            ; 8.4 (8.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                              ; altera_avalon_sc_fifo                                        ; PLATFORM_DES_LAB_8 ;
;             |altsyncram:mem_rtl_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                         ; altsyncram                                                   ; work               ;
;                |altsyncram_40n1:auto_generated|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                          ; altsyncram_40n1                                              ; work               ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|                                                                ; 22.4 (22.4)          ; 25.0 (25.0)                      ; 2.8 (2.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 27 (27)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                ; altera_avalon_sc_fifo                                        ; PLATFORM_DES_LAB_8 ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                 ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                        ; PLATFORM_DES_LAB_8 ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                              ; altera_merlin_master_agent                                   ; PLATFORM_DES_LAB_8 ;
;          |altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|                                                                     ; 5.5 (3.5)            ; 6.4 (4.1)                        ; 0.9 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (9)              ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                                                     ; altera_merlin_slave_agent                                    ; PLATFORM_DES_LAB_8 ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                              ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                       ; altera_merlin_burst_uncompressor                             ; PLATFORM_DES_LAB_8 ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                            ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                            ; altera_merlin_slave_translator                               ; PLATFORM_DES_LAB_8 ;
;          |altera_merlin_traffic_limiter:master_0_master_limiter|                                                                         ; 6.8 (6.8)            ; 7.3 (7.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                                ; PLATFORM_DES_LAB_8 ;
;          |altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|                                                       ; 14.7 (14.7)          ; 33.1 (33.1)                      ; 18.4 (18.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                       ; altera_merlin_width_adapter                                  ; PLATFORM_DES_LAB_8 ;
;          |altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|                                                       ; 9.7 (9.7)            ; 9.8 (9.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                       ; altera_merlin_width_adapter                                  ; PLATFORM_DES_LAB_8 ;
;       |PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|                                                                 ; 147.3 (107.8)        ; 167.3 (121.0)                    ; 20.0 (13.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 226 (173)           ; 242 (143)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                     ; PLATFORM_DES_LAB_8_new_sdram_controller_0                    ; PLATFORM_DES_LAB_8 ;
;          |PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module| ; 39.4 (39.4)          ; 46.2 (46.2)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module                                                                                                                       ; PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module ; PLATFORM_DES_LAB_8 ;
;       |PLATFORM_DES_LAB_8_pio_0:pio_0|                                                                                                   ; 3.5 (3.5)            ; 7.5 (7.5)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pio_0:pio_0                                                                                                                                                                                                                                                                                       ; PLATFORM_DES_LAB_8_pio_0                                     ; PLATFORM_DES_LAB_8 ;
;       |PLATFORM_DES_LAB_8_pll_0:pll_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pll_0:pll_0                                                                                                                                                                                                                                                                                       ; PLATFORM_DES_LAB_8_pll_0                                     ; PLATFORM_DES_LAB_8 ;
;          |altera_pll:altera_pll_i|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                               ; altera_pll                                                   ; work               ;
;       |altera_reset_controller:rst_controller|                                                                                           ; 0.8 (0.3)            ; 1.8 (0.3)                        ; 1.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                               ; altera_reset_controller                                      ; PLATFORM_DES_LAB_8 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                    ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                    ; altera_reset_synchronizer                                    ; PLATFORM_DES_LAB_8 ;
;       |altera_reset_controller:rst_controller_001|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                           ; altera_reset_controller                                      ; PLATFORM_DES_LAB_8 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|PLATFORM_DES_LAB_8:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                ; altera_reset_synchronizer                                    ; PLATFORM_DES_LAB_8 ;
;    |sld_hub:auto_hub|                                                                                                                    ; 54.5 (0.5)           ; 74.5 (0.5)                       ; 20.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (1)              ; 83 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                      ; altera_sld         ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|  ; 54.0 (0.0)           ; 74.0 (0.0)                       ; 20.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (0)              ; 83 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                                  ; altera_sld         ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                            ; 54.0 (0.0)           ; 74.0 (0.0)                       ; 20.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (0)              ; 83 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                                  ; alt_sld_fab        ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                        ; 54.0 (0.7)           ; 74.0 (2.8)                       ; 20.0 (2.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (1)              ; 83 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                                      ; alt_sld_fab        ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                             ; 53.3 (0.0)           ; 71.2 (0.0)                       ; 17.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                            ; alt_sld_fab        ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                         ; 53.3 (33.4)          ; 71.2 (45.2)                      ; 17.8 (11.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (57)             ; 78 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                                 ; work               ;
;                      |sld_rom_sr:hub_info_reg|                                                                                           ; 10.3 (10.3)          ; 12.8 (12.8)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                                   ; work               ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                         ; 9.6 (9.6)            ; 13.2 (13.2)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |IT_LAB_8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                               ; altera_sld         ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; CLOCK2_50     ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK3_50     ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50     ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]        ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]        ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LEDR[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CKE      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CS_N     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_UDQM     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_DQ[0]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[1]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[2]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[3]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[4]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[5]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[6]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[7]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[8]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[9]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[10]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[11]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[12]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[13]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[14]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[15]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; CLOCK_50      ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                         ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK2_50                                                                                                                                                                                   ;                   ;         ;
; CLOCK3_50                                                                                                                                                                                   ;                   ;         ;
; CLOCK4_50                                                                                                                                                                                   ;                   ;         ;
; KEY[1]                                                                                                                                                                                      ;                   ;         ;
; KEY[2]                                                                                                                                                                                      ;                   ;         ;
; KEY[3]                                                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                                  ;                   ;         ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                    ; 0                 ; 0       ;
; DRAM_DQ[1]                                                                                                                                                                                  ;                   ;         ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                    ; 0                 ; 0       ;
; DRAM_DQ[2]                                                                                                                                                                                  ;                   ;         ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                    ; 0                 ; 0       ;
; DRAM_DQ[3]                                                                                                                                                                                  ;                   ;         ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                    ; 0                 ; 0       ;
; DRAM_DQ[4]                                                                                                                                                                                  ;                   ;         ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                    ; 0                 ; 0       ;
; DRAM_DQ[5]                                                                                                                                                                                  ;                   ;         ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                    ; 0                 ; 0       ;
; DRAM_DQ[6]                                                                                                                                                                                  ;                   ;         ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                    ; 0                 ; 0       ;
; DRAM_DQ[7]                                                                                                                                                                                  ;                   ;         ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                    ; 0                 ; 0       ;
; DRAM_DQ[8]                                                                                                                                                                                  ;                   ;         ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                    ; 0                 ; 0       ;
; DRAM_DQ[9]                                                                                                                                                                                  ;                   ;         ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                    ; 0                 ; 0       ;
; DRAM_DQ[10]                                                                                                                                                                                 ;                   ;         ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                   ; 0                 ; 0       ;
; DRAM_DQ[11]                                                                                                                                                                                 ;                   ;         ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                   ; 0                 ; 0       ;
; DRAM_DQ[12]                                                                                                                                                                                 ;                   ;         ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                   ; 0                 ; 0       ;
; DRAM_DQ[13]                                                                                                                                                                                 ;                   ;         ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                   ; 0                 ; 0       ;
; DRAM_DQ[14]                                                                                                                                                                                 ;                   ;         ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                   ; 0                 ; 0       ;
; DRAM_DQ[15]                                                                                                                                                                                 ;                   ;         ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                   ; 0                 ; 0       ;
; CLOCK_50                                                                                                                                                                                    ;                   ;         ;
; KEY[0]                                                                                                                                                                                      ;                   ;         ;
;      - PLATFORM_DES_LAB_8:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                  ; 1                 ; 0       ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 0       ;
;      - PLATFORM_DES_LAB_8:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                   ; 1                 ; 0       ;
;      - PLATFORM_DES_LAB_8:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                                                          ; 1                 ; 0       ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 0       ;
;      - PLATFORM_DES_LAB_8:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                   ; 1                 ; 0       ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 0       ;
;      - PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                          ; 1                 ; 0       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                   ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; KEY[0]                                                                                                                                                                                                                                                                                                                                                     ; PIN_AJ4                    ; 8       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]~2                                                                                                                                                                                                                   ; LABCELL_X29_Y4_N24         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]~3                                                                                                                                                                                                                   ; LABCELL_X29_Y3_N54         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]~5                                                                                                                                                                                                                   ; MLABCELL_X28_Y4_N57        ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]~4                                                                                                                                                                                                                    ; MLABCELL_X28_Y4_N54        ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                       ; LABCELL_X27_Y6_N51         ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~0                                                                                                                                                                                                                    ; LABCELL_X30_Y7_N3          ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~1                                                                                                                                                                                                                   ; LABCELL_X30_Y7_N54         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~1                                                                                                                                                                                                               ; MLABCELL_X28_Y8_N48        ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]~3                                                                                                                                                                                                                   ; MLABCELL_X28_Y6_N48        ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                      ; MLABCELL_X28_Y6_N33        ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                 ; FF_X30_Y7_N20              ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                 ; FF_X30_Y7_N11              ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                 ; FF_X30_Y7_N14              ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                            ; FF_X24_Y5_N50              ; 40      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]~1                                                                                                                                                                                                       ; MLABCELL_X28_Y8_N45        ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~0                                                                                                                                                                                                                  ; LABCELL_X33_Y4_N51         ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]~2                                                                                                                                                                                                                 ; LABCELL_X31_Y5_N9          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                 ; LABCELL_X31_Y3_N57         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]~1                                                                                                                                                                                                                  ; MLABCELL_X28_Y6_N15        ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y6_N24        ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                ; LABCELL_X24_Y5_N45         ; 8       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                 ; LABCELL_X27_Y6_N48         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1                                                                                                                                                                                                                                          ; LABCELL_X27_Y6_N24         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                ; FF_X3_Y3_N38               ; 20      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                              ; MLABCELL_X3_Y3_N6          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                     ; LABCELL_X12_Y4_N21         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                      ; LABCELL_X19_Y6_N0          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                               ; MLABCELL_X3_Y4_N6          ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                               ; MLABCELL_X3_Y4_N27         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                    ; MLABCELL_X8_Y2_N24         ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                        ; FF_X7_Y4_N16               ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]~1                                                                                                                 ; MLABCELL_X6_Y6_N39         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                    ; LABCELL_X1_Y4_N33          ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                     ; FF_X1_Y4_N19               ; 8       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                         ; MLABCELL_X3_Y4_N36         ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                         ; LABCELL_X4_Y6_N15          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~7                                                                                                                        ; MLABCELL_X3_Y4_N48         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                           ; MLABCELL_X3_Y4_N30         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                            ; MLABCELL_X3_Y6_N54         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                         ; MLABCELL_X6_Y5_N6          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                              ; MLABCELL_X3_Y2_N0          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                             ; LABCELL_X4_Y3_N6           ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                             ; MLABCELL_X6_Y2_N3          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                             ; MLABCELL_X3_Y4_N42         ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                 ; MLABCELL_X6_Y6_N54         ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                 ; MLABCELL_X6_Y6_N24         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                              ; LABCELL_X4_Y3_N24          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                   ; MLABCELL_X3_Y2_N21         ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                          ; LABCELL_X2_Y1_N6           ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~1                                                                                                           ; LABCELL_X2_Y1_N24          ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                               ; MLABCELL_X6_Y5_N57         ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~4                                                                                               ; LABCELL_X4_Y6_N0           ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                             ; MLABCELL_X6_Y4_N3          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2                                                                                                                  ; MLABCELL_X3_Y2_N48         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~17                                                                                                                          ; LABCELL_X4_Y4_N12          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                 ; FF_X6_Y3_N23               ; 42      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                ; LABCELL_X30_Y6_N9          ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                       ; FF_X24_Y6_N47              ; 266     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready                                                                                                                                                                                           ; LABCELL_X22_Y5_N54         ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|write                                                                                                                                                                                                        ; MLABCELL_X25_Y6_N33        ; 7       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                      ; LABCELL_X22_Y4_N3          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                      ; LABCELL_X22_Y4_N12         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                      ; LABCELL_X22_Y4_N27         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                      ; LABCELL_X22_Y4_N39         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                      ; LABCELL_X23_Y4_N39         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                      ; LABCELL_X22_Y4_N15         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                      ; LABCELL_X23_Y4_N30         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                     ; FF_X22_Y4_N56              ; 23      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; FF_X23_Y4_N59              ; 7       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                  ; LABCELL_X23_Y4_N27         ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                    ; FF_X23_Y4_N11              ; 7       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                    ; FF_X23_Y4_N8               ; 7       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                    ; FF_X23_Y4_N50              ; 7       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                    ; FF_X23_Y4_N53              ; 7       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                    ; FF_X23_Y4_N26              ; 7       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|comb~1                                                                                                                                                                                                              ; LABCELL_X22_Y5_N39         ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|rp_valid                                                                                                                                                                                                            ; LABCELL_X22_Y5_N36         ; 47      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[3]~0                                                                                                                                                                                             ; LABCELL_X31_Y4_N42         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|save_dest_id~0                                                                                                                                                                                                          ; LABCELL_X30_Y4_N0          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[13]~0                                                                                                                                                                                        ; MLABCELL_X25_Y4_N45        ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|use_reg                                                                                                                                                                                               ; FF_X25_Y4_N11              ; 70      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|always10~1                                                                                                                                                                                            ; LABCELL_X23_Y5_N42         ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module|entry_0[43]~0                                                                                                                         ; MLABCELL_X25_Y3_N54        ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module:the_PLATFORM_DES_LAB_8_new_sdram_controller_0_input_efifo_module|entry_1[43]~0                                                                                                                         ; MLABCELL_X25_Y3_N30        ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|Selector93~1                                                                                                                                                                                                                                                        ; LABCELL_X23_Y1_N3          ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|WideOr16~0                                                                                                                                                                                                                                                          ; LABCELL_X23_Y1_N0          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|active_rnw~2                                                                                                                                                                                                                                                        ; LABCELL_X23_Y2_N6          ; 49      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                                                                                                                                                   ; FF_X21_Y2_N25              ; 20      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                                                                                                                                                                   ; FF_X24_Y1_N20              ; 7       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000~DUPLICATE                                                                                                                                                                                                                                         ; FF_X24_Y1_N19              ; 13      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                                                                                                                                                                  ; DDIOOECELL_X24_Y0_N56      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                     ; DDIOOECELL_X26_Y0_N96      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                    ; DDIOOECELL_X30_Y0_N39      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                    ; DDIOOECELL_X18_Y0_N96      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                    ; DDIOOECELL_X32_Y0_N56      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                    ; DDIOOECELL_X32_Y0_N39      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                    ; DDIOOECELL_X26_Y0_N79      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                    ; DDIOOECELL_X24_Y0_N39      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                     ; DDIOOECELL_X28_Y0_N39      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                     ; DDIOOECELL_X28_Y0_N56      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                     ; DDIOOECELL_X30_Y0_N56      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                     ; DDIOOECELL_X18_Y0_N79      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y0_N62      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y0_N45      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y0_N79      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y0_N96      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pio_0:pio_0|always0~1                                                                                                                                                                                                                                                                                             ; LABCELL_X30_Y4_N27         ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 760     ; Clock                                   ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; PLATFORM_DES_LAB_8:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                        ; FF_X24_Y6_N2               ; 43      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                            ; FF_X21_Y4_N44              ; 295     ; Async. clear, Async. load, Clock enable ; no     ; --                   ; --               ; --                        ;
; PLATFORM_DES_LAB_8:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                ; LABCELL_X2_Y4_N12          ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 327     ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X3_Y5_N2                ; 13      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                      ; LABCELL_X4_Y5_N33          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; LABCELL_X1_Y2_N45          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X4_Y5_N42          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                           ; LABCELL_X2_Y5_N15          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1                             ; LABCELL_X4_Y5_N9           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1              ; LABCELL_X2_Y5_N9           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1      ; MLABCELL_X8_Y5_N51         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; MLABCELL_X8_Y5_N42         ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X3_Y5_N29               ; 18      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X3_Y5_N5                ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; MLABCELL_X3_Y5_N57         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X7_Y2_N26               ; 78      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X2_Y5_N18          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                        ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 1       ; Global Clock         ; GCLK3            ; --                        ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1] ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 760     ; Global Clock         ; GCLK2            ; --                        ;
+---------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None ; M10K_X26_Y6_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0     ; None ; M10K_X26_Y5_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 2,766 / 289,320 ( < 1 % ) ;
; C12 interconnects                           ; 18 / 13,420 ( < 1 % )     ;
; C2 interconnects                            ; 946 / 119,108 ( < 1 % )   ;
; C4 interconnects                            ; 449 / 56,300 ( < 1 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 329 / 289,320 ( < 1 % )   ;
; Global clocks                               ; 2 / 16 ( 13 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 476 / 84,580 ( < 1 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 80 / 12,676 ( < 1 % )     ;
; R14/C12 interconnect drivers                ; 83 / 20,720 ( < 1 % )     ;
; R3 interconnects                            ; 1,194 / 130,992 ( < 1 % ) ;
; R6 interconnects                            ; 1,487 / 266,960 ( < 1 % ) ;
; Spine clocks                                ; 3 / 360 ( < 1 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 57           ; 37           ; 57           ; 0            ; 0            ; 61        ; 57           ; 0            ; 61        ; 61        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 24           ; 4            ; 61           ; 61           ; 0         ; 4            ; 61           ; 0         ; 0         ; 61           ; 61           ; 61           ; 61           ; 61           ; 61           ; 61           ; 61           ; 61           ; 61           ; 61           ; 61           ; 61           ; 61           ; 61           ; 61           ; 61           ; 61           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; CLOCK2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK3_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK4_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                         ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; Source Clock(s)                                                 ; Destination Clock(s)                                            ; Delay Added in ns ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; altera_reserved_tck                                             ; altera_reserved_tck                                             ; 347.9             ;
; u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; 177.9             ;
; altera_reserved_tck,I/O                                         ; altera_reserved_tck                                             ; 14.5              ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                      ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                          ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                                    ; 1.911             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                          ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                                    ; 1.906             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                          ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                                    ; 1.891             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.773             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.745             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.743             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.726             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.701             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                                                              ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                          ; 1.685             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                                                                                              ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                          ; 1.653             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                                                                                           ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 1.633             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                         ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                    ; 1.486             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                         ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                    ; 1.483             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                         ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                          ; 1.482             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                             ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 1.465             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                         ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                    ; 1.461             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                         ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                          ; 1.460             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                         ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                    ; 1.433             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                             ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 1.432             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                         ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                          ; 1.418             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]                                                                                                             ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 1.410             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]                                                                                                             ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 1.396             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                          ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 1.392             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]                                                                                                             ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 1.386             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]                                                                                                             ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 1.381             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]                                                                                                             ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 1.360             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]  ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                                                                                                   ; 1.326             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                          ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 1.309             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]                                                                                                             ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 1.305             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                          ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 1.257             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                           ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                    ; 1.251             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                          ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 1.246             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 1.168             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]                                                                                                             ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 1.153             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]  ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 1.132             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                          ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                  ; 1.091             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.080             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.068             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.058             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                                                                                              ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                                                                                           ; 1.052             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                        ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                                        ; 1.052             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                     ; 1.043             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                          ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                  ; 1.041             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.038             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                                                         ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                             ; 1.035             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                       ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                      ; 1.022             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] ; 1.012             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                         ; 1.011             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.994             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 0.981             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                             ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                             ; 0.974             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                             ; 0.974             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                  ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                             ; 0.974             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                                                        ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                                        ; 0.964             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 0.964             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 0.962             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 0.956             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                      ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                      ; 0.955             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                      ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                      ; 0.951             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                       ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                      ; 0.948             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                      ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                      ; 0.947             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                                        ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                        ; 0.947             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                                        ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                                        ; 0.947             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                      ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                      ; 0.941             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                       ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                      ; 0.939             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                                    ; 0.932             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                             ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                                    ; 0.932             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                             ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                                    ; 0.932             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                             ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                                    ; 0.932             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                              ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                                    ; 0.932             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                             ; 0.931             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 0.929             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                   ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                        ; 0.928             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                      ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                        ; 0.928             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                                      ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                        ; 0.928             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                                      ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                        ; 0.928             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                      ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                        ; 0.928             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                       ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                        ; 0.928             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                       ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                        ; 0.928             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                       ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                        ; 0.928             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                       ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                        ; 0.928             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                       ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                        ; 0.928             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                       ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                        ; 0.928             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                       ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                        ; 0.928             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                      ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                        ; 0.928             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                ; 0.919             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                    ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                    ; 0.913             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                         ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                    ; 0.913             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                       ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                    ; 0.913             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                       ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                    ; 0.913             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                       ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                    ; 0.913             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                       ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                    ; 0.913             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                       ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                    ; 0.913             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                       ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                    ; 0.913             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                          ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                    ; 0.913             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                       ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                    ; 0.913             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                                               ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                    ; 0.913             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                                                             ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                    ; 0.913             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                                                             ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                    ; 0.913             ;
; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                             ; PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                    ; 0.913             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSXFC6D6F31C6 for design "IT_LAB_8"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G3
    Info (11162): PLATFORM_DES_LAB_8:u0|PLATFORM_DES_LAB_8_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 693 fanout uses global clock CLKCTRL_G2
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'PLATFORM_DES_LAB_8/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'PLATFORM_DES_LAB_8/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'IT_LAB_8.SDC'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 5 -phase -153.00 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 8 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):   20.000    CLOCK2_50
    Info (332111):   20.000    CLOCK3_50
    Info (332111):   20.000    CLOCK4_50
    Info (332111):   20.000     CLOCK_50
    Info (332111):    1.398 u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    6.993 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    6.993 u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 24 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 35 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:16
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:06
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (11888): Total time spent on timing analysis during the Fitter is 4.14 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:11
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/IT_LAB_8.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 7032 megabytes
    Info: Processing ended: Fri Mar 11 11:57:40 2022
    Info: Elapsed time: 00:01:20
    Info: Total CPU time (on all processors): 00:02:28


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_8/quartus/IT_LAB_8.fit.smsg.


