

================================================================
== Vitis HLS Report for 'matmul_hls'
================================================================
* Date:           Mon Sep 15 23:20:11 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matmul_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   114718|   114718|  1.147 ms|  1.147 ms|  114719|  114719|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+
        |grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260  |matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2  |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288  |matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4  |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316  |matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6  |    65547|    65547|  0.655 ms|  0.655 ms|  65540|  65540|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368  |matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9  |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   96|   13987|  10220|    -|
|Memory           |       96|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|   1983|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       96|   96|   14002|  12205|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       34|   43|      13|     22|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+------+-----+
    |control_s_axi_U                                                 |control_s_axi                                        |        0|   0|     36|    40|    0|
    |grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260  |matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2  |        0|   0|    108|   172|    0|
    |grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288  |matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4  |        0|   0|    114|   185|    0|
    |grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316  |matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6  |        0|  96|  13688|  9554|    0|
    |grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368  |matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9  |        0|   0|     41|   269|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+------+-----+
    |Total                                                           |                                                     |        0|  96|  13987| 10220|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U     |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_1_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_2_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_3_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_4_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_5_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_6_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_7_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_8_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_9_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_10_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_11_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_12_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_13_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_14_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_15_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_U     |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_1_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_2_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_3_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_4_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_5_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_6_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_7_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_8_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_9_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_10_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_11_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_12_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_13_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_14_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_15_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_U     |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_1_U   |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_2_U   |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_3_U   |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_4_U   |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_5_U   |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_6_U   |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_7_U   |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_8_U   |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_9_U   |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_10_U  |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_11_U  |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_12_U  |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_13_U  |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_14_U  |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_15_U  |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                    |       96|  0|   0|    0| 49152| 1536|    48|      1572864|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                   Variable Name                                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TREADY  |       and|   0|  0|   2|           1|           1|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                             |          |   0|  0|   2|           1|           1|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |A_10_address1                  |  14|          3|   10|         30|
    |A_10_ce0                       |   9|          2|    1|          2|
    |A_10_ce1                       |  14|          3|    1|          3|
    |A_10_we1                       |   9|          2|    1|          2|
    |A_11_address1                  |  14|          3|   10|         30|
    |A_11_ce0                       |   9|          2|    1|          2|
    |A_11_ce1                       |  14|          3|    1|          3|
    |A_11_we1                       |   9|          2|    1|          2|
    |A_12_address1                  |  14|          3|   10|         30|
    |A_12_ce0                       |   9|          2|    1|          2|
    |A_12_ce1                       |  14|          3|    1|          3|
    |A_12_we1                       |   9|          2|    1|          2|
    |A_13_address1                  |  14|          3|   10|         30|
    |A_13_ce0                       |   9|          2|    1|          2|
    |A_13_ce1                       |  14|          3|    1|          3|
    |A_13_we1                       |   9|          2|    1|          2|
    |A_14_address1                  |  14|          3|   10|         30|
    |A_14_ce0                       |   9|          2|    1|          2|
    |A_14_ce1                       |  14|          3|    1|          3|
    |A_14_we1                       |   9|          2|    1|          2|
    |A_15_address1                  |  14|          3|   10|         30|
    |A_15_ce0                       |   9|          2|    1|          2|
    |A_15_ce1                       |  14|          3|    1|          3|
    |A_15_we1                       |   9|          2|    1|          2|
    |A_1_address1                   |  14|          3|   10|         30|
    |A_1_ce0                        |   9|          2|    1|          2|
    |A_1_ce1                        |  14|          3|    1|          3|
    |A_1_we1                        |   9|          2|    1|          2|
    |A_2_address1                   |  14|          3|   10|         30|
    |A_2_ce0                        |   9|          2|    1|          2|
    |A_2_ce1                        |  14|          3|    1|          3|
    |A_2_we1                        |   9|          2|    1|          2|
    |A_3_address1                   |  14|          3|   10|         30|
    |A_3_ce0                        |   9|          2|    1|          2|
    |A_3_ce1                        |  14|          3|    1|          3|
    |A_3_we1                        |   9|          2|    1|          2|
    |A_4_address1                   |  14|          3|   10|         30|
    |A_4_ce0                        |   9|          2|    1|          2|
    |A_4_ce1                        |  14|          3|    1|          3|
    |A_4_we1                        |   9|          2|    1|          2|
    |A_5_address1                   |  14|          3|   10|         30|
    |A_5_ce0                        |   9|          2|    1|          2|
    |A_5_ce1                        |  14|          3|    1|          3|
    |A_5_we1                        |   9|          2|    1|          2|
    |A_6_address1                   |  14|          3|   10|         30|
    |A_6_ce0                        |   9|          2|    1|          2|
    |A_6_ce1                        |  14|          3|    1|          3|
    |A_6_we1                        |   9|          2|    1|          2|
    |A_7_address1                   |  14|          3|   10|         30|
    |A_7_ce0                        |   9|          2|    1|          2|
    |A_7_ce1                        |  14|          3|    1|          3|
    |A_7_we1                        |   9|          2|    1|          2|
    |A_8_address1                   |  14|          3|   10|         30|
    |A_8_ce0                        |   9|          2|    1|          2|
    |A_8_ce1                        |  14|          3|    1|          3|
    |A_8_we1                        |   9|          2|    1|          2|
    |A_9_address1                   |  14|          3|   10|         30|
    |A_9_ce0                        |   9|          2|    1|          2|
    |A_9_ce1                        |  14|          3|    1|          3|
    |A_9_we1                        |   9|          2|    1|          2|
    |A_address1                     |  14|          3|   10|         30|
    |A_ce0                          |   9|          2|    1|          2|
    |A_ce1                          |  14|          3|    1|          3|
    |A_we1                          |   9|          2|    1|          2|
    |B_10_address1                  |  14|          3|   10|         30|
    |B_10_ce0                       |   9|          2|    1|          2|
    |B_10_ce1                       |  14|          3|    1|          3|
    |B_10_we1                       |   9|          2|    1|          2|
    |B_11_address1                  |  14|          3|   10|         30|
    |B_11_ce0                       |   9|          2|    1|          2|
    |B_11_ce1                       |  14|          3|    1|          3|
    |B_11_we1                       |   9|          2|    1|          2|
    |B_12_address1                  |  14|          3|   10|         30|
    |B_12_ce0                       |   9|          2|    1|          2|
    |B_12_ce1                       |  14|          3|    1|          3|
    |B_12_we1                       |   9|          2|    1|          2|
    |B_13_address1                  |  14|          3|   10|         30|
    |B_13_ce0                       |   9|          2|    1|          2|
    |B_13_ce1                       |  14|          3|    1|          3|
    |B_13_we1                       |   9|          2|    1|          2|
    |B_14_address1                  |  14|          3|   10|         30|
    |B_14_ce0                       |   9|          2|    1|          2|
    |B_14_ce1                       |  14|          3|    1|          3|
    |B_14_we1                       |   9|          2|    1|          2|
    |B_15_address1                  |  14|          3|   10|         30|
    |B_15_ce0                       |   9|          2|    1|          2|
    |B_15_ce1                       |  14|          3|    1|          3|
    |B_15_we1                       |   9|          2|    1|          2|
    |B_1_address1                   |  14|          3|   10|         30|
    |B_1_ce0                        |   9|          2|    1|          2|
    |B_1_ce1                        |  14|          3|    1|          3|
    |B_1_we1                        |   9|          2|    1|          2|
    |B_2_address1                   |  14|          3|   10|         30|
    |B_2_ce0                        |   9|          2|    1|          2|
    |B_2_ce1                        |  14|          3|    1|          3|
    |B_2_we1                        |   9|          2|    1|          2|
    |B_3_address1                   |  14|          3|   10|         30|
    |B_3_ce0                        |   9|          2|    1|          2|
    |B_3_ce1                        |  14|          3|    1|          3|
    |B_3_we1                        |   9|          2|    1|          2|
    |B_4_address1                   |  14|          3|   10|         30|
    |B_4_ce0                        |   9|          2|    1|          2|
    |B_4_ce1                        |  14|          3|    1|          3|
    |B_4_we1                        |   9|          2|    1|          2|
    |B_5_address1                   |  14|          3|   10|         30|
    |B_5_ce0                        |   9|          2|    1|          2|
    |B_5_ce1                        |  14|          3|    1|          3|
    |B_5_we1                        |   9|          2|    1|          2|
    |B_6_address1                   |  14|          3|   10|         30|
    |B_6_ce0                        |   9|          2|    1|          2|
    |B_6_ce1                        |  14|          3|    1|          3|
    |B_6_we1                        |   9|          2|    1|          2|
    |B_7_address1                   |  14|          3|   10|         30|
    |B_7_ce0                        |   9|          2|    1|          2|
    |B_7_ce1                        |  14|          3|    1|          3|
    |B_7_we1                        |   9|          2|    1|          2|
    |B_8_address1                   |  14|          3|   10|         30|
    |B_8_ce0                        |   9|          2|    1|          2|
    |B_8_ce1                        |  14|          3|    1|          3|
    |B_8_we1                        |   9|          2|    1|          2|
    |B_9_address1                   |  14|          3|   10|         30|
    |B_9_ce0                        |   9|          2|    1|          2|
    |B_9_ce1                        |  14|          3|    1|          3|
    |B_9_we1                        |   9|          2|    1|          2|
    |B_address1                     |  14|          3|   10|         30|
    |B_ce0                          |   9|          2|    1|          2|
    |B_ce1                          |  14|          3|    1|          3|
    |B_we1                          |   9|          2|    1|          2|
    |C_10_ce0                       |   9|          2|    1|          2|
    |C_10_ce1                       |   9|          2|    1|          2|
    |C_10_we1                       |   9|          2|    1|          2|
    |C_11_ce0                       |   9|          2|    1|          2|
    |C_11_ce1                       |   9|          2|    1|          2|
    |C_11_we1                       |   9|          2|    1|          2|
    |C_12_ce0                       |   9|          2|    1|          2|
    |C_12_ce1                       |   9|          2|    1|          2|
    |C_12_we1                       |   9|          2|    1|          2|
    |C_13_ce0                       |   9|          2|    1|          2|
    |C_13_ce1                       |   9|          2|    1|          2|
    |C_13_we1                       |   9|          2|    1|          2|
    |C_14_ce0                       |   9|          2|    1|          2|
    |C_14_ce1                       |   9|          2|    1|          2|
    |C_14_we1                       |   9|          2|    1|          2|
    |C_15_ce0                       |   9|          2|    1|          2|
    |C_15_ce1                       |   9|          2|    1|          2|
    |C_15_we1                       |   9|          2|    1|          2|
    |C_1_ce0                        |   9|          2|    1|          2|
    |C_1_ce1                        |   9|          2|    1|          2|
    |C_1_we1                        |   9|          2|    1|          2|
    |C_2_ce0                        |   9|          2|    1|          2|
    |C_2_ce1                        |   9|          2|    1|          2|
    |C_2_we1                        |   9|          2|    1|          2|
    |C_3_ce0                        |   9|          2|    1|          2|
    |C_3_ce1                        |   9|          2|    1|          2|
    |C_3_we1                        |   9|          2|    1|          2|
    |C_4_ce0                        |   9|          2|    1|          2|
    |C_4_ce1                        |   9|          2|    1|          2|
    |C_4_we1                        |   9|          2|    1|          2|
    |C_5_ce0                        |   9|          2|    1|          2|
    |C_5_ce1                        |   9|          2|    1|          2|
    |C_5_we1                        |   9|          2|    1|          2|
    |C_6_ce0                        |   9|          2|    1|          2|
    |C_6_ce1                        |   9|          2|    1|          2|
    |C_6_we1                        |   9|          2|    1|          2|
    |C_7_ce0                        |   9|          2|    1|          2|
    |C_7_ce1                        |   9|          2|    1|          2|
    |C_7_we1                        |   9|          2|    1|          2|
    |C_8_ce0                        |   9|          2|    1|          2|
    |C_8_ce1                        |   9|          2|    1|          2|
    |C_8_we1                        |   9|          2|    1|          2|
    |C_9_ce0                        |   9|          2|    1|          2|
    |C_9_ce1                        |   9|          2|    1|          2|
    |C_9_we1                        |   9|          2|    1|          2|
    |C_ce0                          |   9|          2|    1|          2|
    |C_ce1                          |   9|          2|    1|          2|
    |C_we1                          |   9|          2|    1|          2|
    |ap_NS_fsm                      |  65|         12|    1|         12|
    |stream_in_TREADY_int_regslice  |  14|          3|    1|          3|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |1983|        431|  466|       1295|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |  11|   0|   11|          0|
    |grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_start_reg  |   1|   0|    1|          0|
    |grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_start_reg  |   1|   0|    1|          0|
    |grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_start_reg  |   1|   0|    1|          0|
    |grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_start_reg  |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        |  15|   0|   15|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|              control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|              control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|              control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|              control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|              control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|              control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|              control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|              control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|              control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|              control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|              control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|              control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|              control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|              control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|              control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|              control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|              control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           matmul_hls|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           matmul_hls|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           matmul_hls|  return value|
|stream_in_TDATA        |   in|   32|        axis|   stream_in_V_data_V|       pointer|
|stream_in_TVALID       |   in|    1|        axis|   stream_in_V_last_V|       pointer|
|stream_in_TREADY       |  out|    1|        axis|   stream_in_V_last_V|       pointer|
|stream_in_TLAST        |   in|    1|        axis|   stream_in_V_last_V|       pointer|
|stream_in_TKEEP        |   in|    4|        axis|   stream_in_V_keep_V|       pointer|
|stream_in_TSTRB        |   in|    4|        axis|   stream_in_V_strb_V|       pointer|
|stream_out_TDATA       |  out|   32|        axis|  stream_out_V_data_V|       pointer|
|stream_out_TVALID      |  out|    1|        axis|  stream_out_V_last_V|       pointer|
|stream_out_TREADY      |   in|    1|        axis|  stream_out_V_last_V|       pointer|
|stream_out_TLAST       |  out|    1|        axis|  stream_out_V_last_V|       pointer|
|stream_out_TKEEP       |  out|    4|        axis|  stream_out_V_keep_V|       pointer|
|stream_out_TSTRB       |  out|    4|        axis|  stream_out_V_strb_V|       pointer|
+-----------------------+-----+-----+------------+---------------------+--------------+

