# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../OExo01-Element.gen/sources_1/ip/MUX2T1_8_0/MUX2T1_8_0_sim_netlist.v" \
"../../../../OExo01-Element.srcs/sources_1/new/MUX2T1_8_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
