OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 4180 5600
[INFO GPL-0005] CoreAreaUxUy: 691600 691600
[INFO GPL-0006] NumInstances: 31349
[INFO GPL-0007] NumPlaceInstances: 30612
[INFO GPL-0008] NumFixedInstances: 737
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 30795
[INFO GPL-0011] NumPins: 99364
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 695630 695630
[INFO GPL-0014] CoreAreaLxLy: 4180 5600
[INFO GPL-0015] CoreAreaUxUy: 691600 691600
[INFO GPL-0016] CoreArea: 471570120000
[INFO GPL-0017] NonPlaceInstsArea: 784168000
[INFO GPL-0018] PlaceInstsArea: 179555320000
[INFO GPL-0019] Util(%): 38.14
[INFO GPL-0020] StdInstsArea: 179555320000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00589162 HPWL: 496658761
[InitialPlace]  Iter: 2 CG residual: 0.00577436 HPWL: 203148163
[InitialPlace]  Iter: 3 CG residual: 0.00688287 HPWL: 201849439
[InitialPlace]  Iter: 4 CG residual: 0.00060082 HPWL: 200582501
[InitialPlace]  Iter: 5 CG residual: 0.00020335 HPWL: 198876258
[InitialPlace]  Iter: 6 CG residual: 0.00020931 HPWL: 197346284
[InitialPlace]  Iter: 7 CG residual: 0.00017736 HPWL: 196053611
[InitialPlace]  Iter: 8 CG residual: 0.00011453 HPWL: 195422875
[InitialPlace]  Iter: 9 CG residual: 0.00012933 HPWL: 194873897
[InitialPlace]  Iter: 10 CG residual: 0.00013656 HPWL: 194639875
[InitialPlace]  Iter: 11 CG residual: 0.00011515 HPWL: 194172843
[InitialPlace]  Iter: 12 CG residual: 0.00011362 HPWL: 193933402
[InitialPlace]  Iter: 13 CG residual: 0.00009726 HPWL: 193500862
[InitialPlace]  Iter: 14 CG residual: 0.00011560 HPWL: 193319969
[InitialPlace]  Iter: 15 CG residual: 0.00009696 HPWL: 192961173
[InitialPlace]  Iter: 16 CG residual: 0.00009157 HPWL: 192800822
[InitialPlace]  Iter: 17 CG residual: 0.00009499 HPWL: 192338840
[InitialPlace]  Iter: 18 CG residual: 0.00013146 HPWL: 192216112
[InitialPlace]  Iter: 19 CG residual: 0.00009169 HPWL: 191761473
[InitialPlace]  Iter: 20 CG residual: 0.00011229 HPWL: 191674306
[INFO GPL-0031] FillerInit: NumGCells: 48682
[INFO GPL-0032] FillerInit: NumGNets: 30795
[INFO GPL-0033] FillerInit: NumGPins: 99364
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 5865520
[INFO GPL-0025] IdealBinArea: 9775866
[INFO GPL-0026] IdealBinCnt: 48238
[INFO GPL-0027] TotalBinArea: 471570120000
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 5371 5360
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.991026 HPWL: 30658112
[NesterovSolve] Iter: 10 overflow: 0.98381 HPWL: 40982248
[NesterovSolve] Iter: 20 overflow: 0.980464 HPWL: 48880077
[NesterovSolve] Iter: 30 overflow: 0.979521 HPWL: 51133424
[NesterovSolve] Iter: 40 overflow: 0.979823 HPWL: 50438605
[NesterovSolve] Iter: 50 overflow: 0.979593 HPWL: 50166317
[NesterovSolve] Iter: 60 overflow: 0.979117 HPWL: 50365927
[NesterovSolve] Iter: 70 overflow: 0.978847 HPWL: 50341722
[NesterovSolve] Iter: 80 overflow: 0.979164 HPWL: 50370318
[NesterovSolve] Iter: 90 overflow: 0.979413 HPWL: 50502469
[NesterovSolve] Iter: 100 overflow: 0.979496 HPWL: 50510904
[NesterovSolve] Iter: 110 overflow: 0.97958 HPWL: 50471162
[NesterovSolve] Iter: 120 overflow: 0.979509 HPWL: 50543782
[NesterovSolve] Iter: 130 overflow: 0.979549 HPWL: 50734733
[NesterovSolve] Iter: 140 overflow: 0.979473 HPWL: 51205368
[NesterovSolve] Iter: 150 overflow: 0.979334 HPWL: 52276419
[NesterovSolve] Iter: 160 overflow: 0.978905 HPWL: 54187372
[NesterovSolve] Iter: 170 overflow: 0.97804 HPWL: 57231212
[NesterovSolve] Iter: 180 overflow: 0.975982 HPWL: 60936896
[NesterovSolve] Iter: 190 overflow: 0.972294 HPWL: 63860603
[NesterovSolve] Iter: 200 overflow: 0.967 HPWL: 65733292
[NesterovSolve] Iter: 210 overflow: 0.960279 HPWL: 68596761
[NesterovSolve] Iter: 220 overflow: 0.95305 HPWL: 75428063
[NesterovSolve] Iter: 230 overflow: 0.944104 HPWL: 86817475
[NesterovSolve] Iter: 240 overflow: 0.935783 HPWL: 103522729
[NesterovSolve] Iter: 250 overflow: 0.923243 HPWL: 128739415
[NesterovSolve] Iter: 260 overflow: 0.904395 HPWL: 161548600
[NesterovSolve] Iter: 270 overflow: 0.887154 HPWL: 190590690
[NesterovSolve] Iter: 280 overflow: 0.869224 HPWL: 213892862
[NesterovSolve] Iter: 290 overflow: 0.847824 HPWL: 237675226
[NesterovSolve] Iter: 300 overflow: 0.816837 HPWL: 273687276
[NesterovSolve] Iter: 310 overflow: 0.791033 HPWL: 293988924
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3743 nets.
[NesterovSolve] Iter: 320 overflow: 0.766053 HPWL: 307291212
[NesterovSolve] Iter: 330 overflow: 0.735897 HPWL: 298899040
[NesterovSolve] Iter: 340 overflow: 0.703708 HPWL: 316183365
[NesterovSolve] Iter: 350 overflow: 0.669686 HPWL: 338880776
[NesterovSolve] Iter: 360 overflow: 0.631216 HPWL: 361067015
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3738 nets.
[NesterovSolve] Snapshot saved at iter = 368
[NesterovSolve] Iter: 370 overflow: 0.594822 HPWL: 377652299
[NesterovSolve] Iter: 380 overflow: 0.551665 HPWL: 389859982
[NesterovSolve] Iter: 390 overflow: 0.495488 HPWL: 396962760
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3743 nets.
[NesterovSolve] Iter: 400 overflow: 0.434155 HPWL: 394845591
[NesterovSolve] Iter: 410 overflow: 0.373655 HPWL: 385032132
[NesterovSolve] Iter: 420 overflow: 0.319593 HPWL: 373394750
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3743 nets.
[NesterovSolve] Iter: 430 overflow: 0.276505 HPWL: 367996987
[NesterovSolve] Iter: 440 overflow: 0.238374 HPWL: 364019651
[NesterovSolve] Iter: 450 overflow: 0.204682 HPWL: 360190709
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3743 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 165 165
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 27225
[INFO GPL-0063] TotalRouteOverflowH2: 3.661906123161316
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 27
[INFO GPL-0066] 0.5%RC: 1.0092941779775668
[INFO GPL-0067] 1.0%RC: 1.0046529938032545
[INFO GPL-0068] 2.0%RC: 1.0023279759206365
[INFO GPL-0069] 5.0%RC: 1.000931545694012
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0069736
[NesterovSolve] Iter: 460 overflow: 0.176599 HPWL: 356913419
[NesterovSolve] Iter: 470 overflow: 0.149227 HPWL: 354203335
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3737 nets.
[NesterovSolve] Iter: 480 overflow: 0.126325 HPWL: 352258969
[NesterovSolve] Iter: 490 overflow: 0.107234 HPWL: 350928546
[NesterovSolve] Finished with Overflow: 0.099393

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
fp_adder/adder/_106_/CK ^
   0.28
_521_/CK ^
   0.00      0.00       0.28


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _548_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
   145  332.10                           rst_ni (net)
                  0.10    0.08  100.08 ^ _548_/RN (DFFR_X1)
                                100.08   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _548_/CK (DFFR_X1)
                          0.30    0.30   library removal time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                               -100.08   data arrival time
-----------------------------------------------------------------------------
                                 99.78   slack (MET)


Startpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2712_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2373_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk_i (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v lut/gen_sub_units_scm[11].sub_unit_i/_2712_/GN (DLL_X1)
                  0.01    0.04  500.04 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2712_/Q (DLL_X1)
     1    1.01                           lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[8].cg_i.en_latch (net)
                  0.01    0.00  500.04 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2373_/A2 (AND2_X1)
                                500.04   data arrival time

                  0.00  500.00  500.00   clock clk_i (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v lut/gen_sub_units_scm[11].sub_unit_i/_2373_/A1 (AND2_X1)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -500.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _525_/CK (DFFR_X1)
                  0.01    0.08    0.08 v _525_/Q (DFFR_X1)
     2    1.95                           result_o[4] (net)
                  0.01    0.00    0.08 v _317_/A2 (NAND2_X1)
                  0.01    0.02    0.10 ^ _317_/ZN (NAND2_X1)
     1    1.71                           _085_ (net)
                  0.01    0.00    0.10 ^ _319_/A1 (NAND2_X1)
                  0.01    0.01    0.11 v _319_/ZN (NAND2_X1)
     1    1.06                           _005_ (net)
                  0.01    0.00    0.11 v _525_/D (DFFR_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _525_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_108_ (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
   145  332.10                           rst_ni (net)
                  0.10    0.08  100.08 ^ fp_adder/adder/_108_/RN (DFFR_X1)
                                100.08   data arrival time

                  0.00  500.00  500.00   clock clk_i' (rise edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 ^ fp_adder/adder/_108_/CK (DFFR_X1)
                          0.04  500.04   library recovery time
                                500.04   data required time
-----------------------------------------------------------------------------
                                500.04   data required time
                               -100.08   data arrival time
-----------------------------------------------------------------------------
                                399.96   slack (MET)


Startpoint: lut/gen_sub_units_scm[6].sub_unit_i/_2737_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[6].sub_unit_i/_2400_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk_i (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v lut/gen_sub_units_scm[6].sub_unit_i/_2737_/GN (DLL_X1)
                  0.01    0.07  500.07 v lut/gen_sub_units_scm[6].sub_unit_i/_2737_/Q (DLL_X1)
     1    3.61                           lut/gen_sub_units_scm[6].sub_unit_i/gen_cg_word_iter[3].cg_i.en_latch (net)
                  0.01    0.00  500.07 v lut/gen_sub_units_scm[6].sub_unit_i/_2400_/A2 (AND2_X1)
                                500.07   data arrival time

                  0.00 1000.00 1000.00   clock clk_i (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ lut/gen_sub_units_scm[6].sub_unit_i/_2400_/A1 (AND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.07   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: lut/_209_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2858_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_209_/CK (DFFR_X2)
                  0.82    0.90    0.90 ^ lut/_209_/Q (DFFR_X2)
   513  807.19                           lut/wdata_a_q[4] (net)
                  0.93    0.34    1.24 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2858_/D (DLH_X1)
                                  1.24   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2858_/G (DLH_X1)
                          1.24    1.24   time borrowed from endpoint
                                  1.24   data required time
-----------------------------------------------------------------------------
                                  1.24   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                     500.00
library setup time                     -0.11
--------------------------------------------
max time borrow                       499.89
actual time borrow                      1.24
--------------------------------------------



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_108_ (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
   145  332.10                           rst_ni (net)
                  0.10    0.08  100.08 ^ fp_adder/adder/_108_/RN (DFFR_X1)
                                100.08   data arrival time

                  0.00  500.00  500.00   clock clk_i' (rise edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 ^ fp_adder/adder/_108_/CK (DFFR_X1)
                          0.04  500.04   library recovery time
                                500.04   data required time
-----------------------------------------------------------------------------
                                500.04   data required time
                               -100.08   data arrival time
-----------------------------------------------------------------------------
                                399.96   slack (MET)


Startpoint: lut/gen_sub_units_scm[6].sub_unit_i/_2737_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[6].sub_unit_i/_2400_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk_i (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v lut/gen_sub_units_scm[6].sub_unit_i/_2737_/GN (DLL_X1)
                  0.01    0.07  500.07 v lut/gen_sub_units_scm[6].sub_unit_i/_2737_/Q (DLL_X1)
     1    3.61                           lut/gen_sub_units_scm[6].sub_unit_i/gen_cg_word_iter[3].cg_i.en_latch (net)
                  0.01    0.00  500.07 v lut/gen_sub_units_scm[6].sub_unit_i/_2400_/A2 (AND2_X1)
                                500.07   data arrival time

                  0.00 1000.00 1000.00   clock clk_i (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ lut/gen_sub_units_scm[6].sub_unit_i/_2400_/A1 (AND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.07   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: lut/_209_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2858_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_209_/CK (DFFR_X2)
                  0.82    0.90    0.90 ^ lut/_209_/Q (DFFR_X2)
   513  807.19                           lut/wdata_a_q[4] (net)
                  0.93    0.34    1.24 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2858_/D (DLH_X1)
                                  1.24   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2858_/G (DLH_X1)
                          1.24    1.24   time borrowed from endpoint
                                  1.24   data required time
-----------------------------------------------------------------------------
                                  1.24   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                     500.00
library setup time                     -0.11
--------------------------------------------
max time borrow                       499.89
actual time borrow                      1.24
--------------------------------------------



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.01e-05   2.10e-06   2.77e-04   3.09e-04  38.4%
Combinational          1.05e-05   2.53e-05   4.61e-04   4.97e-04  61.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.07e-05   2.74e-05   7.38e-04   8.06e-04 100.0%
                           5.0%       3.4%      91.6%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 45085 u^2 38% utilization.

Elapsed time: 1:50.01[h:]min:sec. CPU time: user 109.63 sys 0.34 (99%). Peak memory: 440472KB.
