// Seed: 474761756
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    output tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    output wand id_5,
    input wor id_6,
    output tri id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wire id_10,
    output tri1 id_11,
    input tri0 id_12,
    input wand id_13,
    output supply1 id_14,
    output supply1 id_15
);
  wire id_17;
  wire id_18 = id_17;
endmodule
module module_1 (
    output logic id_0,
    output uwire id_1,
    input wor id_2,
    input uwire id_3,
    output wire id_4,
    input uwire id_5,
    input tri id_6,
    input supply1 id_7,
    input wor id_8,
    output supply0 id_9,
    input tri0 id_10,
    input supply0 id_11,
    input logic id_12,
    input wor id_13,
    output tri1 id_14
);
  assign id_9 = 1;
  module_0(
      id_8,
      id_14,
      id_4,
      id_13,
      id_2,
      id_4,
      id_7,
      id_4,
      id_1,
      id_5,
      id_13,
      id_4,
      id_7,
      id_8,
      id_4,
      id_1
  );
  initial begin
    id_0 <= id_12;
  end
endmodule
