INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO_CLASS/20240521_SV_adder/20240521_SV_Adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/VIVADO_CLASS/20240521_SV_adder/20240521_SV_Adder.srcs/sim_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO_CLASS/20240521_SV_adder/20240521_SV_Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
