// Seed: 3722167480
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_11, id_12;
  wire id_13;
endmodule
module module_1 (
    output logic id_0
);
  supply0 id_2;
  initial id_2 = 1;
  id_4 :
  assert property (@(posedge 1) (id_3)) id_0 <= $display(id_3);
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_4,
      id_4,
      id_4,
      id_4
  );
  id_5(
      1, 1
  );
  wire id_6;
endmodule
