Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2025.2.0.48.0

Sat Jan  3 19:59:08 2026

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 3 -hsp m -pwrprd -html -rpt sincos_linear_Avant.twr sincos_linear_Avant.udb -gui -msgset /home/kanmei/src/sincos_linear/project/promote.xml

----------------------------------
Design:          top_sin_linear
Family:          LAV-AT
Device:          LAV-AT-E30
Package:         CBG484
Performance:     3
Package Status:                     Preliminary    Version 14
Performance Hardware Data Status :   Advanced Version 108.1
----------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade 3 Corner at 85 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Setup at Speed Grade 3 Corner at 0 Degrees
        3.1  Clock Summary
        3.2  Endpoint slacks
        3.3  Detailed Report
    4  Hold at Speed Grade m Corner at 0 Degrees
        4.1  Endpoint slacks
        4.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {clk} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 6 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP }] 
create_generated_clock -name {gpll_i/lscc_pll_inst/clkout_testclk_o} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 39 -divide_by 20 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES }] 
set_false_path -to [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg[1]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg_Z[0]/D}]
set_false_path -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q]
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIREADY] -to [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr_4[1]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr_4[0]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[0]/D}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.init_request/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIREQUEST] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.init_request/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWRRDN] -datapath_only 6
set_max_delay -from [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata[1]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata[0]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata[2]/Q}] -to [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA15 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA14 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA13 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA12 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA11 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA10 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA9 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA8 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA7 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA6 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA5 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA4 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA3 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA2 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA1 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA0}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA15 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA14 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA13 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA12 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA11 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA10 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA9 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA8 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA7 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA6 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA5 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA4 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA3 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA2 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA1 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA0}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET4 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET3 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET2 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET1 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET0}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWRRDN] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIREQUEST] -datapath_only 6
create_clock -name {clk50} -period 20 [get_ports clk50]
set_false_path -from [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[3]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[2]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[1]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[0]/Q}]

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 71.4128%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade 3 Corner at 85 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Setup at Speed Grade 3 Corner at 0 Degrees                           Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at 0 Degrees                            Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
result_CR31_ram_6_cZ.dpram_inst/DO0     |          No required time
result_CR31_ram_6_cZ.dpram_inst/DO1     |          No required time
result_CR31_ram_6_cZ.dpram_inst/DO2     |          No required time
result_CR31_ram_6_cZ.dpram_inst/DO3     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO0     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO1     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO2     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO3     |          No required time
result_CR31_ram_4_cZ.dpram_inst/DO0     |          No required time
result_CR31_ram_4_cZ.dpram_inst/DO1     |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        34
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
phase_CR31_ram_6_cZ.dpram_inst/DI3      |           No arrival time
phase_CR31_ram_6_cZ.dpram_inst/DI2      |           No arrival time
phase_CR31_ram_6_cZ.dpram_inst/DI1      |           No arrival time
phase_CR31_ram_6_cZ.dpram_inst/DI0      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI3      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI2      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI1      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI0      |           No arrival time
phase_CR31_ram_4_cZ.dpram_inst/DI3      |           No arrival time
phase_CR31_ram_4_cZ.dpram_inst/DI2      |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        33
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
phase_i[0]                              |                     input
phase_i[1]                              |                     input
phase_i[2]                              |                     input
phase_i[3]                              |                     input
phase_i[4]                              |                     input
phase_i[5]                              |                     input
phase_i[6]                              |                     input
phase_i[7]                              |                     input
phase_i[8]                              |                     input
phase_i[9]                              |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        66
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade 3 Corner at 85 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "gpll_i/lscc_pll_inst/clkout_testclk_o"
=======================
create_generated_clock -name {gpll_i/lscc_pll_inst/clkout_testclk_o} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 39 -divide_by 20 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES }] 

Single Clock Domain
----------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|                    |       Period       |     Frequency      
----------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o|             Target |          10.256 ns |         97.500 MHz 
                                           | Actual (all paths) |           4.032 ns |        248.016 MHz 
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMICLK (MPW)                                                                
                                           |   (50% duty cycle) |           4.032 ns |        248.016 MHz 
----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
---------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|   Worst Time Between Edges   |           Comment            
---------------------------------------------------------------------------------------------------------
 From clk                                  |                         ---- |                      No path 
 From clk50                                |                         ---- |                      No path 
---------------------------------------------------------------------------------------------------------

2.1.2 Clock "clk"
=======================
create_generated_clock -name {clk} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 6 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |           3.333 ns |        300.000 MHz 
                                        | Actual (all paths) |           2.760 ns |        362.319 MHz 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK (MPW)                                                                
                                        |   (50% duty cycle) |           2.170 ns |        460.829 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                         ---- |                      No path 
 From clk50                             |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.3 Clock "clk50"
=======================
create_clock -name {clk50} -period 20 [get_ports clk50]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk50               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk50                             |             Target |          20.000 ns |         50.000 MHz 
                                        | Actual (all paths) |           4.000 ns |        250.000 MHz 
clk50_ibuf.bb_inst/B (MPW)              |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk50               |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                         ---- |                      No path 
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A3              
                                         |    0.573 ns 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A2              
                                         |    0.584 ns 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A1              
                                         |    0.585 ns 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6              
                                         |    0.593 ns 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A0              
                                         |    0.593 ns 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A8              
                                         |    0.594 ns 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A7              
                                         |    0.596 ns 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A4              
                                         |    0.599 ns 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A5              
                                         |    0.605 ns 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13              
                                         |    0.695 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C72)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A3  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 48.8% (route), 51.2% (logic)
Clock Skew       : 0.094 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.113 ns 
Path Slack       : 0.573 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  1.210  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.146                  1.356  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.911                  3.267  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.267  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C72  C2Q_DEL              0.597                  3.864  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[3]
                                                                    NET DELAY            0.569                  4.433  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A3
                                                                    ENDPOINT             0.000                  4.433  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  4.543  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.124                  4.667  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            2.027                  6.694  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.694  1       
                                                                    Uncertainty       -(0.000)                  6.694  
                                                                    Common Path Skew     0.113                  6.807  
                                                                    Setup time        -(1.801)                  5.006  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   5.006  
Arrival Time                                                                                                 -(4.433)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.573  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO2  (EBR_CORE_EBR_CORE_R65C72)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A2  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 48.3% (route), 51.7% (logic)
Clock Skew       : 0.094 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.113 ns 
Path Slack       : 0.584 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  1.210  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.146                  1.356  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.911                  3.267  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.267  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO2
                                          EBR_CORE_EBR_CORE_R65C72  C2Q_DEL              0.597                  3.864  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[2]
                                                                    NET DELAY            0.558                  4.422  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A2
                                                                    ENDPOINT             0.000                  4.422  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  4.543  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.124                  4.667  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            2.027                  6.694  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.694  1       
                                                                    Uncertainty       -(0.000)                  6.694  
                                                                    Common Path Skew     0.113                  6.807  
                                                                    Setup time        -(1.801)                  5.006  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   5.006  
Arrival Time                                                                                                 -(4.422)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.584  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO1  (EBR_CORE_EBR_CORE_R65C72)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A1  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 48.3% (route), 51.7% (logic)
Clock Skew       : 0.094 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.113 ns 
Path Slack       : 0.585 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  1.210  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.146                  1.356  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.911                  3.267  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.267  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO1
                                          EBR_CORE_EBR_CORE_R65C72  C2Q_DEL              0.597                  3.864  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[1]
                                                                    NET DELAY            0.557                  4.421  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A1
                                                                    ENDPOINT             0.000                  4.421  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  4.543  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.124                  4.667  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            2.027                  6.694  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.694  1       
                                                                    Uncertainty       -(0.000)                  6.694  
                                                                    Common Path Skew     0.113                  6.807  
                                                                    Setup time        -(1.801)                  5.006  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   5.006  
Arrival Time                                                                                                 -(4.421)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.585  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R65C72)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 47.9% (route), 52.1% (logic)
Clock Skew       : 0.094 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.113 ns 
Path Slack       : 0.593 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  1.210  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.146                  1.356  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.911                  3.267  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.267  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R65C72  C2Q_DEL              0.597                  3.864  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY            0.549                  4.413  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6
                                                                    ENDPOINT             0.000                  4.413  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  4.543  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.124                  4.667  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            2.027                  6.694  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.694  1       
                                                                    Uncertainty       -(0.000)                  6.694  
                                                                    Common Path Skew     0.113                  6.807  
                                                                    Setup time        -(1.801)                  5.006  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   5.006  
Arrival Time                                                                                                 -(4.413)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.593  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO0  (EBR_CORE_EBR_CORE_R65C72)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A0  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 47.9% (route), 52.1% (logic)
Clock Skew       : 0.094 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.113 ns 
Path Slack       : 0.593 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  1.210  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.146                  1.356  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.911                  3.267  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.267  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO0
                                          EBR_CORE_EBR_CORE_R65C72  C2Q_DEL              0.597                  3.864  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[0]
                                                                    NET DELAY            0.549                  4.413  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A0
                                                                    ENDPOINT             0.000                  4.413  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  4.543  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.124                  4.667  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            2.027                  6.694  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.694  1       
                                                                    Uncertainty       -(0.000)                  6.694  
                                                                    Common Path Skew     0.113                  6.807  
                                                                    Setup time        -(1.801)                  5.006  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   5.006  
Arrival Time                                                                                                 -(4.413)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.593  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO8  (EBR_CORE_EBR_CORE_R65C72)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A8  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 47.9% (route), 52.1% (logic)
Clock Skew       : 0.094 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.113 ns 
Path Slack       : 0.594 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  1.210  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.146                  1.356  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.911                  3.267  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.267  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO8
                                          EBR_CORE_EBR_CORE_R65C72  C2Q_DEL              0.597                  3.864  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[8]
                                                                    NET DELAY            0.548                  4.412  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A8
                                                                    ENDPOINT             0.000                  4.412  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  4.543  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.124                  4.667  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            2.027                  6.694  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.694  1       
                                                                    Uncertainty       -(0.000)                  6.694  
                                                                    Common Path Skew     0.113                  6.807  
                                                                    Setup time        -(1.801)                  5.006  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   5.006  
Arrival Time                                                                                                 -(4.412)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.594  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO7  (EBR_CORE_EBR_CORE_R65C72)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A7  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.094 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.113 ns 
Path Slack       : 0.596 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  1.210  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.146                  1.356  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.911                  3.267  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.267  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO7
                                          EBR_CORE_EBR_CORE_R65C72  C2Q_DEL              0.597                  3.864  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[7]
                                                                    NET DELAY            0.546                  4.410  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A7
                                                                    ENDPOINT             0.000                  4.410  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  4.543  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.124                  4.667  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            2.027                  6.694  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.694  1       
                                                                    Uncertainty       -(0.000)                  6.694  
                                                                    Common Path Skew     0.113                  6.807  
                                                                    Setup time        -(1.801)                  5.006  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   5.006  
Arrival Time                                                                                                 -(4.410)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.596  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R65C72)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A4  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 47.6% (route), 52.4% (logic)
Clock Skew       : 0.094 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.113 ns 
Path Slack       : 0.599 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  1.210  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.146                  1.356  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.911                  3.267  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.267  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R65C72  C2Q_DEL              0.597                  3.864  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[4]
                                                                    NET DELAY            0.543                  4.407  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A4
                                                                    ENDPOINT             0.000                  4.407  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  4.543  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.124                  4.667  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            2.027                  6.694  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.694  1       
                                                                    Uncertainty       -(0.000)                  6.694  
                                                                    Common Path Skew     0.113                  6.807  
                                                                    Setup time        -(1.801)                  5.006  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   5.006  
Arrival Time                                                                                                 -(4.407)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.599  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO5  (EBR_CORE_EBR_CORE_R65C72)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A5  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 47.4% (route), 52.6% (logic)
Clock Skew       : 0.094 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.113 ns 
Path Slack       : 0.605 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  1.210  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.146                  1.356  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.911                  3.267  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.267  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO5
                                          EBR_CORE_EBR_CORE_R65C72  C2Q_DEL              0.597                  3.864  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[5]
                                                                    NET DELAY            0.537                  4.401  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A5
                                                                    ENDPOINT             0.000                  4.401  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  4.543  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.124                  4.667  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            2.027                  6.694  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.694  1       
                                                                    Uncertainty       -(0.000)                  6.694  
                                                                    Common Path Skew     0.113                  6.807  
                                                                    Setup time        -(1.801)                  5.006  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   5.006  
Arrival Time                                                                                                 -(4.401)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.605  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R65C76)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 42.7% (route), 57.3% (logic)
Clock Skew       : 0.092 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.113 ns 
Path Slack       : 0.695 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  1.210  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.146                  1.356  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.356  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.913                  3.269  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.269  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R65C76  C2Q_DEL              0.597                  3.866  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY            0.445                  4.311  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13
                                                                    ENDPOINT             0.000                  4.311  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.210                  4.543  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.124                  4.667  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.667  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            2.027                  6.694  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.694  1       
                                                                    Uncertainty       -(0.000)                  6.694  
                                                                    Common Path Skew     0.113                  6.807  
                                                                    Setup time        -(1.801)                  5.006  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   5.006  
Arrival Time                                                                                                 -(4.311)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.695  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Setup at Speed Grade 3 Corner at 0 Degrees
===============================================================

3.1  Clock Summary
=======================

3.1.1 Clock "gpll_i/lscc_pll_inst/clkout_testclk_o"
=======================
create_generated_clock -name {gpll_i/lscc_pll_inst/clkout_testclk_o} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 39 -divide_by 20 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES }] 

Single Clock Domain
----------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|                    |       Period       |     Frequency      
----------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o|             Target |          10.256 ns |         97.500 MHz 
                                           | Actual (all paths) |           4.032 ns |        248.016 MHz 
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMICLK (MPW)                                                                
                                           |   (50% duty cycle) |           4.032 ns |        248.016 MHz 
----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
---------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|   Worst Time Between Edges   |           Comment            
---------------------------------------------------------------------------------------------------------
 From clk                                  |                         ---- |                      No path 
 From clk50                                |                         ---- |                      No path 
---------------------------------------------------------------------------------------------------------

3.1.2 Clock "clk"
=======================
create_generated_clock -name {clk} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 6 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |           3.333 ns |        300.000 MHz 
                                        | Actual (all paths) |           2.753 ns |        363.240 MHz 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK (MPW)                                                                
                                        |   (50% duty cycle) |           2.170 ns |        460.829 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                         ---- |                      No path 
 From clk50                             |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.1.3 Clock "clk50"
=======================
create_clock -name {clk50} -period 20 [get_ports clk50]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk50               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk50                             |             Target |          20.000 ns |         50.000 MHz 
                                        | Actual (all paths) |           4.000 ns |        250.000 MHz 
clk50_ibuf.bb_inst/B (MPW)              |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk50               |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                         ---- |                      No path 
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A3              
                                         |    0.580 ns 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A2              
                                         |    0.591 ns 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A1              
                                         |    0.592 ns 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6              
                                         |    0.600 ns 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A0              
                                         |    0.600 ns 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A8              
                                         |    0.601 ns 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A7              
                                         |    0.604 ns 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A4              
                                         |    0.607 ns 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A5              
                                         |    0.612 ns 
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13              
                                         |    0.699 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C72)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A3  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 47.9% (route), 52.1% (logic)
Clock Skew       : 0.100 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.107 ns 
Path Slack       : 0.580 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  1.204  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.139                  1.343  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.839                  3.182  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.182  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C72  C2Q_DEL              0.604                  3.786  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[3]
                                                                    NET DELAY            0.555                  4.341  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A3
                                                                    ENDPOINT             0.000                  4.341  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  4.537  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.118                  4.655  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.960                  6.615  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.615  1       
                                                                    Uncertainty       -(0.000)                  6.615  
                                                                    Common Path Skew     0.107                  6.722  
                                                                    Setup time        -(1.801)                  4.921  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   4.921  
Arrival Time                                                                                                 -(4.341)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.580  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO2  (EBR_CORE_EBR_CORE_R65C72)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A2  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 47.4% (route), 52.6% (logic)
Clock Skew       : 0.100 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.107 ns 
Path Slack       : 0.591 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  1.204  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.139                  1.343  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.839                  3.182  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.182  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO2
                                          EBR_CORE_EBR_CORE_R65C72  C2Q_DEL              0.604                  3.786  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[2]
                                                                    NET DELAY            0.544                  4.330  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A2
                                                                    ENDPOINT             0.000                  4.330  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  4.537  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.118                  4.655  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.960                  6.615  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.615  1       
                                                                    Uncertainty       -(0.000)                  6.615  
                                                                    Common Path Skew     0.107                  6.722  
                                                                    Setup time        -(1.801)                  4.921  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   4.921  
Arrival Time                                                                                                 -(4.330)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.591  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO1  (EBR_CORE_EBR_CORE_R65C72)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A1  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 47.3% (route), 52.7% (logic)
Clock Skew       : 0.100 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.107 ns 
Path Slack       : 0.592 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  1.204  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.139                  1.343  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.839                  3.182  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.182  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO1
                                          EBR_CORE_EBR_CORE_R65C72  C2Q_DEL              0.604                  3.786  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[1]
                                                                    NET DELAY            0.543                  4.329  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A1
                                                                    ENDPOINT             0.000                  4.329  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  4.537  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.118                  4.655  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.960                  6.615  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.615  1       
                                                                    Uncertainty       -(0.000)                  6.615  
                                                                    Common Path Skew     0.107                  6.722  
                                                                    Setup time        -(1.801)                  4.921  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   4.921  
Arrival Time                                                                                                 -(4.329)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.592  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6  (EBR_CORE_EBR_CORE_R65C72)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 47.0% (route), 53.0% (logic)
Clock Skew       : 0.100 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.107 ns 
Path Slack       : 0.600 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  1.204  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.139                  1.343  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.839                  3.182  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.182  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO6
                                          EBR_CORE_EBR_CORE_R65C72  C2Q_DEL              0.604                  3.786  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[6]
                                                                    NET DELAY            0.535                  4.321  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A6
                                                                    ENDPOINT             0.000                  4.321  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  4.537  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.118                  4.655  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.960                  6.615  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.615  1       
                                                                    Uncertainty       -(0.000)                  6.615  
                                                                    Common Path Skew     0.107                  6.722  
                                                                    Setup time        -(1.801)                  4.921  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   4.921  
Arrival Time                                                                                                 -(4.321)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.600  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO0  (EBR_CORE_EBR_CORE_R65C72)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A0  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 47.0% (route), 53.0% (logic)
Clock Skew       : 0.100 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.107 ns 
Path Slack       : 0.600 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  1.204  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.139                  1.343  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.839                  3.182  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.182  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO0
                                          EBR_CORE_EBR_CORE_R65C72  C2Q_DEL              0.604                  3.786  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[0]
                                                                    NET DELAY            0.535                  4.321  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A0
                                                                    ENDPOINT             0.000                  4.321  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  4.537  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.118                  4.655  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.960                  6.615  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.615  1       
                                                                    Uncertainty       -(0.000)                  6.615  
                                                                    Common Path Skew     0.107                  6.722  
                                                                    Setup time        -(1.801)                  4.921  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   4.921  
Arrival Time                                                                                                 -(4.321)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.600  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO8  (EBR_CORE_EBR_CORE_R65C72)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A8  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.100 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.107 ns 
Path Slack       : 0.601 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  1.204  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.139                  1.343  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.839                  3.182  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.182  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO8
                                          EBR_CORE_EBR_CORE_R65C72  C2Q_DEL              0.604                  3.786  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[8]
                                                                    NET DELAY            0.534                  4.320  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A8
                                                                    ENDPOINT             0.000                  4.320  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  4.537  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.118                  4.655  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.960                  6.615  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.615  1       
                                                                    Uncertainty       -(0.000)                  6.615  
                                                                    Common Path Skew     0.107                  6.722  
                                                                    Setup time        -(1.801)                  4.921  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   4.921  
Arrival Time                                                                                                 -(4.320)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.601  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO7  (EBR_CORE_EBR_CORE_R65C72)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A7  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 46.8% (route), 53.2% (logic)
Clock Skew       : 0.100 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.107 ns 
Path Slack       : 0.604 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  1.204  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.139                  1.343  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.839                  3.182  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.182  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO7
                                          EBR_CORE_EBR_CORE_R65C72  C2Q_DEL              0.604                  3.786  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[7]
                                                                    NET DELAY            0.531                  4.317  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A7
                                                                    ENDPOINT             0.000                  4.317  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  4.537  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.118                  4.655  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.960                  6.615  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.615  1       
                                                                    Uncertainty       -(0.000)                  6.615  
                                                                    Common Path Skew     0.107                  6.722  
                                                                    Setup time        -(1.801)                  4.921  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   4.921  
Arrival Time                                                                                                 -(4.317)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.604  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R65C72)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A4  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 46.6% (route), 53.4% (logic)
Clock Skew       : 0.100 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.107 ns 
Path Slack       : 0.607 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  1.204  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.139                  1.343  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.839                  3.182  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.182  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R65C72  C2Q_DEL              0.604                  3.786  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[4]
                                                                    NET DELAY            0.528                  4.314  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A4
                                                                    ENDPOINT             0.000                  4.314  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  4.537  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.118                  4.655  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.960                  6.615  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.615  1       
                                                                    Uncertainty       -(0.000)                  6.615  
                                                                    Common Path Skew     0.107                  6.722  
                                                                    Setup time        -(1.801)                  4.921  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   4.921  
Arrival Time                                                                                                 -(4.314)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.607  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO5  (EBR_CORE_EBR_CORE_R65C72)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A5  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 46.4% (route), 53.6% (logic)
Clock Skew       : 0.100 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.107 ns 
Path Slack       : 0.612 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  1.204  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.139                  1.343  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.839                  3.182  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.182  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO5
                                          EBR_CORE_EBR_CORE_R65C72  C2Q_DEL              0.604                  3.786  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/s1_dy[5]
                                                                    NET DELAY            0.523                  4.309  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A5
                                                                    ENDPOINT             0.000                  4.309  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  4.537  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.118                  4.655  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.960                  6.615  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.615  1       
                                                                    Uncertainty       -(0.000)                  6.615  
                                                                    Common Path Skew     0.107                  6.722  
                                                                    Setup time        -(1.801)                  4.921  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   4.921  
Arrival Time                                                                                                 -(4.309)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.612  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R65C76)
Path End         : dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13  (DSP_CORE_DSP_CORE_R70C74)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 41.8% (route), 58.2% (logic)
Clock Skew       : 0.098 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.107 ns 
Path Slack       : 0.699 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  0.000  1       
clk50                                                               NET DELAY            0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  1.204  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.139                  1.343  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  1.343  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.841                  3.184  44      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  3.184  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R65C76  C2Q_DEL              0.604                  3.788  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY            0.434                  4.222  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13
                                                                    ENDPOINT             0.000                  4.222  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
                                                                    CONSTRAINT           0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY        0.000                  3.333  1       
clk50                                                               NET DELAY            0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL           1.204                  4.537  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY            0.118                  4.655  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                 0.000                  4.655  44      
gpll_i/lscc_pll_inst/clk                                            NET DELAY            1.960                  6.615  44      
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/CK
                                                                    CLOCK PIN            0.000                  6.615  1       
                                                                    Uncertainty       -(0.000)                  6.615  
                                                                    Common Path Skew     0.107                  6.722  
                                                                    Setup time        -(1.801)                  4.921  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                   4.921  
Arrival Time                                                                                                 -(4.222)  
----------------------------------------  ------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.699  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
4  Hold at Speed Grade m Corner at 0 Degrees
===============================================================

4.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
result_CR31_ram_6_cZ.dpram_inst/WAD1     |    0.086 ns 
phase_CR31_ram_2_cZ.dpram_inst/WAD1      |    0.089 ns 
result_CR31_ram_4_cZ.dpram_inst/WAD1     |    0.092 ns 
valid_o_2_Z[0]/D                         |    0.104 ns 
dut/sin_linear_i/s2_valid_Z[0]/D         |    0.105 ns 
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[0]/D              
                                         |    0.123 ns 
result_CR31_ram_5_cZ.dpram_inst/WAD1     |    0.131 ns 
result_CR31_ram_4_cZ.dpram_inst/WAD0     |    0.142 ns 
result_CR31_ram_6_cZ.dpram_inst/WAD0     |    0.142 ns 
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[2]/D              
                                         |    0.143 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

4.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : result_CF1[1]/Q  (SLICE_R77C72A)
Path End         : result_CR31_ram_6_cZ.dpram_inst/WAD1  (SLICEM_R78C72A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 53.3% (route), 46.7% (logic)
Clock Skew       : 0.109 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.098 ns 
Path Slack       : 0.086 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  44      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.738                  2.840  44      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.840  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
result_CF1[1]/CK->result_CF1[1]/Q         SLICE_R77C72A   REG_DEL            0.119                  2.959  49      
tmp1[1]                                                   NET DELAY          0.136                  3.095  49      
result_CR31_ram_6_cZ.dpram_inst/WAD1                      ENDPOINT           0.000                  3.095  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  44      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.823                  2.949  44      
result_CR31_ram_6_cZ.dpram_inst/WCK                       CLOCK PIN          0.000                  2.949  1       
                                                          Uncertainty        0.000                  2.949  
                                                          Common Path Skew  -0.098                  2.851  
                                                          Hold time          0.158                  3.009  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -3.009  
Arrival Time                                                                                        3.095  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.086  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_CF1[1]/Q  (SLICE_R77C72A)
Path End         : phase_CR31_ram_2_cZ.dpram_inst/WAD1  (SLICEM_R79C72A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 53.9% (route), 46.1% (logic)
Clock Skew       : 0.109 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.098 ns 
Path Slack       : 0.089 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  44      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.738                  2.840  44      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.840  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
result_CF1[1]/CK->result_CF1[1]/Q         SLICE_R77C72A   REG_DEL            0.119                  2.959  49      
tmp1[1]                                                   NET DELAY          0.139                  3.098  49      
phase_CR31_ram_2_cZ.dpram_inst/WAD1                       ENDPOINT           0.000                  3.098  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  44      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.823                  2.949  44      
phase_CR31_ram_2_cZ.dpram_inst/WCK                        CLOCK PIN          0.000                  2.949  1       
                                                          Uncertainty        0.000                  2.949  
                                                          Common Path Skew  -0.098                  2.851  
                                                          Hold time          0.158                  3.009  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -3.009  
Arrival Time                                                                                        3.098  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.089  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_CF1[1]/Q  (SLICE_R77C72A)
Path End         : result_CR31_ram_4_cZ.dpram_inst/WAD1  (SLICEM_R77C73A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 54.2% (route), 45.8% (logic)
Clock Skew       : 0.108 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.098 ns 
Path Slack       : 0.092 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  44      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.738                  2.840  44      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.840  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
result_CF1[1]/CK->result_CF1[1]/Q         SLICE_R77C72A   REG_DEL            0.119                  2.959  49      
tmp1[1]                                                   NET DELAY          0.141                  3.100  49      
result_CR31_ram_4_cZ.dpram_inst/WAD1                      ENDPOINT           0.000                  3.100  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  44      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.822                  2.948  44      
result_CR31_ram_4_cZ.dpram_inst/WCK                       CLOCK PIN          0.000                  2.948  1       
                                                          Uncertainty        0.000                  2.948  
                                                          Common Path Skew  -0.098                  2.850  
                                                          Hold time          0.158                  3.008  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -3.008  
Arrival Time                                                                                        3.100  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.092  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : valid_o_1_Z[0]/Q  (SLICE_R84C54B)
Path End         : valid_o_2_Z[0]/D  (SLICE_R84C54A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 34.3% (route), 65.7% (logic)
Clock Skew       : 0.108 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.107 ns 
Path Slack       : 0.104 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  44      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.768                  2.870  44      
{dut/sin_linear_i/valid_o[0]/CK   valid_o_1_Z[0]/CK}
                                                          CLOCK PIN          0.000                  2.870  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
valid_o_1_Z[0]/CK->valid_o_1_Z[0]/Q       SLICE_R84C54B   REG_DEL            0.119                  2.989  1       
valid_o_1[0]                                              NET DELAY          0.062                  3.051  1       
valid_o_2_Z[0]/D                                          ENDPOINT           0.000                  3.051  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  44      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.852                  2.978  44      
{valid_o_2_Z[0]/CK   valid_o_3[0]/CK}                     CLOCK PIN          0.000                  2.978  1       
                                                          Uncertainty        0.000                  2.978  
                                                          Common Path Skew  -0.107                  2.871  
                                                          Hold time          0.076                  2.947  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.947  
Arrival Time                                                                                        3.051  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.104  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/s1_valid_Z[0]/Q  (SLICE_R84C54C)
Path End         : dut/sin_linear_i/s2_valid_Z[0]/D  (SLICE_R84C54C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 35.3% (route), 64.7% (logic)
Clock Skew       : 0.108 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.107 ns 
Path Slack       : 0.105 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  44      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.768                  2.870  44      
{dut/sin_linear_i/s1_valid_Z[0]/CK   dut/sin_linear_i/s2_valid_Z[0]/CK}
                                                          CLOCK PIN          0.000                  2.870  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
dut/sin_linear_i/s1_valid_Z[0]/CK->dut/sin_linear_i/s1_valid_Z[0]/Q
                                          SLICE_R84C54C   REG_DEL            0.119                  2.989  1       
dut/sin_linear_i/s1_valid[0]                              NET DELAY          0.065                  3.054  1       
dut/sin_linear_i/s2_valid_Z[0]/D                          ENDPOINT           0.000                  3.054  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  44      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.852                  2.978  44      
{dut/sin_linear_i/s1_valid_Z[0]/CK   dut/sin_linear_i/s2_valid_Z[0]/CK}
                                                          CLOCK PIN          0.000                  2.978  1       
                                                          Uncertainty        0.000                  2.978  
                                                          Common Path Skew  -0.107                  2.871  
                                                          Hold time          0.078                  2.949  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.949  
Arrival Time                                                                                        3.054  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.105  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[0]/Q  (SLICE_R84C24D)
Path End         : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[0]/D  (SLICE_R84C24D)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Logic Level      : 2
Delay Ratio      : 28.6% (route), 71.4% (logic)
Clock Skew       : 0.047 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.047 ns 
Path Slack       : 0.123 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.283                  1.385  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[0]/CK
                                                          CLOCK PIN          0.000                  1.385  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[0]/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[0]/Q
                                          SLICE_R84C24D   REG_DEL            0.119                  1.504  4       
gpll_i/lscc_pll_inst/u_pll_init_bw/dly_wait_cntr[0]
                                                          NET DELAY          0.058                  1.562  4       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr_4[0]/B->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr_4[0]/Z
                                          SLICE_R84C24D   CTOF_DEL           0.026                  1.588  1       
gpll_i/lscc_pll_inst/u_pll_init_bw/dly_wait_cntr_4[0]
                                                          NET DELAY          0.000                  1.588  1       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[0]/D
                                                          ENDPOINT           0.000                  1.588  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.306                  1.432  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[0]/CK
                                                          CLOCK PIN          0.000                  1.432  1       
                                                          Uncertainty        0.000                  1.432  
                                                          Common Path Skew  -0.047                  1.385  
                                                          Hold time          0.080                  1.465  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -1.465  
Arrival Time                                                                                        1.588  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.123  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_CF1[1]/Q  (SLICE_R77C72A)
Path End         : result_CR31_ram_5_cZ.dpram_inst/WAD1  (SLICEM_R77C73D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 60.2% (route), 39.8% (logic)
Clock Skew       : 0.108 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.098 ns 
Path Slack       : 0.131 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  44      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.738                  2.840  44      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.840  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
result_CF1[1]/CK->result_CF1[1]/Q         SLICE_R77C72A   REG_DEL            0.119                  2.959  49      
tmp1[1]                                                   NET DELAY          0.180                  3.139  49      
result_CR31_ram_5_cZ.dpram_inst/WAD1                      ENDPOINT           0.000                  3.139  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  44      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.822                  2.948  44      
result_CR31_ram_5_cZ.dpram_inst/WCK                       CLOCK PIN          0.000                  2.948  1       
                                                          Uncertainty        0.000                  2.948  
                                                          Common Path Skew  -0.098                  2.850  
                                                          Hold time          0.158                  3.008  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -3.008  
Arrival Time                                                                                        3.139  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.131  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_CF1[0]/Q  (SLICE_R77C72A)
Path End         : result_CR31_ram_4_cZ.dpram_inst/WAD0  (SLICEM_R77C73A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : 0.108 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.098 ns 
Path Slack       : 0.142 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  44      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.738                  2.840  44      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.840  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
result_CF1[0]/CK->result_CF1[0]/Q         SLICE_R77C72A   REG_DEL            0.119                  2.959  50      
CO0                                                       NET DELAY          0.205                  3.164  50      
result_CR31_ram_4_cZ.dpram_inst/WAD0                      ENDPOINT           0.000                  3.164  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  44      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.822                  2.948  44      
result_CR31_ram_4_cZ.dpram_inst/WCK                       CLOCK PIN          0.000                  2.948  1       
                                                          Uncertainty        0.000                  2.948  
                                                          Common Path Skew  -0.098                  2.850  
                                                          Hold time          0.172                  3.022  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -3.022  
Arrival Time                                                                                        3.164  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.142  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_CF1[0]/Q  (SLICE_R77C72A)
Path End         : result_CR31_ram_6_cZ.dpram_inst/WAD0  (SLICEM_R78C72A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 63.4% (route), 36.6% (logic)
Clock Skew       : 0.109 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.098 ns 
Path Slack       : 0.142 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  44      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.738                  2.840  44      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.840  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
result_CF1[0]/CK->result_CF1[0]/Q         SLICE_R77C72A   REG_DEL            0.119                  2.959  50      
CO0                                                       NET DELAY          0.206                  3.165  50      
result_CR31_ram_6_cZ.dpram_inst/WAD0                      ENDPOINT           0.000                  3.165  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  44      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  44      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.823                  2.949  44      
result_CR31_ram_6_cZ.dpram_inst/WCK                       CLOCK PIN          0.000                  2.949  1       
                                                          Uncertainty        0.000                  2.949  
                                                          Common Path Skew  -0.098                  2.851  
                                                          Hold time          0.172                  3.023  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -3.023  
Arrival Time                                                                                        3.165  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.142  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/Q  (SLICE_R84C24C)
Path End         : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[2]/D  (SLICE_R84C24B)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Logic Level      : 2
Delay Ratio      : 35.0% (route), 65.0% (logic)
Clock Skew       : 0.047 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.047 ns 
Path Slack       : 0.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.283                  1.385  13      
{gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/CK   gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/CK}
                                                          CLOCK PIN          0.000                  1.385  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/Q
                                          SLICE_R84C24C   REG_DEL            0.119                  1.504  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/pll_lock_reg
                                                          NET DELAY          0.078                  1.582  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs_RNO[2]/C->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs_RNO[2]/Z
                                          SLICE_R84C24B   CTOF_DEL           0.026                  1.608  1       
gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs_ns[2]
                                                          NET DELAY          0.000                  1.608  1       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[2]/D
                                                          ENDPOINT           0.000                  1.608  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.306                  1.432  13      
{gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[3]/CK   gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[2]/CK}
                                                          CLOCK PIN          0.000                  1.432  1       
                                                          Uncertainty        0.000                  1.432  
                                                          Common Path Skew  -0.047                  1.385  
                                                          Hold time          0.080                  1.465  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -1.465  
Arrival Time                                                                                        1.608  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.143  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



