# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Processor_Multicycle.srcs/sources_1/state_elements/register_file_core.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/Control_Unit_Components/FSM.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/Datapath/Datapath.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/Control_Unit/Control.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/combinational_logic_elements/adder_PCp4.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/ALU/ADD_SUB.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/ALU/add.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/combinational_logic_elements/mux3to1.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/state_elements/register_file_w_PC.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/ALU/ASR.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/Control_Unit_Components/Instruction_Decoder.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/combinational_logic_elements/mux2to1.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/state_elements/RAM.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/Control_Unit_Components/Conditional_Logic.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/ALU/AND.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/ALU/ALU.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/Processor/Processor.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/combinational_logic_elements/sign_extension_param.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/combinational_logic_elements/zero_extension_param.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/ALU/XOR.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/state_elements/register_param_rst_we.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/ALU/LSL.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/ALU/MOV_MVN.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/state_elements/ROM.vhd" \
"../../../../Processor_Multicycle.srcs/sources_1/combinational_logic_elements/Extend.vhd" \
"../../../../Processor_Multicycle.srcs/sim_1/new/Processor_tb.vhd" \
"../../../../Processor_Multicycle.srcs/sim_1/imports/ALU_tb.vhd" \
"../../../../Processor_Multicycle.srcs/sim_1/imports/regfile_tb.vhd" \
"../../../../Processor_Multicycle.srcs/sim_1/imports/Control_tb.vhd" \

# Do not sort compile order
nosort
