// Generated by CIRCT firtool-1.62.1
module Im2ColStreamerNCHW(
  input        clock,
               reset,
  input  [7:0] io_in_0,
               io_in_1,
               io_in_2,
               io_in_3,
               io_in_4,
               io_in_5,
               io_in_6,
               io_in_7,
               io_in_8,
               io_in_9,
               io_in_10,
               io_in_11,
               io_in_12,
               io_in_13,
               io_in_14,
               io_in_15,
               io_in_16,
               io_in_17,
               io_in_18,
               io_in_19,
               io_in_20,
               io_in_21,
               io_in_22,
               io_in_23,
               io_in_24,
               io_in_25,
               io_in_26,
               io_in_27,
               io_in_28,
               io_in_29,
               io_in_30,
               io_in_31,
               io_in_32,
               io_in_33,
               io_in_34,
               io_in_35,
               io_in_36,
               io_in_37,
               io_in_38,
               io_in_39,
               io_in_40,
               io_in_41,
               io_in_42,
               io_in_43,
               io_in_44,
               io_in_45,
               io_in_46,
               io_in_47,
               io_in_48,
               io_in_49,
               io_in_50,
               io_in_51,
               io_in_52,
               io_in_53,
               io_in_54,
               io_in_55,
               io_in_56,
               io_in_57,
               io_in_58,
               io_in_59,
               io_in_60,
               io_in_61,
               io_in_62,
               io_in_63,
  input  [2:0] io_oh,
               io_ow,
  input        io_start,
  output [7:0] io_a_out,
  output       io_valid
);

  reg              running;
  reg  [3:0]       kIdx;
  wire [3:0]       rem = kIdx % 4'h9;
  wire [3:0]       khIdx = rem / 4'h3;
  wire [3:0]       kwIdx = rem % 4'h3;
  wire [63:0][7:0] _GEN =
    {{io_in_63},
     {io_in_62},
     {io_in_61},
     {io_in_60},
     {io_in_59},
     {io_in_58},
     {io_in_57},
     {io_in_56},
     {io_in_55},
     {io_in_54},
     {io_in_53},
     {io_in_52},
     {io_in_51},
     {io_in_50},
     {io_in_49},
     {io_in_48},
     {io_in_47},
     {io_in_46},
     {io_in_45},
     {io_in_44},
     {io_in_43},
     {io_in_42},
     {io_in_41},
     {io_in_40},
     {io_in_39},
     {io_in_38},
     {io_in_37},
     {io_in_36},
     {io_in_35},
     {io_in_34},
     {io_in_33},
     {io_in_32},
     {io_in_31},
     {io_in_30},
     {io_in_29},
     {io_in_28},
     {io_in_27},
     {io_in_26},
     {io_in_25},
     {io_in_24},
     {io_in_23},
     {io_in_22},
     {io_in_21},
     {io_in_20},
     {io_in_19},
     {io_in_18},
     {io_in_17},
     {io_in_16},
     {io_in_15},
     {io_in_14},
     {io_in_13},
     {io_in_12},
     {io_in_11},
     {io_in_10},
     {io_in_9},
     {io_in_8},
     {io_in_7},
     {io_in_6},
     {io_in_5},
     {io_in_4},
     {io_in_3},
     {io_in_2},
     {io_in_1},
     {io_in_0}};
  always @(posedge clock) begin
    if (reset) begin
      running <= 1'h0;
      kIdx <= 4'h0;
    end
    else begin
      automatic logic _GEN_0;
      _GEN_0 = kIdx == 4'h8;
      running <= io_start | ~(running & _GEN_0) & running;
      if (io_start)
        kIdx <= 4'h0;
      else if (~running | _GEN_0) begin
      end
      else
        kIdx <= kIdx + 4'h1;
    end
  end // always @(posedge)
  assign io_a_out =
    running
      ? _GEN[{io_oh + khIdx[2:0], 3'h0} + {3'h0, io_ow + {1'h0, kwIdx[1:0]}}]
      : 8'h0;
  assign io_valid = running;
endmodule

module PEFixed(
  input  [7:0]  io_a_in,
                io_b_in,
  input  [31:0] io_psum_in,
  output [31:0] io_psum_out
);

  wire [15:0] prod = {{8{io_a_in[7]}}, io_a_in} * {{8{io_b_in[7]}}, io_b_in};
  assign io_psum_out = io_psum_in + {{16{prod[15]}}, prod};
endmodule

module SystolicArrayMatVecFixed(
  input  [7:0]  io_a_in_0_0,
                io_a_in_0_1,
                io_a_in_0_2,
                io_a_in_1_0,
                io_a_in_1_1,
                io_a_in_1_2,
                io_a_in_2_0,
                io_a_in_2_1,
                io_a_in_2_2,
                io_a_in_3_0,
                io_a_in_3_1,
                io_a_in_3_2,
                io_a_in_4_0,
                io_a_in_4_1,
                io_a_in_4_2,
                io_a_in_5_0,
                io_a_in_5_1,
                io_a_in_5_2,
                io_a_in_6_0,
                io_a_in_6_1,
                io_a_in_6_2,
                io_a_in_7_0,
                io_a_in_7_1,
                io_a_in_7_2,
                io_b_in_0,
                io_b_in_1,
                io_b_in_2,
  input  [31:0] io_psum_in_0,
                io_psum_in_1,
                io_psum_in_2,
                io_psum_in_3,
                io_psum_in_4,
                io_psum_in_5,
                io_psum_in_6,
                io_psum_in_7,
  output [31:0] io_psum_out_0,
                io_psum_out_1,
                io_psum_out_2,
                io_psum_out_3,
                io_psum_out_4,
                io_psum_out_5,
                io_psum_out_6,
                io_psum_out_7
);

  wire [31:0] _pe_22_io_psum_out;
  wire [31:0] _pe_21_io_psum_out;
  wire [31:0] _pe_19_io_psum_out;
  wire [31:0] _pe_18_io_psum_out;
  wire [31:0] _pe_16_io_psum_out;
  wire [31:0] _pe_15_io_psum_out;
  wire [31:0] _pe_13_io_psum_out;
  wire [31:0] _pe_12_io_psum_out;
  wire [31:0] _pe_10_io_psum_out;
  wire [31:0] _pe_9_io_psum_out;
  wire [31:0] _pe_7_io_psum_out;
  wire [31:0] _pe_6_io_psum_out;
  wire [31:0] _pe_4_io_psum_out;
  wire [31:0] _pe_3_io_psum_out;
  wire [31:0] _pe_1_io_psum_out;
  wire [31:0] _pe_io_psum_out;
  PEFixed pe (
    .io_a_in     (io_a_in_0_0),
    .io_b_in     (io_b_in_0),
    .io_psum_in  (io_psum_in_0),
    .io_psum_out (_pe_io_psum_out)
  );
  PEFixed pe_1 (
    .io_a_in     (io_a_in_0_1),
    .io_b_in     (io_b_in_1),
    .io_psum_in  (_pe_io_psum_out),
    .io_psum_out (_pe_1_io_psum_out)
  );
  PEFixed pe_2 (
    .io_a_in     (io_a_in_0_2),
    .io_b_in     (io_b_in_2),
    .io_psum_in  (_pe_1_io_psum_out),
    .io_psum_out (io_psum_out_0)
  );
  PEFixed pe_3 (
    .io_a_in     (io_a_in_1_0),
    .io_b_in     (io_b_in_0),
    .io_psum_in  (io_psum_in_1),
    .io_psum_out (_pe_3_io_psum_out)
  );
  PEFixed pe_4 (
    .io_a_in     (io_a_in_1_1),
    .io_b_in     (io_b_in_1),
    .io_psum_in  (_pe_3_io_psum_out),
    .io_psum_out (_pe_4_io_psum_out)
  );
  PEFixed pe_5 (
    .io_a_in     (io_a_in_1_2),
    .io_b_in     (io_b_in_2),
    .io_psum_in  (_pe_4_io_psum_out),
    .io_psum_out (io_psum_out_1)
  );
  PEFixed pe_6 (
    .io_a_in     (io_a_in_2_0),
    .io_b_in     (io_b_in_0),
    .io_psum_in  (io_psum_in_2),
    .io_psum_out (_pe_6_io_psum_out)
  );
  PEFixed pe_7 (
    .io_a_in     (io_a_in_2_1),
    .io_b_in     (io_b_in_1),
    .io_psum_in  (_pe_6_io_psum_out),
    .io_psum_out (_pe_7_io_psum_out)
  );
  PEFixed pe_8 (
    .io_a_in     (io_a_in_2_2),
    .io_b_in     (io_b_in_2),
    .io_psum_in  (_pe_7_io_psum_out),
    .io_psum_out (io_psum_out_2)
  );
  PEFixed pe_9 (
    .io_a_in     (io_a_in_3_0),
    .io_b_in     (io_b_in_0),
    .io_psum_in  (io_psum_in_3),
    .io_psum_out (_pe_9_io_psum_out)
  );
  PEFixed pe_10 (
    .io_a_in     (io_a_in_3_1),
    .io_b_in     (io_b_in_1),
    .io_psum_in  (_pe_9_io_psum_out),
    .io_psum_out (_pe_10_io_psum_out)
  );
  PEFixed pe_11 (
    .io_a_in     (io_a_in_3_2),
    .io_b_in     (io_b_in_2),
    .io_psum_in  (_pe_10_io_psum_out),
    .io_psum_out (io_psum_out_3)
  );
  PEFixed pe_12 (
    .io_a_in     (io_a_in_4_0),
    .io_b_in     (io_b_in_0),
    .io_psum_in  (io_psum_in_4),
    .io_psum_out (_pe_12_io_psum_out)
  );
  PEFixed pe_13 (
    .io_a_in     (io_a_in_4_1),
    .io_b_in     (io_b_in_1),
    .io_psum_in  (_pe_12_io_psum_out),
    .io_psum_out (_pe_13_io_psum_out)
  );
  PEFixed pe_14 (
    .io_a_in     (io_a_in_4_2),
    .io_b_in     (io_b_in_2),
    .io_psum_in  (_pe_13_io_psum_out),
    .io_psum_out (io_psum_out_4)
  );
  PEFixed pe_15 (
    .io_a_in     (io_a_in_5_0),
    .io_b_in     (io_b_in_0),
    .io_psum_in  (io_psum_in_5),
    .io_psum_out (_pe_15_io_psum_out)
  );
  PEFixed pe_16 (
    .io_a_in     (io_a_in_5_1),
    .io_b_in     (io_b_in_1),
    .io_psum_in  (_pe_15_io_psum_out),
    .io_psum_out (_pe_16_io_psum_out)
  );
  PEFixed pe_17 (
    .io_a_in     (io_a_in_5_2),
    .io_b_in     (io_b_in_2),
    .io_psum_in  (_pe_16_io_psum_out),
    .io_psum_out (io_psum_out_5)
  );
  PEFixed pe_18 (
    .io_a_in     (io_a_in_6_0),
    .io_b_in     (io_b_in_0),
    .io_psum_in  (io_psum_in_6),
    .io_psum_out (_pe_18_io_psum_out)
  );
  PEFixed pe_19 (
    .io_a_in     (io_a_in_6_1),
    .io_b_in     (io_b_in_1),
    .io_psum_in  (_pe_18_io_psum_out),
    .io_psum_out (_pe_19_io_psum_out)
  );
  PEFixed pe_20 (
    .io_a_in     (io_a_in_6_2),
    .io_b_in     (io_b_in_2),
    .io_psum_in  (_pe_19_io_psum_out),
    .io_psum_out (io_psum_out_6)
  );
  PEFixed pe_21 (
    .io_a_in     (io_a_in_7_0),
    .io_b_in     (io_b_in_0),
    .io_psum_in  (io_psum_in_7),
    .io_psum_out (_pe_21_io_psum_out)
  );
  PEFixed pe_22 (
    .io_a_in     (io_a_in_7_1),
    .io_b_in     (io_b_in_1),
    .io_psum_in  (_pe_21_io_psum_out),
    .io_psum_out (_pe_22_io_psum_out)
  );
  PEFixed pe_23 (
    .io_a_in     (io_a_in_7_2),
    .io_b_in     (io_b_in_2),
    .io_psum_in  (_pe_22_io_psum_out),
    .io_psum_out (io_psum_out_7)
  );
endmodule

module RegularConvFull_SA_KTile(
  input  [7:0]  io_x_tile_0,
                io_x_tile_1,
                io_x_tile_2,
                io_w_tile_0_0,
                io_w_tile_0_1,
                io_w_tile_0_2,
                io_w_tile_1_0,
                io_w_tile_1_1,
                io_w_tile_1_2,
                io_w_tile_2_0,
                io_w_tile_2_1,
                io_w_tile_2_2,
                io_w_tile_3_0,
                io_w_tile_3_1,
                io_w_tile_3_2,
                io_w_tile_4_0,
                io_w_tile_4_1,
                io_w_tile_4_2,
                io_w_tile_5_0,
                io_w_tile_5_1,
                io_w_tile_5_2,
                io_w_tile_6_0,
                io_w_tile_6_1,
                io_w_tile_6_2,
                io_w_tile_7_0,
                io_w_tile_7_1,
                io_w_tile_7_2,
  input  [31:0] io_psum_in_0,
                io_psum_in_1,
                io_psum_in_2,
                io_psum_in_3,
                io_psum_in_4,
                io_psum_in_5,
                io_psum_in_6,
                io_psum_in_7,
  output [31:0] io_psum_out_0,
                io_psum_out_1,
                io_psum_out_2,
                io_psum_out_3,
                io_psum_out_4,
                io_psum_out_5,
                io_psum_out_6,
                io_psum_out_7
);

  SystolicArrayMatVecFixed sa (
    .io_a_in_0_0   (io_w_tile_0_0),
    .io_a_in_0_1   (io_w_tile_0_1),
    .io_a_in_0_2   (io_w_tile_0_2),
    .io_a_in_1_0   (io_w_tile_1_0),
    .io_a_in_1_1   (io_w_tile_1_1),
    .io_a_in_1_2   (io_w_tile_1_2),
    .io_a_in_2_0   (io_w_tile_2_0),
    .io_a_in_2_1   (io_w_tile_2_1),
    .io_a_in_2_2   (io_w_tile_2_2),
    .io_a_in_3_0   (io_w_tile_3_0),
    .io_a_in_3_1   (io_w_tile_3_1),
    .io_a_in_3_2   (io_w_tile_3_2),
    .io_a_in_4_0   (io_w_tile_4_0),
    .io_a_in_4_1   (io_w_tile_4_1),
    .io_a_in_4_2   (io_w_tile_4_2),
    .io_a_in_5_0   (io_w_tile_5_0),
    .io_a_in_5_1   (io_w_tile_5_1),
    .io_a_in_5_2   (io_w_tile_5_2),
    .io_a_in_6_0   (io_w_tile_6_0),
    .io_a_in_6_1   (io_w_tile_6_1),
    .io_a_in_6_2   (io_w_tile_6_2),
    .io_a_in_7_0   (io_w_tile_7_0),
    .io_a_in_7_1   (io_w_tile_7_1),
    .io_a_in_7_2   (io_w_tile_7_2),
    .io_b_in_0     (io_x_tile_0),
    .io_b_in_1     (io_x_tile_1),
    .io_b_in_2     (io_x_tile_2),
    .io_psum_in_0  (io_psum_in_0),
    .io_psum_in_1  (io_psum_in_1),
    .io_psum_in_2  (io_psum_in_2),
    .io_psum_in_3  (io_psum_in_3),
    .io_psum_in_4  (io_psum_in_4),
    .io_psum_in_5  (io_psum_in_5),
    .io_psum_in_6  (io_psum_in_6),
    .io_psum_in_7  (io_psum_in_7),
    .io_psum_out_0 (io_psum_out_0),
    .io_psum_out_1 (io_psum_out_1),
    .io_psum_out_2 (io_psum_out_2),
    .io_psum_out_3 (io_psum_out_3),
    .io_psum_out_4 (io_psum_out_4),
    .io_psum_out_5 (io_psum_out_5),
    .io_psum_out_6 (io_psum_out_6),
    .io_psum_out_7 (io_psum_out_7)
  );
endmodule

module RegularConvFull_SA_Tiled(
  input         clock,
                reset,
                io_start,
  input  [7:0]  io_x_in_0_0,
                io_x_in_0_1,
                io_x_in_0_2,
                io_x_in_0_3,
                io_x_in_0_4,
                io_x_in_0_5,
                io_x_in_0_6,
                io_x_in_0_7,
                io_x_in_0_8,
                io_x_in_0_9,
                io_x_in_0_10,
                io_x_in_0_11,
                io_x_in_0_12,
                io_x_in_0_13,
                io_x_in_0_14,
                io_x_in_0_15,
                io_x_in_0_16,
                io_x_in_0_17,
                io_x_in_0_18,
                io_x_in_0_19,
                io_x_in_0_20,
                io_x_in_0_21,
                io_x_in_0_22,
                io_x_in_0_23,
                io_x_in_0_24,
                io_x_in_0_25,
                io_x_in_0_26,
                io_x_in_0_27,
                io_x_in_0_28,
                io_x_in_0_29,
                io_x_in_0_30,
                io_x_in_0_31,
                io_x_in_0_32,
                io_x_in_0_33,
                io_x_in_0_34,
                io_x_in_0_35,
                io_x_in_0_36,
                io_x_in_0_37,
                io_x_in_0_38,
                io_x_in_0_39,
                io_x_in_0_40,
                io_x_in_0_41,
                io_x_in_0_42,
                io_x_in_0_43,
                io_x_in_0_44,
                io_x_in_0_45,
                io_x_in_0_46,
                io_x_in_0_47,
                io_x_in_0_48,
                io_x_in_0_49,
                io_x_in_0_50,
                io_x_in_0_51,
                io_x_in_0_52,
                io_x_in_0_53,
                io_x_in_0_54,
                io_x_in_0_55,
                io_x_in_0_56,
                io_x_in_0_57,
                io_x_in_0_58,
                io_x_in_0_59,
                io_x_in_0_60,
                io_x_in_0_61,
                io_x_in_0_62,
                io_x_in_0_63,
                io_w_in_0_0,
                io_w_in_0_1,
                io_w_in_0_2,
                io_w_in_0_3,
                io_w_in_0_4,
                io_w_in_0_5,
                io_w_in_0_6,
                io_w_in_0_7,
                io_w_in_0_8,
                io_w_in_1_0,
                io_w_in_1_1,
                io_w_in_1_2,
                io_w_in_1_3,
                io_w_in_1_4,
                io_w_in_1_5,
                io_w_in_1_6,
                io_w_in_1_7,
                io_w_in_1_8,
                io_w_in_2_0,
                io_w_in_2_1,
                io_w_in_2_2,
                io_w_in_2_3,
                io_w_in_2_4,
                io_w_in_2_5,
                io_w_in_2_6,
                io_w_in_2_7,
                io_w_in_2_8,
                io_w_in_3_0,
                io_w_in_3_1,
                io_w_in_3_2,
                io_w_in_3_3,
                io_w_in_3_4,
                io_w_in_3_5,
                io_w_in_3_6,
                io_w_in_3_7,
                io_w_in_3_8,
                io_w_in_4_0,
                io_w_in_4_1,
                io_w_in_4_2,
                io_w_in_4_3,
                io_w_in_4_4,
                io_w_in_4_5,
                io_w_in_4_6,
                io_w_in_4_7,
                io_w_in_4_8,
                io_w_in_5_0,
                io_w_in_5_1,
                io_w_in_5_2,
                io_w_in_5_3,
                io_w_in_5_4,
                io_w_in_5_5,
                io_w_in_5_6,
                io_w_in_5_7,
                io_w_in_5_8,
                io_w_in_6_0,
                io_w_in_6_1,
                io_w_in_6_2,
                io_w_in_6_3,
                io_w_in_6_4,
                io_w_in_6_5,
                io_w_in_6_6,
                io_w_in_6_7,
                io_w_in_6_8,
                io_w_in_7_0,
                io_w_in_7_1,
                io_w_in_7_2,
                io_w_in_7_3,
                io_w_in_7_4,
                io_w_in_7_5,
                io_w_in_7_6,
                io_w_in_7_7,
                io_w_in_7_8,
  output [31:0] io_y_out_0_0,
                io_y_out_0_1,
                io_y_out_0_2,
                io_y_out_0_3,
                io_y_out_0_4,
                io_y_out_0_5,
                io_y_out_0_6,
                io_y_out_0_7,
                io_y_out_0_8,
                io_y_out_0_9,
                io_y_out_0_10,
                io_y_out_0_11,
                io_y_out_0_12,
                io_y_out_0_13,
                io_y_out_0_14,
                io_y_out_0_15,
                io_y_out_0_16,
                io_y_out_0_17,
                io_y_out_0_18,
                io_y_out_0_19,
                io_y_out_0_20,
                io_y_out_0_21,
                io_y_out_0_22,
                io_y_out_0_23,
                io_y_out_0_24,
                io_y_out_0_25,
                io_y_out_0_26,
                io_y_out_0_27,
                io_y_out_0_28,
                io_y_out_0_29,
                io_y_out_0_30,
                io_y_out_0_31,
                io_y_out_0_32,
                io_y_out_0_33,
                io_y_out_0_34,
                io_y_out_0_35,
                io_y_out_1_0,
                io_y_out_1_1,
                io_y_out_1_2,
                io_y_out_1_3,
                io_y_out_1_4,
                io_y_out_1_5,
                io_y_out_1_6,
                io_y_out_1_7,
                io_y_out_1_8,
                io_y_out_1_9,
                io_y_out_1_10,
                io_y_out_1_11,
                io_y_out_1_12,
                io_y_out_1_13,
                io_y_out_1_14,
                io_y_out_1_15,
                io_y_out_1_16,
                io_y_out_1_17,
                io_y_out_1_18,
                io_y_out_1_19,
                io_y_out_1_20,
                io_y_out_1_21,
                io_y_out_1_22,
                io_y_out_1_23,
                io_y_out_1_24,
                io_y_out_1_25,
                io_y_out_1_26,
                io_y_out_1_27,
                io_y_out_1_28,
                io_y_out_1_29,
                io_y_out_1_30,
                io_y_out_1_31,
                io_y_out_1_32,
                io_y_out_1_33,
                io_y_out_1_34,
                io_y_out_1_35,
                io_y_out_2_0,
                io_y_out_2_1,
                io_y_out_2_2,
                io_y_out_2_3,
                io_y_out_2_4,
                io_y_out_2_5,
                io_y_out_2_6,
                io_y_out_2_7,
                io_y_out_2_8,
                io_y_out_2_9,
                io_y_out_2_10,
                io_y_out_2_11,
                io_y_out_2_12,
                io_y_out_2_13,
                io_y_out_2_14,
                io_y_out_2_15,
                io_y_out_2_16,
                io_y_out_2_17,
                io_y_out_2_18,
                io_y_out_2_19,
                io_y_out_2_20,
                io_y_out_2_21,
                io_y_out_2_22,
                io_y_out_2_23,
                io_y_out_2_24,
                io_y_out_2_25,
                io_y_out_2_26,
                io_y_out_2_27,
                io_y_out_2_28,
                io_y_out_2_29,
                io_y_out_2_30,
                io_y_out_2_31,
                io_y_out_2_32,
                io_y_out_2_33,
                io_y_out_2_34,
                io_y_out_2_35,
                io_y_out_3_0,
                io_y_out_3_1,
                io_y_out_3_2,
                io_y_out_3_3,
                io_y_out_3_4,
                io_y_out_3_5,
                io_y_out_3_6,
                io_y_out_3_7,
                io_y_out_3_8,
                io_y_out_3_9,
                io_y_out_3_10,
                io_y_out_3_11,
                io_y_out_3_12,
                io_y_out_3_13,
                io_y_out_3_14,
                io_y_out_3_15,
                io_y_out_3_16,
                io_y_out_3_17,
                io_y_out_3_18,
                io_y_out_3_19,
                io_y_out_3_20,
                io_y_out_3_21,
                io_y_out_3_22,
                io_y_out_3_23,
                io_y_out_3_24,
                io_y_out_3_25,
                io_y_out_3_26,
                io_y_out_3_27,
                io_y_out_3_28,
                io_y_out_3_29,
                io_y_out_3_30,
                io_y_out_3_31,
                io_y_out_3_32,
                io_y_out_3_33,
                io_y_out_3_34,
                io_y_out_3_35,
                io_y_out_4_0,
                io_y_out_4_1,
                io_y_out_4_2,
                io_y_out_4_3,
                io_y_out_4_4,
                io_y_out_4_5,
                io_y_out_4_6,
                io_y_out_4_7,
                io_y_out_4_8,
                io_y_out_4_9,
                io_y_out_4_10,
                io_y_out_4_11,
                io_y_out_4_12,
                io_y_out_4_13,
                io_y_out_4_14,
                io_y_out_4_15,
                io_y_out_4_16,
                io_y_out_4_17,
                io_y_out_4_18,
                io_y_out_4_19,
                io_y_out_4_20,
                io_y_out_4_21,
                io_y_out_4_22,
                io_y_out_4_23,
                io_y_out_4_24,
                io_y_out_4_25,
                io_y_out_4_26,
                io_y_out_4_27,
                io_y_out_4_28,
                io_y_out_4_29,
                io_y_out_4_30,
                io_y_out_4_31,
                io_y_out_4_32,
                io_y_out_4_33,
                io_y_out_4_34,
                io_y_out_4_35,
                io_y_out_5_0,
                io_y_out_5_1,
                io_y_out_5_2,
                io_y_out_5_3,
                io_y_out_5_4,
                io_y_out_5_5,
                io_y_out_5_6,
                io_y_out_5_7,
                io_y_out_5_8,
                io_y_out_5_9,
                io_y_out_5_10,
                io_y_out_5_11,
                io_y_out_5_12,
                io_y_out_5_13,
                io_y_out_5_14,
                io_y_out_5_15,
                io_y_out_5_16,
                io_y_out_5_17,
                io_y_out_5_18,
                io_y_out_5_19,
                io_y_out_5_20,
                io_y_out_5_21,
                io_y_out_5_22,
                io_y_out_5_23,
                io_y_out_5_24,
                io_y_out_5_25,
                io_y_out_5_26,
                io_y_out_5_27,
                io_y_out_5_28,
                io_y_out_5_29,
                io_y_out_5_30,
                io_y_out_5_31,
                io_y_out_5_32,
                io_y_out_5_33,
                io_y_out_5_34,
                io_y_out_5_35,
                io_y_out_6_0,
                io_y_out_6_1,
                io_y_out_6_2,
                io_y_out_6_3,
                io_y_out_6_4,
                io_y_out_6_5,
                io_y_out_6_6,
                io_y_out_6_7,
                io_y_out_6_8,
                io_y_out_6_9,
                io_y_out_6_10,
                io_y_out_6_11,
                io_y_out_6_12,
                io_y_out_6_13,
                io_y_out_6_14,
                io_y_out_6_15,
                io_y_out_6_16,
                io_y_out_6_17,
                io_y_out_6_18,
                io_y_out_6_19,
                io_y_out_6_20,
                io_y_out_6_21,
                io_y_out_6_22,
                io_y_out_6_23,
                io_y_out_6_24,
                io_y_out_6_25,
                io_y_out_6_26,
                io_y_out_6_27,
                io_y_out_6_28,
                io_y_out_6_29,
                io_y_out_6_30,
                io_y_out_6_31,
                io_y_out_6_32,
                io_y_out_6_33,
                io_y_out_6_34,
                io_y_out_6_35,
                io_y_out_7_0,
                io_y_out_7_1,
                io_y_out_7_2,
                io_y_out_7_3,
                io_y_out_7_4,
                io_y_out_7_5,
                io_y_out_7_6,
                io_y_out_7_7,
                io_y_out_7_8,
                io_y_out_7_9,
                io_y_out_7_10,
                io_y_out_7_11,
                io_y_out_7_12,
                io_y_out_7_13,
                io_y_out_7_14,
                io_y_out_7_15,
                io_y_out_7_16,
                io_y_out_7_17,
                io_y_out_7_18,
                io_y_out_7_19,
                io_y_out_7_20,
                io_y_out_7_21,
                io_y_out_7_22,
                io_y_out_7_23,
                io_y_out_7_24,
                io_y_out_7_25,
                io_y_out_7_26,
                io_y_out_7_27,
                io_y_out_7_28,
                io_y_out_7_29,
                io_y_out_7_30,
                io_y_out_7_31,
                io_y_out_7_32,
                io_y_out_7_33,
                io_y_out_7_34,
                io_y_out_7_35,
  output [7:0]  io_y_post_0_0,
                io_y_post_0_1,
                io_y_post_0_2,
                io_y_post_0_3,
                io_y_post_0_4,
                io_y_post_0_5,
                io_y_post_0_6,
                io_y_post_0_7,
                io_y_post_0_8,
                io_y_post_0_9,
                io_y_post_0_10,
                io_y_post_0_11,
                io_y_post_0_12,
                io_y_post_0_13,
                io_y_post_0_14,
                io_y_post_0_15,
                io_y_post_0_16,
                io_y_post_0_17,
                io_y_post_0_18,
                io_y_post_0_19,
                io_y_post_0_20,
                io_y_post_0_21,
                io_y_post_0_22,
                io_y_post_0_23,
                io_y_post_0_24,
                io_y_post_0_25,
                io_y_post_0_26,
                io_y_post_0_27,
                io_y_post_0_28,
                io_y_post_0_29,
                io_y_post_0_30,
                io_y_post_0_31,
                io_y_post_0_32,
                io_y_post_0_33,
                io_y_post_0_34,
                io_y_post_0_35,
                io_y_post_1_0,
                io_y_post_1_1,
                io_y_post_1_2,
                io_y_post_1_3,
                io_y_post_1_4,
                io_y_post_1_5,
                io_y_post_1_6,
                io_y_post_1_7,
                io_y_post_1_8,
                io_y_post_1_9,
                io_y_post_1_10,
                io_y_post_1_11,
                io_y_post_1_12,
                io_y_post_1_13,
                io_y_post_1_14,
                io_y_post_1_15,
                io_y_post_1_16,
                io_y_post_1_17,
                io_y_post_1_18,
                io_y_post_1_19,
                io_y_post_1_20,
                io_y_post_1_21,
                io_y_post_1_22,
                io_y_post_1_23,
                io_y_post_1_24,
                io_y_post_1_25,
                io_y_post_1_26,
                io_y_post_1_27,
                io_y_post_1_28,
                io_y_post_1_29,
                io_y_post_1_30,
                io_y_post_1_31,
                io_y_post_1_32,
                io_y_post_1_33,
                io_y_post_1_34,
                io_y_post_1_35,
                io_y_post_2_0,
                io_y_post_2_1,
                io_y_post_2_2,
                io_y_post_2_3,
                io_y_post_2_4,
                io_y_post_2_5,
                io_y_post_2_6,
                io_y_post_2_7,
                io_y_post_2_8,
                io_y_post_2_9,
                io_y_post_2_10,
                io_y_post_2_11,
                io_y_post_2_12,
                io_y_post_2_13,
                io_y_post_2_14,
                io_y_post_2_15,
                io_y_post_2_16,
                io_y_post_2_17,
                io_y_post_2_18,
                io_y_post_2_19,
                io_y_post_2_20,
                io_y_post_2_21,
                io_y_post_2_22,
                io_y_post_2_23,
                io_y_post_2_24,
                io_y_post_2_25,
                io_y_post_2_26,
                io_y_post_2_27,
                io_y_post_2_28,
                io_y_post_2_29,
                io_y_post_2_30,
                io_y_post_2_31,
                io_y_post_2_32,
                io_y_post_2_33,
                io_y_post_2_34,
                io_y_post_2_35,
                io_y_post_3_0,
                io_y_post_3_1,
                io_y_post_3_2,
                io_y_post_3_3,
                io_y_post_3_4,
                io_y_post_3_5,
                io_y_post_3_6,
                io_y_post_3_7,
                io_y_post_3_8,
                io_y_post_3_9,
                io_y_post_3_10,
                io_y_post_3_11,
                io_y_post_3_12,
                io_y_post_3_13,
                io_y_post_3_14,
                io_y_post_3_15,
                io_y_post_3_16,
                io_y_post_3_17,
                io_y_post_3_18,
                io_y_post_3_19,
                io_y_post_3_20,
                io_y_post_3_21,
                io_y_post_3_22,
                io_y_post_3_23,
                io_y_post_3_24,
                io_y_post_3_25,
                io_y_post_3_26,
                io_y_post_3_27,
                io_y_post_3_28,
                io_y_post_3_29,
                io_y_post_3_30,
                io_y_post_3_31,
                io_y_post_3_32,
                io_y_post_3_33,
                io_y_post_3_34,
                io_y_post_3_35,
                io_y_post_4_0,
                io_y_post_4_1,
                io_y_post_4_2,
                io_y_post_4_3,
                io_y_post_4_4,
                io_y_post_4_5,
                io_y_post_4_6,
                io_y_post_4_7,
                io_y_post_4_8,
                io_y_post_4_9,
                io_y_post_4_10,
                io_y_post_4_11,
                io_y_post_4_12,
                io_y_post_4_13,
                io_y_post_4_14,
                io_y_post_4_15,
                io_y_post_4_16,
                io_y_post_4_17,
                io_y_post_4_18,
                io_y_post_4_19,
                io_y_post_4_20,
                io_y_post_4_21,
                io_y_post_4_22,
                io_y_post_4_23,
                io_y_post_4_24,
                io_y_post_4_25,
                io_y_post_4_26,
                io_y_post_4_27,
                io_y_post_4_28,
                io_y_post_4_29,
                io_y_post_4_30,
                io_y_post_4_31,
                io_y_post_4_32,
                io_y_post_4_33,
                io_y_post_4_34,
                io_y_post_4_35,
                io_y_post_5_0,
                io_y_post_5_1,
                io_y_post_5_2,
                io_y_post_5_3,
                io_y_post_5_4,
                io_y_post_5_5,
                io_y_post_5_6,
                io_y_post_5_7,
                io_y_post_5_8,
                io_y_post_5_9,
                io_y_post_5_10,
                io_y_post_5_11,
                io_y_post_5_12,
                io_y_post_5_13,
                io_y_post_5_14,
                io_y_post_5_15,
                io_y_post_5_16,
                io_y_post_5_17,
                io_y_post_5_18,
                io_y_post_5_19,
                io_y_post_5_20,
                io_y_post_5_21,
                io_y_post_5_22,
                io_y_post_5_23,
                io_y_post_5_24,
                io_y_post_5_25,
                io_y_post_5_26,
                io_y_post_5_27,
                io_y_post_5_28,
                io_y_post_5_29,
                io_y_post_5_30,
                io_y_post_5_31,
                io_y_post_5_32,
                io_y_post_5_33,
                io_y_post_5_34,
                io_y_post_5_35,
                io_y_post_6_0,
                io_y_post_6_1,
                io_y_post_6_2,
                io_y_post_6_3,
                io_y_post_6_4,
                io_y_post_6_5,
                io_y_post_6_6,
                io_y_post_6_7,
                io_y_post_6_8,
                io_y_post_6_9,
                io_y_post_6_10,
                io_y_post_6_11,
                io_y_post_6_12,
                io_y_post_6_13,
                io_y_post_6_14,
                io_y_post_6_15,
                io_y_post_6_16,
                io_y_post_6_17,
                io_y_post_6_18,
                io_y_post_6_19,
                io_y_post_6_20,
                io_y_post_6_21,
                io_y_post_6_22,
                io_y_post_6_23,
                io_y_post_6_24,
                io_y_post_6_25,
                io_y_post_6_26,
                io_y_post_6_27,
                io_y_post_6_28,
                io_y_post_6_29,
                io_y_post_6_30,
                io_y_post_6_31,
                io_y_post_6_32,
                io_y_post_6_33,
                io_y_post_6_34,
                io_y_post_6_35,
                io_y_post_7_0,
                io_y_post_7_1,
                io_y_post_7_2,
                io_y_post_7_3,
                io_y_post_7_4,
                io_y_post_7_5,
                io_y_post_7_6,
                io_y_post_7_7,
                io_y_post_7_8,
                io_y_post_7_9,
                io_y_post_7_10,
                io_y_post_7_11,
                io_y_post_7_12,
                io_y_post_7_13,
                io_y_post_7_14,
                io_y_post_7_15,
                io_y_post_7_16,
                io_y_post_7_17,
                io_y_post_7_18,
                io_y_post_7_19,
                io_y_post_7_20,
                io_y_post_7_21,
                io_y_post_7_22,
                io_y_post_7_23,
                io_y_post_7_24,
                io_y_post_7_25,
                io_y_post_7_26,
                io_y_post_7_27,
                io_y_post_7_28,
                io_y_post_7_29,
                io_y_post_7_30,
                io_y_post_7_31,
                io_y_post_7_32,
                io_y_post_7_33,
                io_y_post_7_34,
                io_y_post_7_35,
  output        io_done
);

  wire [31:0]      _core_io_psum_out_0;
  wire [31:0]      _core_io_psum_out_1;
  wire [31:0]      _core_io_psum_out_2;
  wire [31:0]      _core_io_psum_out_3;
  wire [31:0]      _core_io_psum_out_4;
  wire [31:0]      _core_io_psum_out_5;
  wire [31:0]      _core_io_psum_out_6;
  wire [31:0]      _core_io_psum_out_7;
  wire [7:0]       _im2col_io_a_out;
  wire             _im2col_io_valid;
  reg  [31:0]      yReg_0_0;
  reg  [31:0]      yReg_0_1;
  reg  [31:0]      yReg_0_2;
  reg  [31:0]      yReg_0_3;
  reg  [31:0]      yReg_0_4;
  reg  [31:0]      yReg_0_5;
  reg  [31:0]      yReg_0_6;
  reg  [31:0]      yReg_0_7;
  reg  [31:0]      yReg_0_8;
  reg  [31:0]      yReg_0_9;
  reg  [31:0]      yReg_0_10;
  reg  [31:0]      yReg_0_11;
  reg  [31:0]      yReg_0_12;
  reg  [31:0]      yReg_0_13;
  reg  [31:0]      yReg_0_14;
  reg  [31:0]      yReg_0_15;
  reg  [31:0]      yReg_0_16;
  reg  [31:0]      yReg_0_17;
  reg  [31:0]      yReg_0_18;
  reg  [31:0]      yReg_0_19;
  reg  [31:0]      yReg_0_20;
  reg  [31:0]      yReg_0_21;
  reg  [31:0]      yReg_0_22;
  reg  [31:0]      yReg_0_23;
  reg  [31:0]      yReg_0_24;
  reg  [31:0]      yReg_0_25;
  reg  [31:0]      yReg_0_26;
  reg  [31:0]      yReg_0_27;
  reg  [31:0]      yReg_0_28;
  reg  [31:0]      yReg_0_29;
  reg  [31:0]      yReg_0_30;
  reg  [31:0]      yReg_0_31;
  reg  [31:0]      yReg_0_32;
  reg  [31:0]      yReg_0_33;
  reg  [31:0]      yReg_0_34;
  reg  [31:0]      yReg_0_35;
  reg  [31:0]      yReg_1_0;
  reg  [31:0]      yReg_1_1;
  reg  [31:0]      yReg_1_2;
  reg  [31:0]      yReg_1_3;
  reg  [31:0]      yReg_1_4;
  reg  [31:0]      yReg_1_5;
  reg  [31:0]      yReg_1_6;
  reg  [31:0]      yReg_1_7;
  reg  [31:0]      yReg_1_8;
  reg  [31:0]      yReg_1_9;
  reg  [31:0]      yReg_1_10;
  reg  [31:0]      yReg_1_11;
  reg  [31:0]      yReg_1_12;
  reg  [31:0]      yReg_1_13;
  reg  [31:0]      yReg_1_14;
  reg  [31:0]      yReg_1_15;
  reg  [31:0]      yReg_1_16;
  reg  [31:0]      yReg_1_17;
  reg  [31:0]      yReg_1_18;
  reg  [31:0]      yReg_1_19;
  reg  [31:0]      yReg_1_20;
  reg  [31:0]      yReg_1_21;
  reg  [31:0]      yReg_1_22;
  reg  [31:0]      yReg_1_23;
  reg  [31:0]      yReg_1_24;
  reg  [31:0]      yReg_1_25;
  reg  [31:0]      yReg_1_26;
  reg  [31:0]      yReg_1_27;
  reg  [31:0]      yReg_1_28;
  reg  [31:0]      yReg_1_29;
  reg  [31:0]      yReg_1_30;
  reg  [31:0]      yReg_1_31;
  reg  [31:0]      yReg_1_32;
  reg  [31:0]      yReg_1_33;
  reg  [31:0]      yReg_1_34;
  reg  [31:0]      yReg_1_35;
  reg  [31:0]      yReg_2_0;
  reg  [31:0]      yReg_2_1;
  reg  [31:0]      yReg_2_2;
  reg  [31:0]      yReg_2_3;
  reg  [31:0]      yReg_2_4;
  reg  [31:0]      yReg_2_5;
  reg  [31:0]      yReg_2_6;
  reg  [31:0]      yReg_2_7;
  reg  [31:0]      yReg_2_8;
  reg  [31:0]      yReg_2_9;
  reg  [31:0]      yReg_2_10;
  reg  [31:0]      yReg_2_11;
  reg  [31:0]      yReg_2_12;
  reg  [31:0]      yReg_2_13;
  reg  [31:0]      yReg_2_14;
  reg  [31:0]      yReg_2_15;
  reg  [31:0]      yReg_2_16;
  reg  [31:0]      yReg_2_17;
  reg  [31:0]      yReg_2_18;
  reg  [31:0]      yReg_2_19;
  reg  [31:0]      yReg_2_20;
  reg  [31:0]      yReg_2_21;
  reg  [31:0]      yReg_2_22;
  reg  [31:0]      yReg_2_23;
  reg  [31:0]      yReg_2_24;
  reg  [31:0]      yReg_2_25;
  reg  [31:0]      yReg_2_26;
  reg  [31:0]      yReg_2_27;
  reg  [31:0]      yReg_2_28;
  reg  [31:0]      yReg_2_29;
  reg  [31:0]      yReg_2_30;
  reg  [31:0]      yReg_2_31;
  reg  [31:0]      yReg_2_32;
  reg  [31:0]      yReg_2_33;
  reg  [31:0]      yReg_2_34;
  reg  [31:0]      yReg_2_35;
  reg  [31:0]      yReg_3_0;
  reg  [31:0]      yReg_3_1;
  reg  [31:0]      yReg_3_2;
  reg  [31:0]      yReg_3_3;
  reg  [31:0]      yReg_3_4;
  reg  [31:0]      yReg_3_5;
  reg  [31:0]      yReg_3_6;
  reg  [31:0]      yReg_3_7;
  reg  [31:0]      yReg_3_8;
  reg  [31:0]      yReg_3_9;
  reg  [31:0]      yReg_3_10;
  reg  [31:0]      yReg_3_11;
  reg  [31:0]      yReg_3_12;
  reg  [31:0]      yReg_3_13;
  reg  [31:0]      yReg_3_14;
  reg  [31:0]      yReg_3_15;
  reg  [31:0]      yReg_3_16;
  reg  [31:0]      yReg_3_17;
  reg  [31:0]      yReg_3_18;
  reg  [31:0]      yReg_3_19;
  reg  [31:0]      yReg_3_20;
  reg  [31:0]      yReg_3_21;
  reg  [31:0]      yReg_3_22;
  reg  [31:0]      yReg_3_23;
  reg  [31:0]      yReg_3_24;
  reg  [31:0]      yReg_3_25;
  reg  [31:0]      yReg_3_26;
  reg  [31:0]      yReg_3_27;
  reg  [31:0]      yReg_3_28;
  reg  [31:0]      yReg_3_29;
  reg  [31:0]      yReg_3_30;
  reg  [31:0]      yReg_3_31;
  reg  [31:0]      yReg_3_32;
  reg  [31:0]      yReg_3_33;
  reg  [31:0]      yReg_3_34;
  reg  [31:0]      yReg_3_35;
  reg  [31:0]      yReg_4_0;
  reg  [31:0]      yReg_4_1;
  reg  [31:0]      yReg_4_2;
  reg  [31:0]      yReg_4_3;
  reg  [31:0]      yReg_4_4;
  reg  [31:0]      yReg_4_5;
  reg  [31:0]      yReg_4_6;
  reg  [31:0]      yReg_4_7;
  reg  [31:0]      yReg_4_8;
  reg  [31:0]      yReg_4_9;
  reg  [31:0]      yReg_4_10;
  reg  [31:0]      yReg_4_11;
  reg  [31:0]      yReg_4_12;
  reg  [31:0]      yReg_4_13;
  reg  [31:0]      yReg_4_14;
  reg  [31:0]      yReg_4_15;
  reg  [31:0]      yReg_4_16;
  reg  [31:0]      yReg_4_17;
  reg  [31:0]      yReg_4_18;
  reg  [31:0]      yReg_4_19;
  reg  [31:0]      yReg_4_20;
  reg  [31:0]      yReg_4_21;
  reg  [31:0]      yReg_4_22;
  reg  [31:0]      yReg_4_23;
  reg  [31:0]      yReg_4_24;
  reg  [31:0]      yReg_4_25;
  reg  [31:0]      yReg_4_26;
  reg  [31:0]      yReg_4_27;
  reg  [31:0]      yReg_4_28;
  reg  [31:0]      yReg_4_29;
  reg  [31:0]      yReg_4_30;
  reg  [31:0]      yReg_4_31;
  reg  [31:0]      yReg_4_32;
  reg  [31:0]      yReg_4_33;
  reg  [31:0]      yReg_4_34;
  reg  [31:0]      yReg_4_35;
  reg  [31:0]      yReg_5_0;
  reg  [31:0]      yReg_5_1;
  reg  [31:0]      yReg_5_2;
  reg  [31:0]      yReg_5_3;
  reg  [31:0]      yReg_5_4;
  reg  [31:0]      yReg_5_5;
  reg  [31:0]      yReg_5_6;
  reg  [31:0]      yReg_5_7;
  reg  [31:0]      yReg_5_8;
  reg  [31:0]      yReg_5_9;
  reg  [31:0]      yReg_5_10;
  reg  [31:0]      yReg_5_11;
  reg  [31:0]      yReg_5_12;
  reg  [31:0]      yReg_5_13;
  reg  [31:0]      yReg_5_14;
  reg  [31:0]      yReg_5_15;
  reg  [31:0]      yReg_5_16;
  reg  [31:0]      yReg_5_17;
  reg  [31:0]      yReg_5_18;
  reg  [31:0]      yReg_5_19;
  reg  [31:0]      yReg_5_20;
  reg  [31:0]      yReg_5_21;
  reg  [31:0]      yReg_5_22;
  reg  [31:0]      yReg_5_23;
  reg  [31:0]      yReg_5_24;
  reg  [31:0]      yReg_5_25;
  reg  [31:0]      yReg_5_26;
  reg  [31:0]      yReg_5_27;
  reg  [31:0]      yReg_5_28;
  reg  [31:0]      yReg_5_29;
  reg  [31:0]      yReg_5_30;
  reg  [31:0]      yReg_5_31;
  reg  [31:0]      yReg_5_32;
  reg  [31:0]      yReg_5_33;
  reg  [31:0]      yReg_5_34;
  reg  [31:0]      yReg_5_35;
  reg  [31:0]      yReg_6_0;
  reg  [31:0]      yReg_6_1;
  reg  [31:0]      yReg_6_2;
  reg  [31:0]      yReg_6_3;
  reg  [31:0]      yReg_6_4;
  reg  [31:0]      yReg_6_5;
  reg  [31:0]      yReg_6_6;
  reg  [31:0]      yReg_6_7;
  reg  [31:0]      yReg_6_8;
  reg  [31:0]      yReg_6_9;
  reg  [31:0]      yReg_6_10;
  reg  [31:0]      yReg_6_11;
  reg  [31:0]      yReg_6_12;
  reg  [31:0]      yReg_6_13;
  reg  [31:0]      yReg_6_14;
  reg  [31:0]      yReg_6_15;
  reg  [31:0]      yReg_6_16;
  reg  [31:0]      yReg_6_17;
  reg  [31:0]      yReg_6_18;
  reg  [31:0]      yReg_6_19;
  reg  [31:0]      yReg_6_20;
  reg  [31:0]      yReg_6_21;
  reg  [31:0]      yReg_6_22;
  reg  [31:0]      yReg_6_23;
  reg  [31:0]      yReg_6_24;
  reg  [31:0]      yReg_6_25;
  reg  [31:0]      yReg_6_26;
  reg  [31:0]      yReg_6_27;
  reg  [31:0]      yReg_6_28;
  reg  [31:0]      yReg_6_29;
  reg  [31:0]      yReg_6_30;
  reg  [31:0]      yReg_6_31;
  reg  [31:0]      yReg_6_32;
  reg  [31:0]      yReg_6_33;
  reg  [31:0]      yReg_6_34;
  reg  [31:0]      yReg_6_35;
  reg  [31:0]      yReg_7_0;
  reg  [31:0]      yReg_7_1;
  reg  [31:0]      yReg_7_2;
  reg  [31:0]      yReg_7_3;
  reg  [31:0]      yReg_7_4;
  reg  [31:0]      yReg_7_5;
  reg  [31:0]      yReg_7_6;
  reg  [31:0]      yReg_7_7;
  reg  [31:0]      yReg_7_8;
  reg  [31:0]      yReg_7_9;
  reg  [31:0]      yReg_7_10;
  reg  [31:0]      yReg_7_11;
  reg  [31:0]      yReg_7_12;
  reg  [31:0]      yReg_7_13;
  reg  [31:0]      yReg_7_14;
  reg  [31:0]      yReg_7_15;
  reg  [31:0]      yReg_7_16;
  reg  [31:0]      yReg_7_17;
  reg  [31:0]      yReg_7_18;
  reg  [31:0]      yReg_7_19;
  reg  [31:0]      yReg_7_20;
  reg  [31:0]      yReg_7_21;
  reg  [31:0]      yReg_7_22;
  reg  [31:0]      yReg_7_23;
  reg  [31:0]      yReg_7_24;
  reg  [31:0]      yReg_7_25;
  reg  [31:0]      yReg_7_26;
  reg  [31:0]      yReg_7_27;
  reg  [31:0]      yReg_7_28;
  reg  [31:0]      yReg_7_29;
  reg  [31:0]      yReg_7_30;
  reg  [31:0]      yReg_7_31;
  reg  [31:0]      yReg_7_32;
  reg  [31:0]      yReg_7_33;
  reg  [31:0]      yReg_7_34;
  reg  [31:0]      yReg_7_35;
  wire [32:0]      _io_y_post_0_0_rounded_T =
    {1'h0, $signed(yReg_0_0) < 32'sh0 ? 32'h0 : yReg_0_0} + 33'h2;
  wire [32:0]      _io_y_post_0_1_rounded_T =
    {1'h0, $signed(yReg_0_1) < 32'sh0 ? 32'h0 : yReg_0_1} + 33'h2;
  wire [32:0]      _io_y_post_0_2_rounded_T =
    {1'h0, $signed(yReg_0_2) < 32'sh0 ? 32'h0 : yReg_0_2} + 33'h2;
  wire [32:0]      _io_y_post_0_3_rounded_T =
    {1'h0, $signed(yReg_0_3) < 32'sh0 ? 32'h0 : yReg_0_3} + 33'h2;
  wire [32:0]      _io_y_post_0_4_rounded_T =
    {1'h0, $signed(yReg_0_4) < 32'sh0 ? 32'h0 : yReg_0_4} + 33'h2;
  wire [32:0]      _io_y_post_0_5_rounded_T =
    {1'h0, $signed(yReg_0_5) < 32'sh0 ? 32'h0 : yReg_0_5} + 33'h2;
  wire [32:0]      _io_y_post_0_6_rounded_T =
    {1'h0, $signed(yReg_0_6) < 32'sh0 ? 32'h0 : yReg_0_6} + 33'h2;
  wire [32:0]      _io_y_post_0_7_rounded_T =
    {1'h0, $signed(yReg_0_7) < 32'sh0 ? 32'h0 : yReg_0_7} + 33'h2;
  wire [32:0]      _io_y_post_0_8_rounded_T =
    {1'h0, $signed(yReg_0_8) < 32'sh0 ? 32'h0 : yReg_0_8} + 33'h2;
  wire [32:0]      _io_y_post_0_9_rounded_T =
    {1'h0, $signed(yReg_0_9) < 32'sh0 ? 32'h0 : yReg_0_9} + 33'h2;
  wire [32:0]      _io_y_post_0_10_rounded_T =
    {1'h0, $signed(yReg_0_10) < 32'sh0 ? 32'h0 : yReg_0_10} + 33'h2;
  wire [32:0]      _io_y_post_0_11_rounded_T =
    {1'h0, $signed(yReg_0_11) < 32'sh0 ? 32'h0 : yReg_0_11} + 33'h2;
  wire [32:0]      _io_y_post_0_12_rounded_T =
    {1'h0, $signed(yReg_0_12) < 32'sh0 ? 32'h0 : yReg_0_12} + 33'h2;
  wire [32:0]      _io_y_post_0_13_rounded_T =
    {1'h0, $signed(yReg_0_13) < 32'sh0 ? 32'h0 : yReg_0_13} + 33'h2;
  wire [32:0]      _io_y_post_0_14_rounded_T =
    {1'h0, $signed(yReg_0_14) < 32'sh0 ? 32'h0 : yReg_0_14} + 33'h2;
  wire [32:0]      _io_y_post_0_15_rounded_T =
    {1'h0, $signed(yReg_0_15) < 32'sh0 ? 32'h0 : yReg_0_15} + 33'h2;
  wire [32:0]      _io_y_post_0_16_rounded_T =
    {1'h0, $signed(yReg_0_16) < 32'sh0 ? 32'h0 : yReg_0_16} + 33'h2;
  wire [32:0]      _io_y_post_0_17_rounded_T =
    {1'h0, $signed(yReg_0_17) < 32'sh0 ? 32'h0 : yReg_0_17} + 33'h2;
  wire [32:0]      _io_y_post_0_18_rounded_T =
    {1'h0, $signed(yReg_0_18) < 32'sh0 ? 32'h0 : yReg_0_18} + 33'h2;
  wire [32:0]      _io_y_post_0_19_rounded_T =
    {1'h0, $signed(yReg_0_19) < 32'sh0 ? 32'h0 : yReg_0_19} + 33'h2;
  wire [32:0]      _io_y_post_0_20_rounded_T =
    {1'h0, $signed(yReg_0_20) < 32'sh0 ? 32'h0 : yReg_0_20} + 33'h2;
  wire [32:0]      _io_y_post_0_21_rounded_T =
    {1'h0, $signed(yReg_0_21) < 32'sh0 ? 32'h0 : yReg_0_21} + 33'h2;
  wire [32:0]      _io_y_post_0_22_rounded_T =
    {1'h0, $signed(yReg_0_22) < 32'sh0 ? 32'h0 : yReg_0_22} + 33'h2;
  wire [32:0]      _io_y_post_0_23_rounded_T =
    {1'h0, $signed(yReg_0_23) < 32'sh0 ? 32'h0 : yReg_0_23} + 33'h2;
  wire [32:0]      _io_y_post_0_24_rounded_T =
    {1'h0, $signed(yReg_0_24) < 32'sh0 ? 32'h0 : yReg_0_24} + 33'h2;
  wire [32:0]      _io_y_post_0_25_rounded_T =
    {1'h0, $signed(yReg_0_25) < 32'sh0 ? 32'h0 : yReg_0_25} + 33'h2;
  wire [32:0]      _io_y_post_0_26_rounded_T =
    {1'h0, $signed(yReg_0_26) < 32'sh0 ? 32'h0 : yReg_0_26} + 33'h2;
  wire [32:0]      _io_y_post_0_27_rounded_T =
    {1'h0, $signed(yReg_0_27) < 32'sh0 ? 32'h0 : yReg_0_27} + 33'h2;
  wire [32:0]      _io_y_post_0_28_rounded_T =
    {1'h0, $signed(yReg_0_28) < 32'sh0 ? 32'h0 : yReg_0_28} + 33'h2;
  wire [32:0]      _io_y_post_0_29_rounded_T =
    {1'h0, $signed(yReg_0_29) < 32'sh0 ? 32'h0 : yReg_0_29} + 33'h2;
  wire [32:0]      _io_y_post_0_30_rounded_T =
    {1'h0, $signed(yReg_0_30) < 32'sh0 ? 32'h0 : yReg_0_30} + 33'h2;
  wire [32:0]      _io_y_post_0_31_rounded_T =
    {1'h0, $signed(yReg_0_31) < 32'sh0 ? 32'h0 : yReg_0_31} + 33'h2;
  wire [32:0]      _io_y_post_0_32_rounded_T =
    {1'h0, $signed(yReg_0_32) < 32'sh0 ? 32'h0 : yReg_0_32} + 33'h2;
  wire [32:0]      _io_y_post_0_33_rounded_T =
    {1'h0, $signed(yReg_0_33) < 32'sh0 ? 32'h0 : yReg_0_33} + 33'h2;
  wire [32:0]      _io_y_post_0_34_rounded_T =
    {1'h0, $signed(yReg_0_34) < 32'sh0 ? 32'h0 : yReg_0_34} + 33'h2;
  wire [32:0]      _io_y_post_0_35_rounded_T =
    {1'h0, $signed(yReg_0_35) < 32'sh0 ? 32'h0 : yReg_0_35} + 33'h2;
  wire [32:0]      _io_y_post_1_0_rounded_T =
    {1'h0, $signed(yReg_1_0) < 32'sh0 ? 32'h0 : yReg_1_0} + 33'h2;
  wire [32:0]      _io_y_post_1_1_rounded_T =
    {1'h0, $signed(yReg_1_1) < 32'sh0 ? 32'h0 : yReg_1_1} + 33'h2;
  wire [32:0]      _io_y_post_1_2_rounded_T =
    {1'h0, $signed(yReg_1_2) < 32'sh0 ? 32'h0 : yReg_1_2} + 33'h2;
  wire [32:0]      _io_y_post_1_3_rounded_T =
    {1'h0, $signed(yReg_1_3) < 32'sh0 ? 32'h0 : yReg_1_3} + 33'h2;
  wire [32:0]      _io_y_post_1_4_rounded_T =
    {1'h0, $signed(yReg_1_4) < 32'sh0 ? 32'h0 : yReg_1_4} + 33'h2;
  wire [32:0]      _io_y_post_1_5_rounded_T =
    {1'h0, $signed(yReg_1_5) < 32'sh0 ? 32'h0 : yReg_1_5} + 33'h2;
  wire [32:0]      _io_y_post_1_6_rounded_T =
    {1'h0, $signed(yReg_1_6) < 32'sh0 ? 32'h0 : yReg_1_6} + 33'h2;
  wire [32:0]      _io_y_post_1_7_rounded_T =
    {1'h0, $signed(yReg_1_7) < 32'sh0 ? 32'h0 : yReg_1_7} + 33'h2;
  wire [32:0]      _io_y_post_1_8_rounded_T =
    {1'h0, $signed(yReg_1_8) < 32'sh0 ? 32'h0 : yReg_1_8} + 33'h2;
  wire [32:0]      _io_y_post_1_9_rounded_T =
    {1'h0, $signed(yReg_1_9) < 32'sh0 ? 32'h0 : yReg_1_9} + 33'h2;
  wire [32:0]      _io_y_post_1_10_rounded_T =
    {1'h0, $signed(yReg_1_10) < 32'sh0 ? 32'h0 : yReg_1_10} + 33'h2;
  wire [32:0]      _io_y_post_1_11_rounded_T =
    {1'h0, $signed(yReg_1_11) < 32'sh0 ? 32'h0 : yReg_1_11} + 33'h2;
  wire [32:0]      _io_y_post_1_12_rounded_T =
    {1'h0, $signed(yReg_1_12) < 32'sh0 ? 32'h0 : yReg_1_12} + 33'h2;
  wire [32:0]      _io_y_post_1_13_rounded_T =
    {1'h0, $signed(yReg_1_13) < 32'sh0 ? 32'h0 : yReg_1_13} + 33'h2;
  wire [32:0]      _io_y_post_1_14_rounded_T =
    {1'h0, $signed(yReg_1_14) < 32'sh0 ? 32'h0 : yReg_1_14} + 33'h2;
  wire [32:0]      _io_y_post_1_15_rounded_T =
    {1'h0, $signed(yReg_1_15) < 32'sh0 ? 32'h0 : yReg_1_15} + 33'h2;
  wire [32:0]      _io_y_post_1_16_rounded_T =
    {1'h0, $signed(yReg_1_16) < 32'sh0 ? 32'h0 : yReg_1_16} + 33'h2;
  wire [32:0]      _io_y_post_1_17_rounded_T =
    {1'h0, $signed(yReg_1_17) < 32'sh0 ? 32'h0 : yReg_1_17} + 33'h2;
  wire [32:0]      _io_y_post_1_18_rounded_T =
    {1'h0, $signed(yReg_1_18) < 32'sh0 ? 32'h0 : yReg_1_18} + 33'h2;
  wire [32:0]      _io_y_post_1_19_rounded_T =
    {1'h0, $signed(yReg_1_19) < 32'sh0 ? 32'h0 : yReg_1_19} + 33'h2;
  wire [32:0]      _io_y_post_1_20_rounded_T =
    {1'h0, $signed(yReg_1_20) < 32'sh0 ? 32'h0 : yReg_1_20} + 33'h2;
  wire [32:0]      _io_y_post_1_21_rounded_T =
    {1'h0, $signed(yReg_1_21) < 32'sh0 ? 32'h0 : yReg_1_21} + 33'h2;
  wire [32:0]      _io_y_post_1_22_rounded_T =
    {1'h0, $signed(yReg_1_22) < 32'sh0 ? 32'h0 : yReg_1_22} + 33'h2;
  wire [32:0]      _io_y_post_1_23_rounded_T =
    {1'h0, $signed(yReg_1_23) < 32'sh0 ? 32'h0 : yReg_1_23} + 33'h2;
  wire [32:0]      _io_y_post_1_24_rounded_T =
    {1'h0, $signed(yReg_1_24) < 32'sh0 ? 32'h0 : yReg_1_24} + 33'h2;
  wire [32:0]      _io_y_post_1_25_rounded_T =
    {1'h0, $signed(yReg_1_25) < 32'sh0 ? 32'h0 : yReg_1_25} + 33'h2;
  wire [32:0]      _io_y_post_1_26_rounded_T =
    {1'h0, $signed(yReg_1_26) < 32'sh0 ? 32'h0 : yReg_1_26} + 33'h2;
  wire [32:0]      _io_y_post_1_27_rounded_T =
    {1'h0, $signed(yReg_1_27) < 32'sh0 ? 32'h0 : yReg_1_27} + 33'h2;
  wire [32:0]      _io_y_post_1_28_rounded_T =
    {1'h0, $signed(yReg_1_28) < 32'sh0 ? 32'h0 : yReg_1_28} + 33'h2;
  wire [32:0]      _io_y_post_1_29_rounded_T =
    {1'h0, $signed(yReg_1_29) < 32'sh0 ? 32'h0 : yReg_1_29} + 33'h2;
  wire [32:0]      _io_y_post_1_30_rounded_T =
    {1'h0, $signed(yReg_1_30) < 32'sh0 ? 32'h0 : yReg_1_30} + 33'h2;
  wire [32:0]      _io_y_post_1_31_rounded_T =
    {1'h0, $signed(yReg_1_31) < 32'sh0 ? 32'h0 : yReg_1_31} + 33'h2;
  wire [32:0]      _io_y_post_1_32_rounded_T =
    {1'h0, $signed(yReg_1_32) < 32'sh0 ? 32'h0 : yReg_1_32} + 33'h2;
  wire [32:0]      _io_y_post_1_33_rounded_T =
    {1'h0, $signed(yReg_1_33) < 32'sh0 ? 32'h0 : yReg_1_33} + 33'h2;
  wire [32:0]      _io_y_post_1_34_rounded_T =
    {1'h0, $signed(yReg_1_34) < 32'sh0 ? 32'h0 : yReg_1_34} + 33'h2;
  wire [32:0]      _io_y_post_1_35_rounded_T =
    {1'h0, $signed(yReg_1_35) < 32'sh0 ? 32'h0 : yReg_1_35} + 33'h2;
  wire [32:0]      _io_y_post_2_0_rounded_T =
    {1'h0, $signed(yReg_2_0) < 32'sh0 ? 32'h0 : yReg_2_0} + 33'h2;
  wire [32:0]      _io_y_post_2_1_rounded_T =
    {1'h0, $signed(yReg_2_1) < 32'sh0 ? 32'h0 : yReg_2_1} + 33'h2;
  wire [32:0]      _io_y_post_2_2_rounded_T =
    {1'h0, $signed(yReg_2_2) < 32'sh0 ? 32'h0 : yReg_2_2} + 33'h2;
  wire [32:0]      _io_y_post_2_3_rounded_T =
    {1'h0, $signed(yReg_2_3) < 32'sh0 ? 32'h0 : yReg_2_3} + 33'h2;
  wire [32:0]      _io_y_post_2_4_rounded_T =
    {1'h0, $signed(yReg_2_4) < 32'sh0 ? 32'h0 : yReg_2_4} + 33'h2;
  wire [32:0]      _io_y_post_2_5_rounded_T =
    {1'h0, $signed(yReg_2_5) < 32'sh0 ? 32'h0 : yReg_2_5} + 33'h2;
  wire [32:0]      _io_y_post_2_6_rounded_T =
    {1'h0, $signed(yReg_2_6) < 32'sh0 ? 32'h0 : yReg_2_6} + 33'h2;
  wire [32:0]      _io_y_post_2_7_rounded_T =
    {1'h0, $signed(yReg_2_7) < 32'sh0 ? 32'h0 : yReg_2_7} + 33'h2;
  wire [32:0]      _io_y_post_2_8_rounded_T =
    {1'h0, $signed(yReg_2_8) < 32'sh0 ? 32'h0 : yReg_2_8} + 33'h2;
  wire [32:0]      _io_y_post_2_9_rounded_T =
    {1'h0, $signed(yReg_2_9) < 32'sh0 ? 32'h0 : yReg_2_9} + 33'h2;
  wire [32:0]      _io_y_post_2_10_rounded_T =
    {1'h0, $signed(yReg_2_10) < 32'sh0 ? 32'h0 : yReg_2_10} + 33'h2;
  wire [32:0]      _io_y_post_2_11_rounded_T =
    {1'h0, $signed(yReg_2_11) < 32'sh0 ? 32'h0 : yReg_2_11} + 33'h2;
  wire [32:0]      _io_y_post_2_12_rounded_T =
    {1'h0, $signed(yReg_2_12) < 32'sh0 ? 32'h0 : yReg_2_12} + 33'h2;
  wire [32:0]      _io_y_post_2_13_rounded_T =
    {1'h0, $signed(yReg_2_13) < 32'sh0 ? 32'h0 : yReg_2_13} + 33'h2;
  wire [32:0]      _io_y_post_2_14_rounded_T =
    {1'h0, $signed(yReg_2_14) < 32'sh0 ? 32'h0 : yReg_2_14} + 33'h2;
  wire [32:0]      _io_y_post_2_15_rounded_T =
    {1'h0, $signed(yReg_2_15) < 32'sh0 ? 32'h0 : yReg_2_15} + 33'h2;
  wire [32:0]      _io_y_post_2_16_rounded_T =
    {1'h0, $signed(yReg_2_16) < 32'sh0 ? 32'h0 : yReg_2_16} + 33'h2;
  wire [32:0]      _io_y_post_2_17_rounded_T =
    {1'h0, $signed(yReg_2_17) < 32'sh0 ? 32'h0 : yReg_2_17} + 33'h2;
  wire [32:0]      _io_y_post_2_18_rounded_T =
    {1'h0, $signed(yReg_2_18) < 32'sh0 ? 32'h0 : yReg_2_18} + 33'h2;
  wire [32:0]      _io_y_post_2_19_rounded_T =
    {1'h0, $signed(yReg_2_19) < 32'sh0 ? 32'h0 : yReg_2_19} + 33'h2;
  wire [32:0]      _io_y_post_2_20_rounded_T =
    {1'h0, $signed(yReg_2_20) < 32'sh0 ? 32'h0 : yReg_2_20} + 33'h2;
  wire [32:0]      _io_y_post_2_21_rounded_T =
    {1'h0, $signed(yReg_2_21) < 32'sh0 ? 32'h0 : yReg_2_21} + 33'h2;
  wire [32:0]      _io_y_post_2_22_rounded_T =
    {1'h0, $signed(yReg_2_22) < 32'sh0 ? 32'h0 : yReg_2_22} + 33'h2;
  wire [32:0]      _io_y_post_2_23_rounded_T =
    {1'h0, $signed(yReg_2_23) < 32'sh0 ? 32'h0 : yReg_2_23} + 33'h2;
  wire [32:0]      _io_y_post_2_24_rounded_T =
    {1'h0, $signed(yReg_2_24) < 32'sh0 ? 32'h0 : yReg_2_24} + 33'h2;
  wire [32:0]      _io_y_post_2_25_rounded_T =
    {1'h0, $signed(yReg_2_25) < 32'sh0 ? 32'h0 : yReg_2_25} + 33'h2;
  wire [32:0]      _io_y_post_2_26_rounded_T =
    {1'h0, $signed(yReg_2_26) < 32'sh0 ? 32'h0 : yReg_2_26} + 33'h2;
  wire [32:0]      _io_y_post_2_27_rounded_T =
    {1'h0, $signed(yReg_2_27) < 32'sh0 ? 32'h0 : yReg_2_27} + 33'h2;
  wire [32:0]      _io_y_post_2_28_rounded_T =
    {1'h0, $signed(yReg_2_28) < 32'sh0 ? 32'h0 : yReg_2_28} + 33'h2;
  wire [32:0]      _io_y_post_2_29_rounded_T =
    {1'h0, $signed(yReg_2_29) < 32'sh0 ? 32'h0 : yReg_2_29} + 33'h2;
  wire [32:0]      _io_y_post_2_30_rounded_T =
    {1'h0, $signed(yReg_2_30) < 32'sh0 ? 32'h0 : yReg_2_30} + 33'h2;
  wire [32:0]      _io_y_post_2_31_rounded_T =
    {1'h0, $signed(yReg_2_31) < 32'sh0 ? 32'h0 : yReg_2_31} + 33'h2;
  wire [32:0]      _io_y_post_2_32_rounded_T =
    {1'h0, $signed(yReg_2_32) < 32'sh0 ? 32'h0 : yReg_2_32} + 33'h2;
  wire [32:0]      _io_y_post_2_33_rounded_T =
    {1'h0, $signed(yReg_2_33) < 32'sh0 ? 32'h0 : yReg_2_33} + 33'h2;
  wire [32:0]      _io_y_post_2_34_rounded_T =
    {1'h0, $signed(yReg_2_34) < 32'sh0 ? 32'h0 : yReg_2_34} + 33'h2;
  wire [32:0]      _io_y_post_2_35_rounded_T =
    {1'h0, $signed(yReg_2_35) < 32'sh0 ? 32'h0 : yReg_2_35} + 33'h2;
  wire [32:0]      _io_y_post_3_0_rounded_T =
    {1'h0, $signed(yReg_3_0) < 32'sh0 ? 32'h0 : yReg_3_0} + 33'h2;
  wire [32:0]      _io_y_post_3_1_rounded_T =
    {1'h0, $signed(yReg_3_1) < 32'sh0 ? 32'h0 : yReg_3_1} + 33'h2;
  wire [32:0]      _io_y_post_3_2_rounded_T =
    {1'h0, $signed(yReg_3_2) < 32'sh0 ? 32'h0 : yReg_3_2} + 33'h2;
  wire [32:0]      _io_y_post_3_3_rounded_T =
    {1'h0, $signed(yReg_3_3) < 32'sh0 ? 32'h0 : yReg_3_3} + 33'h2;
  wire [32:0]      _io_y_post_3_4_rounded_T =
    {1'h0, $signed(yReg_3_4) < 32'sh0 ? 32'h0 : yReg_3_4} + 33'h2;
  wire [32:0]      _io_y_post_3_5_rounded_T =
    {1'h0, $signed(yReg_3_5) < 32'sh0 ? 32'h0 : yReg_3_5} + 33'h2;
  wire [32:0]      _io_y_post_3_6_rounded_T =
    {1'h0, $signed(yReg_3_6) < 32'sh0 ? 32'h0 : yReg_3_6} + 33'h2;
  wire [32:0]      _io_y_post_3_7_rounded_T =
    {1'h0, $signed(yReg_3_7) < 32'sh0 ? 32'h0 : yReg_3_7} + 33'h2;
  wire [32:0]      _io_y_post_3_8_rounded_T =
    {1'h0, $signed(yReg_3_8) < 32'sh0 ? 32'h0 : yReg_3_8} + 33'h2;
  wire [32:0]      _io_y_post_3_9_rounded_T =
    {1'h0, $signed(yReg_3_9) < 32'sh0 ? 32'h0 : yReg_3_9} + 33'h2;
  wire [32:0]      _io_y_post_3_10_rounded_T =
    {1'h0, $signed(yReg_3_10) < 32'sh0 ? 32'h0 : yReg_3_10} + 33'h2;
  wire [32:0]      _io_y_post_3_11_rounded_T =
    {1'h0, $signed(yReg_3_11) < 32'sh0 ? 32'h0 : yReg_3_11} + 33'h2;
  wire [32:0]      _io_y_post_3_12_rounded_T =
    {1'h0, $signed(yReg_3_12) < 32'sh0 ? 32'h0 : yReg_3_12} + 33'h2;
  wire [32:0]      _io_y_post_3_13_rounded_T =
    {1'h0, $signed(yReg_3_13) < 32'sh0 ? 32'h0 : yReg_3_13} + 33'h2;
  wire [32:0]      _io_y_post_3_14_rounded_T =
    {1'h0, $signed(yReg_3_14) < 32'sh0 ? 32'h0 : yReg_3_14} + 33'h2;
  wire [32:0]      _io_y_post_3_15_rounded_T =
    {1'h0, $signed(yReg_3_15) < 32'sh0 ? 32'h0 : yReg_3_15} + 33'h2;
  wire [32:0]      _io_y_post_3_16_rounded_T =
    {1'h0, $signed(yReg_3_16) < 32'sh0 ? 32'h0 : yReg_3_16} + 33'h2;
  wire [32:0]      _io_y_post_3_17_rounded_T =
    {1'h0, $signed(yReg_3_17) < 32'sh0 ? 32'h0 : yReg_3_17} + 33'h2;
  wire [32:0]      _io_y_post_3_18_rounded_T =
    {1'h0, $signed(yReg_3_18) < 32'sh0 ? 32'h0 : yReg_3_18} + 33'h2;
  wire [32:0]      _io_y_post_3_19_rounded_T =
    {1'h0, $signed(yReg_3_19) < 32'sh0 ? 32'h0 : yReg_3_19} + 33'h2;
  wire [32:0]      _io_y_post_3_20_rounded_T =
    {1'h0, $signed(yReg_3_20) < 32'sh0 ? 32'h0 : yReg_3_20} + 33'h2;
  wire [32:0]      _io_y_post_3_21_rounded_T =
    {1'h0, $signed(yReg_3_21) < 32'sh0 ? 32'h0 : yReg_3_21} + 33'h2;
  wire [32:0]      _io_y_post_3_22_rounded_T =
    {1'h0, $signed(yReg_3_22) < 32'sh0 ? 32'h0 : yReg_3_22} + 33'h2;
  wire [32:0]      _io_y_post_3_23_rounded_T =
    {1'h0, $signed(yReg_3_23) < 32'sh0 ? 32'h0 : yReg_3_23} + 33'h2;
  wire [32:0]      _io_y_post_3_24_rounded_T =
    {1'h0, $signed(yReg_3_24) < 32'sh0 ? 32'h0 : yReg_3_24} + 33'h2;
  wire [32:0]      _io_y_post_3_25_rounded_T =
    {1'h0, $signed(yReg_3_25) < 32'sh0 ? 32'h0 : yReg_3_25} + 33'h2;
  wire [32:0]      _io_y_post_3_26_rounded_T =
    {1'h0, $signed(yReg_3_26) < 32'sh0 ? 32'h0 : yReg_3_26} + 33'h2;
  wire [32:0]      _io_y_post_3_27_rounded_T =
    {1'h0, $signed(yReg_3_27) < 32'sh0 ? 32'h0 : yReg_3_27} + 33'h2;
  wire [32:0]      _io_y_post_3_28_rounded_T =
    {1'h0, $signed(yReg_3_28) < 32'sh0 ? 32'h0 : yReg_3_28} + 33'h2;
  wire [32:0]      _io_y_post_3_29_rounded_T =
    {1'h0, $signed(yReg_3_29) < 32'sh0 ? 32'h0 : yReg_3_29} + 33'h2;
  wire [32:0]      _io_y_post_3_30_rounded_T =
    {1'h0, $signed(yReg_3_30) < 32'sh0 ? 32'h0 : yReg_3_30} + 33'h2;
  wire [32:0]      _io_y_post_3_31_rounded_T =
    {1'h0, $signed(yReg_3_31) < 32'sh0 ? 32'h0 : yReg_3_31} + 33'h2;
  wire [32:0]      _io_y_post_3_32_rounded_T =
    {1'h0, $signed(yReg_3_32) < 32'sh0 ? 32'h0 : yReg_3_32} + 33'h2;
  wire [32:0]      _io_y_post_3_33_rounded_T =
    {1'h0, $signed(yReg_3_33) < 32'sh0 ? 32'h0 : yReg_3_33} + 33'h2;
  wire [32:0]      _io_y_post_3_34_rounded_T =
    {1'h0, $signed(yReg_3_34) < 32'sh0 ? 32'h0 : yReg_3_34} + 33'h2;
  wire [32:0]      _io_y_post_3_35_rounded_T =
    {1'h0, $signed(yReg_3_35) < 32'sh0 ? 32'h0 : yReg_3_35} + 33'h2;
  wire [32:0]      _io_y_post_4_0_rounded_T =
    {1'h0, $signed(yReg_4_0) < 32'sh0 ? 32'h0 : yReg_4_0} + 33'h2;
  wire [32:0]      _io_y_post_4_1_rounded_T =
    {1'h0, $signed(yReg_4_1) < 32'sh0 ? 32'h0 : yReg_4_1} + 33'h2;
  wire [32:0]      _io_y_post_4_2_rounded_T =
    {1'h0, $signed(yReg_4_2) < 32'sh0 ? 32'h0 : yReg_4_2} + 33'h2;
  wire [32:0]      _io_y_post_4_3_rounded_T =
    {1'h0, $signed(yReg_4_3) < 32'sh0 ? 32'h0 : yReg_4_3} + 33'h2;
  wire [32:0]      _io_y_post_4_4_rounded_T =
    {1'h0, $signed(yReg_4_4) < 32'sh0 ? 32'h0 : yReg_4_4} + 33'h2;
  wire [32:0]      _io_y_post_4_5_rounded_T =
    {1'h0, $signed(yReg_4_5) < 32'sh0 ? 32'h0 : yReg_4_5} + 33'h2;
  wire [32:0]      _io_y_post_4_6_rounded_T =
    {1'h0, $signed(yReg_4_6) < 32'sh0 ? 32'h0 : yReg_4_6} + 33'h2;
  wire [32:0]      _io_y_post_4_7_rounded_T =
    {1'h0, $signed(yReg_4_7) < 32'sh0 ? 32'h0 : yReg_4_7} + 33'h2;
  wire [32:0]      _io_y_post_4_8_rounded_T =
    {1'h0, $signed(yReg_4_8) < 32'sh0 ? 32'h0 : yReg_4_8} + 33'h2;
  wire [32:0]      _io_y_post_4_9_rounded_T =
    {1'h0, $signed(yReg_4_9) < 32'sh0 ? 32'h0 : yReg_4_9} + 33'h2;
  wire [32:0]      _io_y_post_4_10_rounded_T =
    {1'h0, $signed(yReg_4_10) < 32'sh0 ? 32'h0 : yReg_4_10} + 33'h2;
  wire [32:0]      _io_y_post_4_11_rounded_T =
    {1'h0, $signed(yReg_4_11) < 32'sh0 ? 32'h0 : yReg_4_11} + 33'h2;
  wire [32:0]      _io_y_post_4_12_rounded_T =
    {1'h0, $signed(yReg_4_12) < 32'sh0 ? 32'h0 : yReg_4_12} + 33'h2;
  wire [32:0]      _io_y_post_4_13_rounded_T =
    {1'h0, $signed(yReg_4_13) < 32'sh0 ? 32'h0 : yReg_4_13} + 33'h2;
  wire [32:0]      _io_y_post_4_14_rounded_T =
    {1'h0, $signed(yReg_4_14) < 32'sh0 ? 32'h0 : yReg_4_14} + 33'h2;
  wire [32:0]      _io_y_post_4_15_rounded_T =
    {1'h0, $signed(yReg_4_15) < 32'sh0 ? 32'h0 : yReg_4_15} + 33'h2;
  wire [32:0]      _io_y_post_4_16_rounded_T =
    {1'h0, $signed(yReg_4_16) < 32'sh0 ? 32'h0 : yReg_4_16} + 33'h2;
  wire [32:0]      _io_y_post_4_17_rounded_T =
    {1'h0, $signed(yReg_4_17) < 32'sh0 ? 32'h0 : yReg_4_17} + 33'h2;
  wire [32:0]      _io_y_post_4_18_rounded_T =
    {1'h0, $signed(yReg_4_18) < 32'sh0 ? 32'h0 : yReg_4_18} + 33'h2;
  wire [32:0]      _io_y_post_4_19_rounded_T =
    {1'h0, $signed(yReg_4_19) < 32'sh0 ? 32'h0 : yReg_4_19} + 33'h2;
  wire [32:0]      _io_y_post_4_20_rounded_T =
    {1'h0, $signed(yReg_4_20) < 32'sh0 ? 32'h0 : yReg_4_20} + 33'h2;
  wire [32:0]      _io_y_post_4_21_rounded_T =
    {1'h0, $signed(yReg_4_21) < 32'sh0 ? 32'h0 : yReg_4_21} + 33'h2;
  wire [32:0]      _io_y_post_4_22_rounded_T =
    {1'h0, $signed(yReg_4_22) < 32'sh0 ? 32'h0 : yReg_4_22} + 33'h2;
  wire [32:0]      _io_y_post_4_23_rounded_T =
    {1'h0, $signed(yReg_4_23) < 32'sh0 ? 32'h0 : yReg_4_23} + 33'h2;
  wire [32:0]      _io_y_post_4_24_rounded_T =
    {1'h0, $signed(yReg_4_24) < 32'sh0 ? 32'h0 : yReg_4_24} + 33'h2;
  wire [32:0]      _io_y_post_4_25_rounded_T =
    {1'h0, $signed(yReg_4_25) < 32'sh0 ? 32'h0 : yReg_4_25} + 33'h2;
  wire [32:0]      _io_y_post_4_26_rounded_T =
    {1'h0, $signed(yReg_4_26) < 32'sh0 ? 32'h0 : yReg_4_26} + 33'h2;
  wire [32:0]      _io_y_post_4_27_rounded_T =
    {1'h0, $signed(yReg_4_27) < 32'sh0 ? 32'h0 : yReg_4_27} + 33'h2;
  wire [32:0]      _io_y_post_4_28_rounded_T =
    {1'h0, $signed(yReg_4_28) < 32'sh0 ? 32'h0 : yReg_4_28} + 33'h2;
  wire [32:0]      _io_y_post_4_29_rounded_T =
    {1'h0, $signed(yReg_4_29) < 32'sh0 ? 32'h0 : yReg_4_29} + 33'h2;
  wire [32:0]      _io_y_post_4_30_rounded_T =
    {1'h0, $signed(yReg_4_30) < 32'sh0 ? 32'h0 : yReg_4_30} + 33'h2;
  wire [32:0]      _io_y_post_4_31_rounded_T =
    {1'h0, $signed(yReg_4_31) < 32'sh0 ? 32'h0 : yReg_4_31} + 33'h2;
  wire [32:0]      _io_y_post_4_32_rounded_T =
    {1'h0, $signed(yReg_4_32) < 32'sh0 ? 32'h0 : yReg_4_32} + 33'h2;
  wire [32:0]      _io_y_post_4_33_rounded_T =
    {1'h0, $signed(yReg_4_33) < 32'sh0 ? 32'h0 : yReg_4_33} + 33'h2;
  wire [32:0]      _io_y_post_4_34_rounded_T =
    {1'h0, $signed(yReg_4_34) < 32'sh0 ? 32'h0 : yReg_4_34} + 33'h2;
  wire [32:0]      _io_y_post_4_35_rounded_T =
    {1'h0, $signed(yReg_4_35) < 32'sh0 ? 32'h0 : yReg_4_35} + 33'h2;
  wire [32:0]      _io_y_post_5_0_rounded_T =
    {1'h0, $signed(yReg_5_0) < 32'sh0 ? 32'h0 : yReg_5_0} + 33'h2;
  wire [32:0]      _io_y_post_5_1_rounded_T =
    {1'h0, $signed(yReg_5_1) < 32'sh0 ? 32'h0 : yReg_5_1} + 33'h2;
  wire [32:0]      _io_y_post_5_2_rounded_T =
    {1'h0, $signed(yReg_5_2) < 32'sh0 ? 32'h0 : yReg_5_2} + 33'h2;
  wire [32:0]      _io_y_post_5_3_rounded_T =
    {1'h0, $signed(yReg_5_3) < 32'sh0 ? 32'h0 : yReg_5_3} + 33'h2;
  wire [32:0]      _io_y_post_5_4_rounded_T =
    {1'h0, $signed(yReg_5_4) < 32'sh0 ? 32'h0 : yReg_5_4} + 33'h2;
  wire [32:0]      _io_y_post_5_5_rounded_T =
    {1'h0, $signed(yReg_5_5) < 32'sh0 ? 32'h0 : yReg_5_5} + 33'h2;
  wire [32:0]      _io_y_post_5_6_rounded_T =
    {1'h0, $signed(yReg_5_6) < 32'sh0 ? 32'h0 : yReg_5_6} + 33'h2;
  wire [32:0]      _io_y_post_5_7_rounded_T =
    {1'h0, $signed(yReg_5_7) < 32'sh0 ? 32'h0 : yReg_5_7} + 33'h2;
  wire [32:0]      _io_y_post_5_8_rounded_T =
    {1'h0, $signed(yReg_5_8) < 32'sh0 ? 32'h0 : yReg_5_8} + 33'h2;
  wire [32:0]      _io_y_post_5_9_rounded_T =
    {1'h0, $signed(yReg_5_9) < 32'sh0 ? 32'h0 : yReg_5_9} + 33'h2;
  wire [32:0]      _io_y_post_5_10_rounded_T =
    {1'h0, $signed(yReg_5_10) < 32'sh0 ? 32'h0 : yReg_5_10} + 33'h2;
  wire [32:0]      _io_y_post_5_11_rounded_T =
    {1'h0, $signed(yReg_5_11) < 32'sh0 ? 32'h0 : yReg_5_11} + 33'h2;
  wire [32:0]      _io_y_post_5_12_rounded_T =
    {1'h0, $signed(yReg_5_12) < 32'sh0 ? 32'h0 : yReg_5_12} + 33'h2;
  wire [32:0]      _io_y_post_5_13_rounded_T =
    {1'h0, $signed(yReg_5_13) < 32'sh0 ? 32'h0 : yReg_5_13} + 33'h2;
  wire [32:0]      _io_y_post_5_14_rounded_T =
    {1'h0, $signed(yReg_5_14) < 32'sh0 ? 32'h0 : yReg_5_14} + 33'h2;
  wire [32:0]      _io_y_post_5_15_rounded_T =
    {1'h0, $signed(yReg_5_15) < 32'sh0 ? 32'h0 : yReg_5_15} + 33'h2;
  wire [32:0]      _io_y_post_5_16_rounded_T =
    {1'h0, $signed(yReg_5_16) < 32'sh0 ? 32'h0 : yReg_5_16} + 33'h2;
  wire [32:0]      _io_y_post_5_17_rounded_T =
    {1'h0, $signed(yReg_5_17) < 32'sh0 ? 32'h0 : yReg_5_17} + 33'h2;
  wire [32:0]      _io_y_post_5_18_rounded_T =
    {1'h0, $signed(yReg_5_18) < 32'sh0 ? 32'h0 : yReg_5_18} + 33'h2;
  wire [32:0]      _io_y_post_5_19_rounded_T =
    {1'h0, $signed(yReg_5_19) < 32'sh0 ? 32'h0 : yReg_5_19} + 33'h2;
  wire [32:0]      _io_y_post_5_20_rounded_T =
    {1'h0, $signed(yReg_5_20) < 32'sh0 ? 32'h0 : yReg_5_20} + 33'h2;
  wire [32:0]      _io_y_post_5_21_rounded_T =
    {1'h0, $signed(yReg_5_21) < 32'sh0 ? 32'h0 : yReg_5_21} + 33'h2;
  wire [32:0]      _io_y_post_5_22_rounded_T =
    {1'h0, $signed(yReg_5_22) < 32'sh0 ? 32'h0 : yReg_5_22} + 33'h2;
  wire [32:0]      _io_y_post_5_23_rounded_T =
    {1'h0, $signed(yReg_5_23) < 32'sh0 ? 32'h0 : yReg_5_23} + 33'h2;
  wire [32:0]      _io_y_post_5_24_rounded_T =
    {1'h0, $signed(yReg_5_24) < 32'sh0 ? 32'h0 : yReg_5_24} + 33'h2;
  wire [32:0]      _io_y_post_5_25_rounded_T =
    {1'h0, $signed(yReg_5_25) < 32'sh0 ? 32'h0 : yReg_5_25} + 33'h2;
  wire [32:0]      _io_y_post_5_26_rounded_T =
    {1'h0, $signed(yReg_5_26) < 32'sh0 ? 32'h0 : yReg_5_26} + 33'h2;
  wire [32:0]      _io_y_post_5_27_rounded_T =
    {1'h0, $signed(yReg_5_27) < 32'sh0 ? 32'h0 : yReg_5_27} + 33'h2;
  wire [32:0]      _io_y_post_5_28_rounded_T =
    {1'h0, $signed(yReg_5_28) < 32'sh0 ? 32'h0 : yReg_5_28} + 33'h2;
  wire [32:0]      _io_y_post_5_29_rounded_T =
    {1'h0, $signed(yReg_5_29) < 32'sh0 ? 32'h0 : yReg_5_29} + 33'h2;
  wire [32:0]      _io_y_post_5_30_rounded_T =
    {1'h0, $signed(yReg_5_30) < 32'sh0 ? 32'h0 : yReg_5_30} + 33'h2;
  wire [32:0]      _io_y_post_5_31_rounded_T =
    {1'h0, $signed(yReg_5_31) < 32'sh0 ? 32'h0 : yReg_5_31} + 33'h2;
  wire [32:0]      _io_y_post_5_32_rounded_T =
    {1'h0, $signed(yReg_5_32) < 32'sh0 ? 32'h0 : yReg_5_32} + 33'h2;
  wire [32:0]      _io_y_post_5_33_rounded_T =
    {1'h0, $signed(yReg_5_33) < 32'sh0 ? 32'h0 : yReg_5_33} + 33'h2;
  wire [32:0]      _io_y_post_5_34_rounded_T =
    {1'h0, $signed(yReg_5_34) < 32'sh0 ? 32'h0 : yReg_5_34} + 33'h2;
  wire [32:0]      _io_y_post_5_35_rounded_T =
    {1'h0, $signed(yReg_5_35) < 32'sh0 ? 32'h0 : yReg_5_35} + 33'h2;
  wire [32:0]      _io_y_post_6_0_rounded_T =
    {1'h0, $signed(yReg_6_0) < 32'sh0 ? 32'h0 : yReg_6_0} + 33'h2;
  wire [32:0]      _io_y_post_6_1_rounded_T =
    {1'h0, $signed(yReg_6_1) < 32'sh0 ? 32'h0 : yReg_6_1} + 33'h2;
  wire [32:0]      _io_y_post_6_2_rounded_T =
    {1'h0, $signed(yReg_6_2) < 32'sh0 ? 32'h0 : yReg_6_2} + 33'h2;
  wire [32:0]      _io_y_post_6_3_rounded_T =
    {1'h0, $signed(yReg_6_3) < 32'sh0 ? 32'h0 : yReg_6_3} + 33'h2;
  wire [32:0]      _io_y_post_6_4_rounded_T =
    {1'h0, $signed(yReg_6_4) < 32'sh0 ? 32'h0 : yReg_6_4} + 33'h2;
  wire [32:0]      _io_y_post_6_5_rounded_T =
    {1'h0, $signed(yReg_6_5) < 32'sh0 ? 32'h0 : yReg_6_5} + 33'h2;
  wire [32:0]      _io_y_post_6_6_rounded_T =
    {1'h0, $signed(yReg_6_6) < 32'sh0 ? 32'h0 : yReg_6_6} + 33'h2;
  wire [32:0]      _io_y_post_6_7_rounded_T =
    {1'h0, $signed(yReg_6_7) < 32'sh0 ? 32'h0 : yReg_6_7} + 33'h2;
  wire [32:0]      _io_y_post_6_8_rounded_T =
    {1'h0, $signed(yReg_6_8) < 32'sh0 ? 32'h0 : yReg_6_8} + 33'h2;
  wire [32:0]      _io_y_post_6_9_rounded_T =
    {1'h0, $signed(yReg_6_9) < 32'sh0 ? 32'h0 : yReg_6_9} + 33'h2;
  wire [32:0]      _io_y_post_6_10_rounded_T =
    {1'h0, $signed(yReg_6_10) < 32'sh0 ? 32'h0 : yReg_6_10} + 33'h2;
  wire [32:0]      _io_y_post_6_11_rounded_T =
    {1'h0, $signed(yReg_6_11) < 32'sh0 ? 32'h0 : yReg_6_11} + 33'h2;
  wire [32:0]      _io_y_post_6_12_rounded_T =
    {1'h0, $signed(yReg_6_12) < 32'sh0 ? 32'h0 : yReg_6_12} + 33'h2;
  wire [32:0]      _io_y_post_6_13_rounded_T =
    {1'h0, $signed(yReg_6_13) < 32'sh0 ? 32'h0 : yReg_6_13} + 33'h2;
  wire [32:0]      _io_y_post_6_14_rounded_T =
    {1'h0, $signed(yReg_6_14) < 32'sh0 ? 32'h0 : yReg_6_14} + 33'h2;
  wire [32:0]      _io_y_post_6_15_rounded_T =
    {1'h0, $signed(yReg_6_15) < 32'sh0 ? 32'h0 : yReg_6_15} + 33'h2;
  wire [32:0]      _io_y_post_6_16_rounded_T =
    {1'h0, $signed(yReg_6_16) < 32'sh0 ? 32'h0 : yReg_6_16} + 33'h2;
  wire [32:0]      _io_y_post_6_17_rounded_T =
    {1'h0, $signed(yReg_6_17) < 32'sh0 ? 32'h0 : yReg_6_17} + 33'h2;
  wire [32:0]      _io_y_post_6_18_rounded_T =
    {1'h0, $signed(yReg_6_18) < 32'sh0 ? 32'h0 : yReg_6_18} + 33'h2;
  wire [32:0]      _io_y_post_6_19_rounded_T =
    {1'h0, $signed(yReg_6_19) < 32'sh0 ? 32'h0 : yReg_6_19} + 33'h2;
  wire [32:0]      _io_y_post_6_20_rounded_T =
    {1'h0, $signed(yReg_6_20) < 32'sh0 ? 32'h0 : yReg_6_20} + 33'h2;
  wire [32:0]      _io_y_post_6_21_rounded_T =
    {1'h0, $signed(yReg_6_21) < 32'sh0 ? 32'h0 : yReg_6_21} + 33'h2;
  wire [32:0]      _io_y_post_6_22_rounded_T =
    {1'h0, $signed(yReg_6_22) < 32'sh0 ? 32'h0 : yReg_6_22} + 33'h2;
  wire [32:0]      _io_y_post_6_23_rounded_T =
    {1'h0, $signed(yReg_6_23) < 32'sh0 ? 32'h0 : yReg_6_23} + 33'h2;
  wire [32:0]      _io_y_post_6_24_rounded_T =
    {1'h0, $signed(yReg_6_24) < 32'sh0 ? 32'h0 : yReg_6_24} + 33'h2;
  wire [32:0]      _io_y_post_6_25_rounded_T =
    {1'h0, $signed(yReg_6_25) < 32'sh0 ? 32'h0 : yReg_6_25} + 33'h2;
  wire [32:0]      _io_y_post_6_26_rounded_T =
    {1'h0, $signed(yReg_6_26) < 32'sh0 ? 32'h0 : yReg_6_26} + 33'h2;
  wire [32:0]      _io_y_post_6_27_rounded_T =
    {1'h0, $signed(yReg_6_27) < 32'sh0 ? 32'h0 : yReg_6_27} + 33'h2;
  wire [32:0]      _io_y_post_6_28_rounded_T =
    {1'h0, $signed(yReg_6_28) < 32'sh0 ? 32'h0 : yReg_6_28} + 33'h2;
  wire [32:0]      _io_y_post_6_29_rounded_T =
    {1'h0, $signed(yReg_6_29) < 32'sh0 ? 32'h0 : yReg_6_29} + 33'h2;
  wire [32:0]      _io_y_post_6_30_rounded_T =
    {1'h0, $signed(yReg_6_30) < 32'sh0 ? 32'h0 : yReg_6_30} + 33'h2;
  wire [32:0]      _io_y_post_6_31_rounded_T =
    {1'h0, $signed(yReg_6_31) < 32'sh0 ? 32'h0 : yReg_6_31} + 33'h2;
  wire [32:0]      _io_y_post_6_32_rounded_T =
    {1'h0, $signed(yReg_6_32) < 32'sh0 ? 32'h0 : yReg_6_32} + 33'h2;
  wire [32:0]      _io_y_post_6_33_rounded_T =
    {1'h0, $signed(yReg_6_33) < 32'sh0 ? 32'h0 : yReg_6_33} + 33'h2;
  wire [32:0]      _io_y_post_6_34_rounded_T =
    {1'h0, $signed(yReg_6_34) < 32'sh0 ? 32'h0 : yReg_6_34} + 33'h2;
  wire [32:0]      _io_y_post_6_35_rounded_T =
    {1'h0, $signed(yReg_6_35) < 32'sh0 ? 32'h0 : yReg_6_35} + 33'h2;
  wire [32:0]      _io_y_post_7_0_rounded_T =
    {1'h0, $signed(yReg_7_0) < 32'sh0 ? 32'h0 : yReg_7_0} + 33'h2;
  wire [32:0]      _io_y_post_7_1_rounded_T =
    {1'h0, $signed(yReg_7_1) < 32'sh0 ? 32'h0 : yReg_7_1} + 33'h2;
  wire [32:0]      _io_y_post_7_2_rounded_T =
    {1'h0, $signed(yReg_7_2) < 32'sh0 ? 32'h0 : yReg_7_2} + 33'h2;
  wire [32:0]      _io_y_post_7_3_rounded_T =
    {1'h0, $signed(yReg_7_3) < 32'sh0 ? 32'h0 : yReg_7_3} + 33'h2;
  wire [32:0]      _io_y_post_7_4_rounded_T =
    {1'h0, $signed(yReg_7_4) < 32'sh0 ? 32'h0 : yReg_7_4} + 33'h2;
  wire [32:0]      _io_y_post_7_5_rounded_T =
    {1'h0, $signed(yReg_7_5) < 32'sh0 ? 32'h0 : yReg_7_5} + 33'h2;
  wire [32:0]      _io_y_post_7_6_rounded_T =
    {1'h0, $signed(yReg_7_6) < 32'sh0 ? 32'h0 : yReg_7_6} + 33'h2;
  wire [32:0]      _io_y_post_7_7_rounded_T =
    {1'h0, $signed(yReg_7_7) < 32'sh0 ? 32'h0 : yReg_7_7} + 33'h2;
  wire [32:0]      _io_y_post_7_8_rounded_T =
    {1'h0, $signed(yReg_7_8) < 32'sh0 ? 32'h0 : yReg_7_8} + 33'h2;
  wire [32:0]      _io_y_post_7_9_rounded_T =
    {1'h0, $signed(yReg_7_9) < 32'sh0 ? 32'h0 : yReg_7_9} + 33'h2;
  wire [32:0]      _io_y_post_7_10_rounded_T =
    {1'h0, $signed(yReg_7_10) < 32'sh0 ? 32'h0 : yReg_7_10} + 33'h2;
  wire [32:0]      _io_y_post_7_11_rounded_T =
    {1'h0, $signed(yReg_7_11) < 32'sh0 ? 32'h0 : yReg_7_11} + 33'h2;
  wire [32:0]      _io_y_post_7_12_rounded_T =
    {1'h0, $signed(yReg_7_12) < 32'sh0 ? 32'h0 : yReg_7_12} + 33'h2;
  wire [32:0]      _io_y_post_7_13_rounded_T =
    {1'h0, $signed(yReg_7_13) < 32'sh0 ? 32'h0 : yReg_7_13} + 33'h2;
  wire [32:0]      _io_y_post_7_14_rounded_T =
    {1'h0, $signed(yReg_7_14) < 32'sh0 ? 32'h0 : yReg_7_14} + 33'h2;
  wire [32:0]      _io_y_post_7_15_rounded_T =
    {1'h0, $signed(yReg_7_15) < 32'sh0 ? 32'h0 : yReg_7_15} + 33'h2;
  wire [32:0]      _io_y_post_7_16_rounded_T =
    {1'h0, $signed(yReg_7_16) < 32'sh0 ? 32'h0 : yReg_7_16} + 33'h2;
  wire [32:0]      _io_y_post_7_17_rounded_T =
    {1'h0, $signed(yReg_7_17) < 32'sh0 ? 32'h0 : yReg_7_17} + 33'h2;
  wire [32:0]      _io_y_post_7_18_rounded_T =
    {1'h0, $signed(yReg_7_18) < 32'sh0 ? 32'h0 : yReg_7_18} + 33'h2;
  wire [32:0]      _io_y_post_7_19_rounded_T =
    {1'h0, $signed(yReg_7_19) < 32'sh0 ? 32'h0 : yReg_7_19} + 33'h2;
  wire [32:0]      _io_y_post_7_20_rounded_T =
    {1'h0, $signed(yReg_7_20) < 32'sh0 ? 32'h0 : yReg_7_20} + 33'h2;
  wire [32:0]      _io_y_post_7_21_rounded_T =
    {1'h0, $signed(yReg_7_21) < 32'sh0 ? 32'h0 : yReg_7_21} + 33'h2;
  wire [32:0]      _io_y_post_7_22_rounded_T =
    {1'h0, $signed(yReg_7_22) < 32'sh0 ? 32'h0 : yReg_7_22} + 33'h2;
  wire [32:0]      _io_y_post_7_23_rounded_T =
    {1'h0, $signed(yReg_7_23) < 32'sh0 ? 32'h0 : yReg_7_23} + 33'h2;
  wire [32:0]      _io_y_post_7_24_rounded_T =
    {1'h0, $signed(yReg_7_24) < 32'sh0 ? 32'h0 : yReg_7_24} + 33'h2;
  wire [32:0]      _io_y_post_7_25_rounded_T =
    {1'h0, $signed(yReg_7_25) < 32'sh0 ? 32'h0 : yReg_7_25} + 33'h2;
  wire [32:0]      _io_y_post_7_26_rounded_T =
    {1'h0, $signed(yReg_7_26) < 32'sh0 ? 32'h0 : yReg_7_26} + 33'h2;
  wire [32:0]      _io_y_post_7_27_rounded_T =
    {1'h0, $signed(yReg_7_27) < 32'sh0 ? 32'h0 : yReg_7_27} + 33'h2;
  wire [32:0]      _io_y_post_7_28_rounded_T =
    {1'h0, $signed(yReg_7_28) < 32'sh0 ? 32'h0 : yReg_7_28} + 33'h2;
  wire [32:0]      _io_y_post_7_29_rounded_T =
    {1'h0, $signed(yReg_7_29) < 32'sh0 ? 32'h0 : yReg_7_29} + 33'h2;
  wire [32:0]      _io_y_post_7_30_rounded_T =
    {1'h0, $signed(yReg_7_30) < 32'sh0 ? 32'h0 : yReg_7_30} + 33'h2;
  wire [32:0]      _io_y_post_7_31_rounded_T =
    {1'h0, $signed(yReg_7_31) < 32'sh0 ? 32'h0 : yReg_7_31} + 33'h2;
  wire [32:0]      _io_y_post_7_32_rounded_T =
    {1'h0, $signed(yReg_7_32) < 32'sh0 ? 32'h0 : yReg_7_32} + 33'h2;
  wire [32:0]      _io_y_post_7_33_rounded_T =
    {1'h0, $signed(yReg_7_33) < 32'sh0 ? 32'h0 : yReg_7_33} + 33'h2;
  wire [32:0]      _io_y_post_7_34_rounded_T =
    {1'h0, $signed(yReg_7_34) < 32'sh0 ? 32'h0 : yReg_7_34} + 33'h2;
  wire [32:0]      _io_y_post_7_35_rounded_T =
    {1'h0, $signed(yReg_7_35) < 32'sh0 ? 32'h0 : yReg_7_35} + 33'h2;
  reg              doneReg;
  reg  [5:0]       posReg;
  wire [5:0]       _im2col_io_oh_T = posReg / 6'h6;
  wire [5:0]       _im2col_io_ow_T = posReg % 6'h6;
  reg  [31:0]      psumReg_0;
  reg  [31:0]      psumReg_1;
  reg  [31:0]      psumReg_2;
  reg  [31:0]      psumReg_3;
  reg  [31:0]      psumReg_4;
  reg  [31:0]      psumReg_5;
  reg  [31:0]      psumReg_6;
  reg  [31:0]      psumReg_7;
  reg  [7:0]       buf0_0;
  reg  [7:0]       buf0_1;
  reg  [7:0]       buf0_2;
  reg  [7:0]       buf1_0;
  reg  [7:0]       buf1_1;
  reg  [7:0]       buf1_2;
  reg              bufSel;
  reg  [3:0]       gkIdx;
  reg  [1:0]       capIdx;
  reg  [1:0]       tileIdx;
  reg              compValid;
  reg              compBufSel;
  reg  [1:0]       compTileIdx;
  reg              compLastTile;
  wire [3:0]       idx = {2'h0, compTileIdx} * 4'h3;
  wire [15:0][7:0] _GEN =
    {{io_w_in_0_0},
     {io_w_in_0_0},
     {io_w_in_0_0},
     {io_w_in_0_0},
     {io_w_in_0_0},
     {io_w_in_0_0},
     {io_w_in_0_0},
     {io_w_in_0_8},
     {io_w_in_0_7},
     {io_w_in_0_6},
     {io_w_in_0_5},
     {io_w_in_0_4},
     {io_w_in_0_3},
     {io_w_in_0_2},
     {io_w_in_0_1},
     {io_w_in_0_0}};
  wire [3:0]       _idx_T_1 = idx + 4'h1;
  wire [3:0]       _idx_T_2 = idx + 4'h2;
  wire [15:0][7:0] _GEN_0 =
    {{io_w_in_1_0},
     {io_w_in_1_0},
     {io_w_in_1_0},
     {io_w_in_1_0},
     {io_w_in_1_0},
     {io_w_in_1_0},
     {io_w_in_1_0},
     {io_w_in_1_8},
     {io_w_in_1_7},
     {io_w_in_1_6},
     {io_w_in_1_5},
     {io_w_in_1_4},
     {io_w_in_1_3},
     {io_w_in_1_2},
     {io_w_in_1_1},
     {io_w_in_1_0}};
  wire [3:0]       _idx_T_4 = idx + 4'h1;
  wire [3:0]       _idx_T_5 = idx + 4'h2;
  wire [15:0][7:0] _GEN_1 =
    {{io_w_in_2_0},
     {io_w_in_2_0},
     {io_w_in_2_0},
     {io_w_in_2_0},
     {io_w_in_2_0},
     {io_w_in_2_0},
     {io_w_in_2_0},
     {io_w_in_2_8},
     {io_w_in_2_7},
     {io_w_in_2_6},
     {io_w_in_2_5},
     {io_w_in_2_4},
     {io_w_in_2_3},
     {io_w_in_2_2},
     {io_w_in_2_1},
     {io_w_in_2_0}};
  wire [3:0]       _idx_T_7 = idx + 4'h1;
  wire [3:0]       _idx_T_8 = idx + 4'h2;
  wire [15:0][7:0] _GEN_2 =
    {{io_w_in_3_0},
     {io_w_in_3_0},
     {io_w_in_3_0},
     {io_w_in_3_0},
     {io_w_in_3_0},
     {io_w_in_3_0},
     {io_w_in_3_0},
     {io_w_in_3_8},
     {io_w_in_3_7},
     {io_w_in_3_6},
     {io_w_in_3_5},
     {io_w_in_3_4},
     {io_w_in_3_3},
     {io_w_in_3_2},
     {io_w_in_3_1},
     {io_w_in_3_0}};
  wire [3:0]       _idx_T_10 = idx + 4'h1;
  wire [3:0]       _idx_T_11 = idx + 4'h2;
  wire [15:0][7:0] _GEN_3 =
    {{io_w_in_4_0},
     {io_w_in_4_0},
     {io_w_in_4_0},
     {io_w_in_4_0},
     {io_w_in_4_0},
     {io_w_in_4_0},
     {io_w_in_4_0},
     {io_w_in_4_8},
     {io_w_in_4_7},
     {io_w_in_4_6},
     {io_w_in_4_5},
     {io_w_in_4_4},
     {io_w_in_4_3},
     {io_w_in_4_2},
     {io_w_in_4_1},
     {io_w_in_4_0}};
  wire [3:0]       _idx_T_13 = idx + 4'h1;
  wire [3:0]       _idx_T_14 = idx + 4'h2;
  wire [15:0][7:0] _GEN_4 =
    {{io_w_in_5_0},
     {io_w_in_5_0},
     {io_w_in_5_0},
     {io_w_in_5_0},
     {io_w_in_5_0},
     {io_w_in_5_0},
     {io_w_in_5_0},
     {io_w_in_5_8},
     {io_w_in_5_7},
     {io_w_in_5_6},
     {io_w_in_5_5},
     {io_w_in_5_4},
     {io_w_in_5_3},
     {io_w_in_5_2},
     {io_w_in_5_1},
     {io_w_in_5_0}};
  wire [3:0]       _idx_T_16 = idx + 4'h1;
  wire [3:0]       _idx_T_17 = idx + 4'h2;
  wire [15:0][7:0] _GEN_5 =
    {{io_w_in_6_0},
     {io_w_in_6_0},
     {io_w_in_6_0},
     {io_w_in_6_0},
     {io_w_in_6_0},
     {io_w_in_6_0},
     {io_w_in_6_0},
     {io_w_in_6_8},
     {io_w_in_6_7},
     {io_w_in_6_6},
     {io_w_in_6_5},
     {io_w_in_6_4},
     {io_w_in_6_3},
     {io_w_in_6_2},
     {io_w_in_6_1},
     {io_w_in_6_0}};
  wire [3:0]       _idx_T_19 = idx + 4'h1;
  wire [3:0]       _idx_T_20 = idx + 4'h2;
  wire [15:0][7:0] _GEN_6 =
    {{io_w_in_7_0},
     {io_w_in_7_0},
     {io_w_in_7_0},
     {io_w_in_7_0},
     {io_w_in_7_0},
     {io_w_in_7_0},
     {io_w_in_7_0},
     {io_w_in_7_8},
     {io_w_in_7_7},
     {io_w_in_7_6},
     {io_w_in_7_5},
     {io_w_in_7_4},
     {io_w_in_7_3},
     {io_w_in_7_2},
     {io_w_in_7_1},
     {io_w_in_7_0}};
  wire [3:0]       _idx_T_22 = idx + 4'h1;
  wire [3:0]       _idx_T_23 = idx + 4'h2;
  reg  [2:0]       state;
  wire             _GEN_7 = state == 3'h0;
  wire             _GEN_8 = state == 3'h1;
  always @(posedge clock) begin
    if (reset) begin
      yReg_0_0 <= 32'h0;
      yReg_0_1 <= 32'h0;
      yReg_0_2 <= 32'h0;
      yReg_0_3 <= 32'h0;
      yReg_0_4 <= 32'h0;
      yReg_0_5 <= 32'h0;
      yReg_0_6 <= 32'h0;
      yReg_0_7 <= 32'h0;
      yReg_0_8 <= 32'h0;
      yReg_0_9 <= 32'h0;
      yReg_0_10 <= 32'h0;
      yReg_0_11 <= 32'h0;
      yReg_0_12 <= 32'h0;
      yReg_0_13 <= 32'h0;
      yReg_0_14 <= 32'h0;
      yReg_0_15 <= 32'h0;
      yReg_0_16 <= 32'h0;
      yReg_0_17 <= 32'h0;
      yReg_0_18 <= 32'h0;
      yReg_0_19 <= 32'h0;
      yReg_0_20 <= 32'h0;
      yReg_0_21 <= 32'h0;
      yReg_0_22 <= 32'h0;
      yReg_0_23 <= 32'h0;
      yReg_0_24 <= 32'h0;
      yReg_0_25 <= 32'h0;
      yReg_0_26 <= 32'h0;
      yReg_0_27 <= 32'h0;
      yReg_0_28 <= 32'h0;
      yReg_0_29 <= 32'h0;
      yReg_0_30 <= 32'h0;
      yReg_0_31 <= 32'h0;
      yReg_0_32 <= 32'h0;
      yReg_0_33 <= 32'h0;
      yReg_0_34 <= 32'h0;
      yReg_0_35 <= 32'h0;
      yReg_1_0 <= 32'h0;
      yReg_1_1 <= 32'h0;
      yReg_1_2 <= 32'h0;
      yReg_1_3 <= 32'h0;
      yReg_1_4 <= 32'h0;
      yReg_1_5 <= 32'h0;
      yReg_1_6 <= 32'h0;
      yReg_1_7 <= 32'h0;
      yReg_1_8 <= 32'h0;
      yReg_1_9 <= 32'h0;
      yReg_1_10 <= 32'h0;
      yReg_1_11 <= 32'h0;
      yReg_1_12 <= 32'h0;
      yReg_1_13 <= 32'h0;
      yReg_1_14 <= 32'h0;
      yReg_1_15 <= 32'h0;
      yReg_1_16 <= 32'h0;
      yReg_1_17 <= 32'h0;
      yReg_1_18 <= 32'h0;
      yReg_1_19 <= 32'h0;
      yReg_1_20 <= 32'h0;
      yReg_1_21 <= 32'h0;
      yReg_1_22 <= 32'h0;
      yReg_1_23 <= 32'h0;
      yReg_1_24 <= 32'h0;
      yReg_1_25 <= 32'h0;
      yReg_1_26 <= 32'h0;
      yReg_1_27 <= 32'h0;
      yReg_1_28 <= 32'h0;
      yReg_1_29 <= 32'h0;
      yReg_1_30 <= 32'h0;
      yReg_1_31 <= 32'h0;
      yReg_1_32 <= 32'h0;
      yReg_1_33 <= 32'h0;
      yReg_1_34 <= 32'h0;
      yReg_1_35 <= 32'h0;
      yReg_2_0 <= 32'h0;
      yReg_2_1 <= 32'h0;
      yReg_2_2 <= 32'h0;
      yReg_2_3 <= 32'h0;
      yReg_2_4 <= 32'h0;
      yReg_2_5 <= 32'h0;
      yReg_2_6 <= 32'h0;
      yReg_2_7 <= 32'h0;
      yReg_2_8 <= 32'h0;
      yReg_2_9 <= 32'h0;
      yReg_2_10 <= 32'h0;
      yReg_2_11 <= 32'h0;
      yReg_2_12 <= 32'h0;
      yReg_2_13 <= 32'h0;
      yReg_2_14 <= 32'h0;
      yReg_2_15 <= 32'h0;
      yReg_2_16 <= 32'h0;
      yReg_2_17 <= 32'h0;
      yReg_2_18 <= 32'h0;
      yReg_2_19 <= 32'h0;
      yReg_2_20 <= 32'h0;
      yReg_2_21 <= 32'h0;
      yReg_2_22 <= 32'h0;
      yReg_2_23 <= 32'h0;
      yReg_2_24 <= 32'h0;
      yReg_2_25 <= 32'h0;
      yReg_2_26 <= 32'h0;
      yReg_2_27 <= 32'h0;
      yReg_2_28 <= 32'h0;
      yReg_2_29 <= 32'h0;
      yReg_2_30 <= 32'h0;
      yReg_2_31 <= 32'h0;
      yReg_2_32 <= 32'h0;
      yReg_2_33 <= 32'h0;
      yReg_2_34 <= 32'h0;
      yReg_2_35 <= 32'h0;
      yReg_3_0 <= 32'h0;
      yReg_3_1 <= 32'h0;
      yReg_3_2 <= 32'h0;
      yReg_3_3 <= 32'h0;
      yReg_3_4 <= 32'h0;
      yReg_3_5 <= 32'h0;
      yReg_3_6 <= 32'h0;
      yReg_3_7 <= 32'h0;
      yReg_3_8 <= 32'h0;
      yReg_3_9 <= 32'h0;
      yReg_3_10 <= 32'h0;
      yReg_3_11 <= 32'h0;
      yReg_3_12 <= 32'h0;
      yReg_3_13 <= 32'h0;
      yReg_3_14 <= 32'h0;
      yReg_3_15 <= 32'h0;
      yReg_3_16 <= 32'h0;
      yReg_3_17 <= 32'h0;
      yReg_3_18 <= 32'h0;
      yReg_3_19 <= 32'h0;
      yReg_3_20 <= 32'h0;
      yReg_3_21 <= 32'h0;
      yReg_3_22 <= 32'h0;
      yReg_3_23 <= 32'h0;
      yReg_3_24 <= 32'h0;
      yReg_3_25 <= 32'h0;
      yReg_3_26 <= 32'h0;
      yReg_3_27 <= 32'h0;
      yReg_3_28 <= 32'h0;
      yReg_3_29 <= 32'h0;
      yReg_3_30 <= 32'h0;
      yReg_3_31 <= 32'h0;
      yReg_3_32 <= 32'h0;
      yReg_3_33 <= 32'h0;
      yReg_3_34 <= 32'h0;
      yReg_3_35 <= 32'h0;
      yReg_4_0 <= 32'h0;
      yReg_4_1 <= 32'h0;
      yReg_4_2 <= 32'h0;
      yReg_4_3 <= 32'h0;
      yReg_4_4 <= 32'h0;
      yReg_4_5 <= 32'h0;
      yReg_4_6 <= 32'h0;
      yReg_4_7 <= 32'h0;
      yReg_4_8 <= 32'h0;
      yReg_4_9 <= 32'h0;
      yReg_4_10 <= 32'h0;
      yReg_4_11 <= 32'h0;
      yReg_4_12 <= 32'h0;
      yReg_4_13 <= 32'h0;
      yReg_4_14 <= 32'h0;
      yReg_4_15 <= 32'h0;
      yReg_4_16 <= 32'h0;
      yReg_4_17 <= 32'h0;
      yReg_4_18 <= 32'h0;
      yReg_4_19 <= 32'h0;
      yReg_4_20 <= 32'h0;
      yReg_4_21 <= 32'h0;
      yReg_4_22 <= 32'h0;
      yReg_4_23 <= 32'h0;
      yReg_4_24 <= 32'h0;
      yReg_4_25 <= 32'h0;
      yReg_4_26 <= 32'h0;
      yReg_4_27 <= 32'h0;
      yReg_4_28 <= 32'h0;
      yReg_4_29 <= 32'h0;
      yReg_4_30 <= 32'h0;
      yReg_4_31 <= 32'h0;
      yReg_4_32 <= 32'h0;
      yReg_4_33 <= 32'h0;
      yReg_4_34 <= 32'h0;
      yReg_4_35 <= 32'h0;
      yReg_5_0 <= 32'h0;
      yReg_5_1 <= 32'h0;
      yReg_5_2 <= 32'h0;
      yReg_5_3 <= 32'h0;
      yReg_5_4 <= 32'h0;
      yReg_5_5 <= 32'h0;
      yReg_5_6 <= 32'h0;
      yReg_5_7 <= 32'h0;
      yReg_5_8 <= 32'h0;
      yReg_5_9 <= 32'h0;
      yReg_5_10 <= 32'h0;
      yReg_5_11 <= 32'h0;
      yReg_5_12 <= 32'h0;
      yReg_5_13 <= 32'h0;
      yReg_5_14 <= 32'h0;
      yReg_5_15 <= 32'h0;
      yReg_5_16 <= 32'h0;
      yReg_5_17 <= 32'h0;
      yReg_5_18 <= 32'h0;
      yReg_5_19 <= 32'h0;
      yReg_5_20 <= 32'h0;
      yReg_5_21 <= 32'h0;
      yReg_5_22 <= 32'h0;
      yReg_5_23 <= 32'h0;
      yReg_5_24 <= 32'h0;
      yReg_5_25 <= 32'h0;
      yReg_5_26 <= 32'h0;
      yReg_5_27 <= 32'h0;
      yReg_5_28 <= 32'h0;
      yReg_5_29 <= 32'h0;
      yReg_5_30 <= 32'h0;
      yReg_5_31 <= 32'h0;
      yReg_5_32 <= 32'h0;
      yReg_5_33 <= 32'h0;
      yReg_5_34 <= 32'h0;
      yReg_5_35 <= 32'h0;
      yReg_6_0 <= 32'h0;
      yReg_6_1 <= 32'h0;
      yReg_6_2 <= 32'h0;
      yReg_6_3 <= 32'h0;
      yReg_6_4 <= 32'h0;
      yReg_6_5 <= 32'h0;
      yReg_6_6 <= 32'h0;
      yReg_6_7 <= 32'h0;
      yReg_6_8 <= 32'h0;
      yReg_6_9 <= 32'h0;
      yReg_6_10 <= 32'h0;
      yReg_6_11 <= 32'h0;
      yReg_6_12 <= 32'h0;
      yReg_6_13 <= 32'h0;
      yReg_6_14 <= 32'h0;
      yReg_6_15 <= 32'h0;
      yReg_6_16 <= 32'h0;
      yReg_6_17 <= 32'h0;
      yReg_6_18 <= 32'h0;
      yReg_6_19 <= 32'h0;
      yReg_6_20 <= 32'h0;
      yReg_6_21 <= 32'h0;
      yReg_6_22 <= 32'h0;
      yReg_6_23 <= 32'h0;
      yReg_6_24 <= 32'h0;
      yReg_6_25 <= 32'h0;
      yReg_6_26 <= 32'h0;
      yReg_6_27 <= 32'h0;
      yReg_6_28 <= 32'h0;
      yReg_6_29 <= 32'h0;
      yReg_6_30 <= 32'h0;
      yReg_6_31 <= 32'h0;
      yReg_6_32 <= 32'h0;
      yReg_6_33 <= 32'h0;
      yReg_6_34 <= 32'h0;
      yReg_6_35 <= 32'h0;
      yReg_7_0 <= 32'h0;
      yReg_7_1 <= 32'h0;
      yReg_7_2 <= 32'h0;
      yReg_7_3 <= 32'h0;
      yReg_7_4 <= 32'h0;
      yReg_7_5 <= 32'h0;
      yReg_7_6 <= 32'h0;
      yReg_7_7 <= 32'h0;
      yReg_7_8 <= 32'h0;
      yReg_7_9 <= 32'h0;
      yReg_7_10 <= 32'h0;
      yReg_7_11 <= 32'h0;
      yReg_7_12 <= 32'h0;
      yReg_7_13 <= 32'h0;
      yReg_7_14 <= 32'h0;
      yReg_7_15 <= 32'h0;
      yReg_7_16 <= 32'h0;
      yReg_7_17 <= 32'h0;
      yReg_7_18 <= 32'h0;
      yReg_7_19 <= 32'h0;
      yReg_7_20 <= 32'h0;
      yReg_7_21 <= 32'h0;
      yReg_7_22 <= 32'h0;
      yReg_7_23 <= 32'h0;
      yReg_7_24 <= 32'h0;
      yReg_7_25 <= 32'h0;
      yReg_7_26 <= 32'h0;
      yReg_7_27 <= 32'h0;
      yReg_7_28 <= 32'h0;
      yReg_7_29 <= 32'h0;
      yReg_7_30 <= 32'h0;
      yReg_7_31 <= 32'h0;
      yReg_7_32 <= 32'h0;
      yReg_7_33 <= 32'h0;
      yReg_7_34 <= 32'h0;
      yReg_7_35 <= 32'h0;
      doneReg <= 1'h0;
      posReg <= 6'h0;
      psumReg_0 <= 32'h0;
      psumReg_1 <= 32'h0;
      psumReg_2 <= 32'h0;
      psumReg_3 <= 32'h0;
      psumReg_4 <= 32'h0;
      psumReg_5 <= 32'h0;
      psumReg_6 <= 32'h0;
      psumReg_7 <= 32'h0;
      buf0_0 <= 8'h0;
      buf0_1 <= 8'h0;
      buf0_2 <= 8'h0;
      buf1_0 <= 8'h0;
      buf1_1 <= 8'h0;
      buf1_2 <= 8'h0;
      bufSel <= 1'h0;
      gkIdx <= 4'h0;
      capIdx <= 2'h0;
      tileIdx <= 2'h0;
      compValid <= 1'h0;
      compBufSel <= 1'h0;
      compTileIdx <= 2'h0;
      compLastTile <= 1'h0;
      state <= 3'h0;
    end
    else begin
      automatic logic _GEN_9;
      automatic logic _GEN_10 = _GEN_7 | _GEN_8;
      automatic logic _GEN_11;
      automatic logic _GEN_12;
      automatic logic _GEN_13;
      automatic logic _GEN_14;
      automatic logic _GEN_15;
      automatic logic _GEN_16;
      automatic logic _GEN_17;
      automatic logic _GEN_18;
      automatic logic _GEN_19;
      automatic logic _GEN_20;
      automatic logic _GEN_21;
      automatic logic _GEN_22;
      automatic logic _GEN_23;
      automatic logic _GEN_24;
      automatic logic _GEN_25;
      automatic logic _GEN_26;
      automatic logic _GEN_27;
      automatic logic _GEN_28;
      automatic logic _GEN_29;
      automatic logic _GEN_30;
      automatic logic _GEN_31;
      automatic logic _GEN_32;
      automatic logic _GEN_33;
      automatic logic _GEN_34;
      automatic logic _GEN_35;
      automatic logic _GEN_36;
      automatic logic _GEN_37;
      automatic logic _GEN_38;
      automatic logic _GEN_39;
      automatic logic _GEN_40;
      automatic logic _GEN_41;
      automatic logic _GEN_42;
      automatic logic _GEN_43;
      automatic logic _GEN_44;
      automatic logic _GEN_45;
      automatic logic _GEN_46;
      automatic logic _GEN_47;
      automatic logic _GEN_48 = capIdx == 2'h0;
      automatic logic _GEN_49 = capIdx == 2'h1;
      automatic logic _GEN_50 = capIdx == 2'h2;
      automatic logic _GEN_51;
      automatic logic isLastGlobal;
      automatic logic isTileEnd;
      automatic logic _GEN_52;
      automatic logic _GEN_53;
      automatic logic _GEN_54;
      automatic logic _GEN_55;
      _GEN_9 = state == 3'h2;
      _GEN_11 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h0);
      _GEN_12 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h1);
      _GEN_13 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h2);
      _GEN_14 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h3);
      _GEN_15 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h4);
      _GEN_16 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h5);
      _GEN_17 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h6);
      _GEN_18 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h7);
      _GEN_19 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h8);
      _GEN_20 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h9);
      _GEN_21 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'hA);
      _GEN_22 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'hB);
      _GEN_23 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'hC);
      _GEN_24 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'hD);
      _GEN_25 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'hE);
      _GEN_26 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'hF);
      _GEN_27 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h10);
      _GEN_28 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h11);
      _GEN_29 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h12);
      _GEN_30 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h13);
      _GEN_31 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h14);
      _GEN_32 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h15);
      _GEN_33 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h16);
      _GEN_34 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h17);
      _GEN_35 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h18);
      _GEN_36 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h19);
      _GEN_37 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h1A);
      _GEN_38 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h1B);
      _GEN_39 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h1C);
      _GEN_40 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h1D);
      _GEN_41 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h1E);
      _GEN_42 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h1F);
      _GEN_43 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h20);
      _GEN_44 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h21);
      _GEN_45 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & posReg == 6'h22);
      _GEN_46 = posReg == 6'h23;
      _GEN_47 = _GEN_10 | ~(_GEN_9 & compValid & compLastTile & _GEN_46);
      _GEN_51 = _GEN_9 & _im2col_io_valid;
      isLastGlobal = gkIdx == 4'h8;
      isTileEnd = capIdx == 2'h2 | isLastGlobal;
      _GEN_52 = _im2col_io_valid & isTileEnd;
      _GEN_53 = _GEN_9 & _GEN_52;
      _GEN_54 = state == 3'h3;
      _GEN_55 = state == 3'h4;
      if (_GEN_11) begin
      end
      else
        yReg_0_0 <= _core_io_psum_out_0;
      if (_GEN_12) begin
      end
      else
        yReg_0_1 <= _core_io_psum_out_0;
      if (_GEN_13) begin
      end
      else
        yReg_0_2 <= _core_io_psum_out_0;
      if (_GEN_14) begin
      end
      else
        yReg_0_3 <= _core_io_psum_out_0;
      if (_GEN_15) begin
      end
      else
        yReg_0_4 <= _core_io_psum_out_0;
      if (_GEN_16) begin
      end
      else
        yReg_0_5 <= _core_io_psum_out_0;
      if (_GEN_17) begin
      end
      else
        yReg_0_6 <= _core_io_psum_out_0;
      if (_GEN_18) begin
      end
      else
        yReg_0_7 <= _core_io_psum_out_0;
      if (_GEN_19) begin
      end
      else
        yReg_0_8 <= _core_io_psum_out_0;
      if (_GEN_20) begin
      end
      else
        yReg_0_9 <= _core_io_psum_out_0;
      if (_GEN_21) begin
      end
      else
        yReg_0_10 <= _core_io_psum_out_0;
      if (_GEN_22) begin
      end
      else
        yReg_0_11 <= _core_io_psum_out_0;
      if (_GEN_23) begin
      end
      else
        yReg_0_12 <= _core_io_psum_out_0;
      if (_GEN_24) begin
      end
      else
        yReg_0_13 <= _core_io_psum_out_0;
      if (_GEN_25) begin
      end
      else
        yReg_0_14 <= _core_io_psum_out_0;
      if (_GEN_26) begin
      end
      else
        yReg_0_15 <= _core_io_psum_out_0;
      if (_GEN_27) begin
      end
      else
        yReg_0_16 <= _core_io_psum_out_0;
      if (_GEN_28) begin
      end
      else
        yReg_0_17 <= _core_io_psum_out_0;
      if (_GEN_29) begin
      end
      else
        yReg_0_18 <= _core_io_psum_out_0;
      if (_GEN_30) begin
      end
      else
        yReg_0_19 <= _core_io_psum_out_0;
      if (_GEN_31) begin
      end
      else
        yReg_0_20 <= _core_io_psum_out_0;
      if (_GEN_32) begin
      end
      else
        yReg_0_21 <= _core_io_psum_out_0;
      if (_GEN_33) begin
      end
      else
        yReg_0_22 <= _core_io_psum_out_0;
      if (_GEN_34) begin
      end
      else
        yReg_0_23 <= _core_io_psum_out_0;
      if (_GEN_35) begin
      end
      else
        yReg_0_24 <= _core_io_psum_out_0;
      if (_GEN_36) begin
      end
      else
        yReg_0_25 <= _core_io_psum_out_0;
      if (_GEN_37) begin
      end
      else
        yReg_0_26 <= _core_io_psum_out_0;
      if (_GEN_38) begin
      end
      else
        yReg_0_27 <= _core_io_psum_out_0;
      if (_GEN_39) begin
      end
      else
        yReg_0_28 <= _core_io_psum_out_0;
      if (_GEN_40) begin
      end
      else
        yReg_0_29 <= _core_io_psum_out_0;
      if (_GEN_41) begin
      end
      else
        yReg_0_30 <= _core_io_psum_out_0;
      if (_GEN_42) begin
      end
      else
        yReg_0_31 <= _core_io_psum_out_0;
      if (_GEN_43) begin
      end
      else
        yReg_0_32 <= _core_io_psum_out_0;
      if (_GEN_44) begin
      end
      else
        yReg_0_33 <= _core_io_psum_out_0;
      if (_GEN_45) begin
      end
      else
        yReg_0_34 <= _core_io_psum_out_0;
      if (_GEN_47) begin
      end
      else
        yReg_0_35 <= _core_io_psum_out_0;
      if (_GEN_11) begin
      end
      else
        yReg_1_0 <= _core_io_psum_out_1;
      if (_GEN_12) begin
      end
      else
        yReg_1_1 <= _core_io_psum_out_1;
      if (_GEN_13) begin
      end
      else
        yReg_1_2 <= _core_io_psum_out_1;
      if (_GEN_14) begin
      end
      else
        yReg_1_3 <= _core_io_psum_out_1;
      if (_GEN_15) begin
      end
      else
        yReg_1_4 <= _core_io_psum_out_1;
      if (_GEN_16) begin
      end
      else
        yReg_1_5 <= _core_io_psum_out_1;
      if (_GEN_17) begin
      end
      else
        yReg_1_6 <= _core_io_psum_out_1;
      if (_GEN_18) begin
      end
      else
        yReg_1_7 <= _core_io_psum_out_1;
      if (_GEN_19) begin
      end
      else
        yReg_1_8 <= _core_io_psum_out_1;
      if (_GEN_20) begin
      end
      else
        yReg_1_9 <= _core_io_psum_out_1;
      if (_GEN_21) begin
      end
      else
        yReg_1_10 <= _core_io_psum_out_1;
      if (_GEN_22) begin
      end
      else
        yReg_1_11 <= _core_io_psum_out_1;
      if (_GEN_23) begin
      end
      else
        yReg_1_12 <= _core_io_psum_out_1;
      if (_GEN_24) begin
      end
      else
        yReg_1_13 <= _core_io_psum_out_1;
      if (_GEN_25) begin
      end
      else
        yReg_1_14 <= _core_io_psum_out_1;
      if (_GEN_26) begin
      end
      else
        yReg_1_15 <= _core_io_psum_out_1;
      if (_GEN_27) begin
      end
      else
        yReg_1_16 <= _core_io_psum_out_1;
      if (_GEN_28) begin
      end
      else
        yReg_1_17 <= _core_io_psum_out_1;
      if (_GEN_29) begin
      end
      else
        yReg_1_18 <= _core_io_psum_out_1;
      if (_GEN_30) begin
      end
      else
        yReg_1_19 <= _core_io_psum_out_1;
      if (_GEN_31) begin
      end
      else
        yReg_1_20 <= _core_io_psum_out_1;
      if (_GEN_32) begin
      end
      else
        yReg_1_21 <= _core_io_psum_out_1;
      if (_GEN_33) begin
      end
      else
        yReg_1_22 <= _core_io_psum_out_1;
      if (_GEN_34) begin
      end
      else
        yReg_1_23 <= _core_io_psum_out_1;
      if (_GEN_35) begin
      end
      else
        yReg_1_24 <= _core_io_psum_out_1;
      if (_GEN_36) begin
      end
      else
        yReg_1_25 <= _core_io_psum_out_1;
      if (_GEN_37) begin
      end
      else
        yReg_1_26 <= _core_io_psum_out_1;
      if (_GEN_38) begin
      end
      else
        yReg_1_27 <= _core_io_psum_out_1;
      if (_GEN_39) begin
      end
      else
        yReg_1_28 <= _core_io_psum_out_1;
      if (_GEN_40) begin
      end
      else
        yReg_1_29 <= _core_io_psum_out_1;
      if (_GEN_41) begin
      end
      else
        yReg_1_30 <= _core_io_psum_out_1;
      if (_GEN_42) begin
      end
      else
        yReg_1_31 <= _core_io_psum_out_1;
      if (_GEN_43) begin
      end
      else
        yReg_1_32 <= _core_io_psum_out_1;
      if (_GEN_44) begin
      end
      else
        yReg_1_33 <= _core_io_psum_out_1;
      if (_GEN_45) begin
      end
      else
        yReg_1_34 <= _core_io_psum_out_1;
      if (_GEN_47) begin
      end
      else
        yReg_1_35 <= _core_io_psum_out_1;
      if (_GEN_11) begin
      end
      else
        yReg_2_0 <= _core_io_psum_out_2;
      if (_GEN_12) begin
      end
      else
        yReg_2_1 <= _core_io_psum_out_2;
      if (_GEN_13) begin
      end
      else
        yReg_2_2 <= _core_io_psum_out_2;
      if (_GEN_14) begin
      end
      else
        yReg_2_3 <= _core_io_psum_out_2;
      if (_GEN_15) begin
      end
      else
        yReg_2_4 <= _core_io_psum_out_2;
      if (_GEN_16) begin
      end
      else
        yReg_2_5 <= _core_io_psum_out_2;
      if (_GEN_17) begin
      end
      else
        yReg_2_6 <= _core_io_psum_out_2;
      if (_GEN_18) begin
      end
      else
        yReg_2_7 <= _core_io_psum_out_2;
      if (_GEN_19) begin
      end
      else
        yReg_2_8 <= _core_io_psum_out_2;
      if (_GEN_20) begin
      end
      else
        yReg_2_9 <= _core_io_psum_out_2;
      if (_GEN_21) begin
      end
      else
        yReg_2_10 <= _core_io_psum_out_2;
      if (_GEN_22) begin
      end
      else
        yReg_2_11 <= _core_io_psum_out_2;
      if (_GEN_23) begin
      end
      else
        yReg_2_12 <= _core_io_psum_out_2;
      if (_GEN_24) begin
      end
      else
        yReg_2_13 <= _core_io_psum_out_2;
      if (_GEN_25) begin
      end
      else
        yReg_2_14 <= _core_io_psum_out_2;
      if (_GEN_26) begin
      end
      else
        yReg_2_15 <= _core_io_psum_out_2;
      if (_GEN_27) begin
      end
      else
        yReg_2_16 <= _core_io_psum_out_2;
      if (_GEN_28) begin
      end
      else
        yReg_2_17 <= _core_io_psum_out_2;
      if (_GEN_29) begin
      end
      else
        yReg_2_18 <= _core_io_psum_out_2;
      if (_GEN_30) begin
      end
      else
        yReg_2_19 <= _core_io_psum_out_2;
      if (_GEN_31) begin
      end
      else
        yReg_2_20 <= _core_io_psum_out_2;
      if (_GEN_32) begin
      end
      else
        yReg_2_21 <= _core_io_psum_out_2;
      if (_GEN_33) begin
      end
      else
        yReg_2_22 <= _core_io_psum_out_2;
      if (_GEN_34) begin
      end
      else
        yReg_2_23 <= _core_io_psum_out_2;
      if (_GEN_35) begin
      end
      else
        yReg_2_24 <= _core_io_psum_out_2;
      if (_GEN_36) begin
      end
      else
        yReg_2_25 <= _core_io_psum_out_2;
      if (_GEN_37) begin
      end
      else
        yReg_2_26 <= _core_io_psum_out_2;
      if (_GEN_38) begin
      end
      else
        yReg_2_27 <= _core_io_psum_out_2;
      if (_GEN_39) begin
      end
      else
        yReg_2_28 <= _core_io_psum_out_2;
      if (_GEN_40) begin
      end
      else
        yReg_2_29 <= _core_io_psum_out_2;
      if (_GEN_41) begin
      end
      else
        yReg_2_30 <= _core_io_psum_out_2;
      if (_GEN_42) begin
      end
      else
        yReg_2_31 <= _core_io_psum_out_2;
      if (_GEN_43) begin
      end
      else
        yReg_2_32 <= _core_io_psum_out_2;
      if (_GEN_44) begin
      end
      else
        yReg_2_33 <= _core_io_psum_out_2;
      if (_GEN_45) begin
      end
      else
        yReg_2_34 <= _core_io_psum_out_2;
      if (_GEN_47) begin
      end
      else
        yReg_2_35 <= _core_io_psum_out_2;
      if (_GEN_11) begin
      end
      else
        yReg_3_0 <= _core_io_psum_out_3;
      if (_GEN_12) begin
      end
      else
        yReg_3_1 <= _core_io_psum_out_3;
      if (_GEN_13) begin
      end
      else
        yReg_3_2 <= _core_io_psum_out_3;
      if (_GEN_14) begin
      end
      else
        yReg_3_3 <= _core_io_psum_out_3;
      if (_GEN_15) begin
      end
      else
        yReg_3_4 <= _core_io_psum_out_3;
      if (_GEN_16) begin
      end
      else
        yReg_3_5 <= _core_io_psum_out_3;
      if (_GEN_17) begin
      end
      else
        yReg_3_6 <= _core_io_psum_out_3;
      if (_GEN_18) begin
      end
      else
        yReg_3_7 <= _core_io_psum_out_3;
      if (_GEN_19) begin
      end
      else
        yReg_3_8 <= _core_io_psum_out_3;
      if (_GEN_20) begin
      end
      else
        yReg_3_9 <= _core_io_psum_out_3;
      if (_GEN_21) begin
      end
      else
        yReg_3_10 <= _core_io_psum_out_3;
      if (_GEN_22) begin
      end
      else
        yReg_3_11 <= _core_io_psum_out_3;
      if (_GEN_23) begin
      end
      else
        yReg_3_12 <= _core_io_psum_out_3;
      if (_GEN_24) begin
      end
      else
        yReg_3_13 <= _core_io_psum_out_3;
      if (_GEN_25) begin
      end
      else
        yReg_3_14 <= _core_io_psum_out_3;
      if (_GEN_26) begin
      end
      else
        yReg_3_15 <= _core_io_psum_out_3;
      if (_GEN_27) begin
      end
      else
        yReg_3_16 <= _core_io_psum_out_3;
      if (_GEN_28) begin
      end
      else
        yReg_3_17 <= _core_io_psum_out_3;
      if (_GEN_29) begin
      end
      else
        yReg_3_18 <= _core_io_psum_out_3;
      if (_GEN_30) begin
      end
      else
        yReg_3_19 <= _core_io_psum_out_3;
      if (_GEN_31) begin
      end
      else
        yReg_3_20 <= _core_io_psum_out_3;
      if (_GEN_32) begin
      end
      else
        yReg_3_21 <= _core_io_psum_out_3;
      if (_GEN_33) begin
      end
      else
        yReg_3_22 <= _core_io_psum_out_3;
      if (_GEN_34) begin
      end
      else
        yReg_3_23 <= _core_io_psum_out_3;
      if (_GEN_35) begin
      end
      else
        yReg_3_24 <= _core_io_psum_out_3;
      if (_GEN_36) begin
      end
      else
        yReg_3_25 <= _core_io_psum_out_3;
      if (_GEN_37) begin
      end
      else
        yReg_3_26 <= _core_io_psum_out_3;
      if (_GEN_38) begin
      end
      else
        yReg_3_27 <= _core_io_psum_out_3;
      if (_GEN_39) begin
      end
      else
        yReg_3_28 <= _core_io_psum_out_3;
      if (_GEN_40) begin
      end
      else
        yReg_3_29 <= _core_io_psum_out_3;
      if (_GEN_41) begin
      end
      else
        yReg_3_30 <= _core_io_psum_out_3;
      if (_GEN_42) begin
      end
      else
        yReg_3_31 <= _core_io_psum_out_3;
      if (_GEN_43) begin
      end
      else
        yReg_3_32 <= _core_io_psum_out_3;
      if (_GEN_44) begin
      end
      else
        yReg_3_33 <= _core_io_psum_out_3;
      if (_GEN_45) begin
      end
      else
        yReg_3_34 <= _core_io_psum_out_3;
      if (_GEN_47) begin
      end
      else
        yReg_3_35 <= _core_io_psum_out_3;
      if (_GEN_11) begin
      end
      else
        yReg_4_0 <= _core_io_psum_out_4;
      if (_GEN_12) begin
      end
      else
        yReg_4_1 <= _core_io_psum_out_4;
      if (_GEN_13) begin
      end
      else
        yReg_4_2 <= _core_io_psum_out_4;
      if (_GEN_14) begin
      end
      else
        yReg_4_3 <= _core_io_psum_out_4;
      if (_GEN_15) begin
      end
      else
        yReg_4_4 <= _core_io_psum_out_4;
      if (_GEN_16) begin
      end
      else
        yReg_4_5 <= _core_io_psum_out_4;
      if (_GEN_17) begin
      end
      else
        yReg_4_6 <= _core_io_psum_out_4;
      if (_GEN_18) begin
      end
      else
        yReg_4_7 <= _core_io_psum_out_4;
      if (_GEN_19) begin
      end
      else
        yReg_4_8 <= _core_io_psum_out_4;
      if (_GEN_20) begin
      end
      else
        yReg_4_9 <= _core_io_psum_out_4;
      if (_GEN_21) begin
      end
      else
        yReg_4_10 <= _core_io_psum_out_4;
      if (_GEN_22) begin
      end
      else
        yReg_4_11 <= _core_io_psum_out_4;
      if (_GEN_23) begin
      end
      else
        yReg_4_12 <= _core_io_psum_out_4;
      if (_GEN_24) begin
      end
      else
        yReg_4_13 <= _core_io_psum_out_4;
      if (_GEN_25) begin
      end
      else
        yReg_4_14 <= _core_io_psum_out_4;
      if (_GEN_26) begin
      end
      else
        yReg_4_15 <= _core_io_psum_out_4;
      if (_GEN_27) begin
      end
      else
        yReg_4_16 <= _core_io_psum_out_4;
      if (_GEN_28) begin
      end
      else
        yReg_4_17 <= _core_io_psum_out_4;
      if (_GEN_29) begin
      end
      else
        yReg_4_18 <= _core_io_psum_out_4;
      if (_GEN_30) begin
      end
      else
        yReg_4_19 <= _core_io_psum_out_4;
      if (_GEN_31) begin
      end
      else
        yReg_4_20 <= _core_io_psum_out_4;
      if (_GEN_32) begin
      end
      else
        yReg_4_21 <= _core_io_psum_out_4;
      if (_GEN_33) begin
      end
      else
        yReg_4_22 <= _core_io_psum_out_4;
      if (_GEN_34) begin
      end
      else
        yReg_4_23 <= _core_io_psum_out_4;
      if (_GEN_35) begin
      end
      else
        yReg_4_24 <= _core_io_psum_out_4;
      if (_GEN_36) begin
      end
      else
        yReg_4_25 <= _core_io_psum_out_4;
      if (_GEN_37) begin
      end
      else
        yReg_4_26 <= _core_io_psum_out_4;
      if (_GEN_38) begin
      end
      else
        yReg_4_27 <= _core_io_psum_out_4;
      if (_GEN_39) begin
      end
      else
        yReg_4_28 <= _core_io_psum_out_4;
      if (_GEN_40) begin
      end
      else
        yReg_4_29 <= _core_io_psum_out_4;
      if (_GEN_41) begin
      end
      else
        yReg_4_30 <= _core_io_psum_out_4;
      if (_GEN_42) begin
      end
      else
        yReg_4_31 <= _core_io_psum_out_4;
      if (_GEN_43) begin
      end
      else
        yReg_4_32 <= _core_io_psum_out_4;
      if (_GEN_44) begin
      end
      else
        yReg_4_33 <= _core_io_psum_out_4;
      if (_GEN_45) begin
      end
      else
        yReg_4_34 <= _core_io_psum_out_4;
      if (_GEN_47) begin
      end
      else
        yReg_4_35 <= _core_io_psum_out_4;
      if (_GEN_11) begin
      end
      else
        yReg_5_0 <= _core_io_psum_out_5;
      if (_GEN_12) begin
      end
      else
        yReg_5_1 <= _core_io_psum_out_5;
      if (_GEN_13) begin
      end
      else
        yReg_5_2 <= _core_io_psum_out_5;
      if (_GEN_14) begin
      end
      else
        yReg_5_3 <= _core_io_psum_out_5;
      if (_GEN_15) begin
      end
      else
        yReg_5_4 <= _core_io_psum_out_5;
      if (_GEN_16) begin
      end
      else
        yReg_5_5 <= _core_io_psum_out_5;
      if (_GEN_17) begin
      end
      else
        yReg_5_6 <= _core_io_psum_out_5;
      if (_GEN_18) begin
      end
      else
        yReg_5_7 <= _core_io_psum_out_5;
      if (_GEN_19) begin
      end
      else
        yReg_5_8 <= _core_io_psum_out_5;
      if (_GEN_20) begin
      end
      else
        yReg_5_9 <= _core_io_psum_out_5;
      if (_GEN_21) begin
      end
      else
        yReg_5_10 <= _core_io_psum_out_5;
      if (_GEN_22) begin
      end
      else
        yReg_5_11 <= _core_io_psum_out_5;
      if (_GEN_23) begin
      end
      else
        yReg_5_12 <= _core_io_psum_out_5;
      if (_GEN_24) begin
      end
      else
        yReg_5_13 <= _core_io_psum_out_5;
      if (_GEN_25) begin
      end
      else
        yReg_5_14 <= _core_io_psum_out_5;
      if (_GEN_26) begin
      end
      else
        yReg_5_15 <= _core_io_psum_out_5;
      if (_GEN_27) begin
      end
      else
        yReg_5_16 <= _core_io_psum_out_5;
      if (_GEN_28) begin
      end
      else
        yReg_5_17 <= _core_io_psum_out_5;
      if (_GEN_29) begin
      end
      else
        yReg_5_18 <= _core_io_psum_out_5;
      if (_GEN_30) begin
      end
      else
        yReg_5_19 <= _core_io_psum_out_5;
      if (_GEN_31) begin
      end
      else
        yReg_5_20 <= _core_io_psum_out_5;
      if (_GEN_32) begin
      end
      else
        yReg_5_21 <= _core_io_psum_out_5;
      if (_GEN_33) begin
      end
      else
        yReg_5_22 <= _core_io_psum_out_5;
      if (_GEN_34) begin
      end
      else
        yReg_5_23 <= _core_io_psum_out_5;
      if (_GEN_35) begin
      end
      else
        yReg_5_24 <= _core_io_psum_out_5;
      if (_GEN_36) begin
      end
      else
        yReg_5_25 <= _core_io_psum_out_5;
      if (_GEN_37) begin
      end
      else
        yReg_5_26 <= _core_io_psum_out_5;
      if (_GEN_38) begin
      end
      else
        yReg_5_27 <= _core_io_psum_out_5;
      if (_GEN_39) begin
      end
      else
        yReg_5_28 <= _core_io_psum_out_5;
      if (_GEN_40) begin
      end
      else
        yReg_5_29 <= _core_io_psum_out_5;
      if (_GEN_41) begin
      end
      else
        yReg_5_30 <= _core_io_psum_out_5;
      if (_GEN_42) begin
      end
      else
        yReg_5_31 <= _core_io_psum_out_5;
      if (_GEN_43) begin
      end
      else
        yReg_5_32 <= _core_io_psum_out_5;
      if (_GEN_44) begin
      end
      else
        yReg_5_33 <= _core_io_psum_out_5;
      if (_GEN_45) begin
      end
      else
        yReg_5_34 <= _core_io_psum_out_5;
      if (_GEN_47) begin
      end
      else
        yReg_5_35 <= _core_io_psum_out_5;
      if (_GEN_11) begin
      end
      else
        yReg_6_0 <= _core_io_psum_out_6;
      if (_GEN_12) begin
      end
      else
        yReg_6_1 <= _core_io_psum_out_6;
      if (_GEN_13) begin
      end
      else
        yReg_6_2 <= _core_io_psum_out_6;
      if (_GEN_14) begin
      end
      else
        yReg_6_3 <= _core_io_psum_out_6;
      if (_GEN_15) begin
      end
      else
        yReg_6_4 <= _core_io_psum_out_6;
      if (_GEN_16) begin
      end
      else
        yReg_6_5 <= _core_io_psum_out_6;
      if (_GEN_17) begin
      end
      else
        yReg_6_6 <= _core_io_psum_out_6;
      if (_GEN_18) begin
      end
      else
        yReg_6_7 <= _core_io_psum_out_6;
      if (_GEN_19) begin
      end
      else
        yReg_6_8 <= _core_io_psum_out_6;
      if (_GEN_20) begin
      end
      else
        yReg_6_9 <= _core_io_psum_out_6;
      if (_GEN_21) begin
      end
      else
        yReg_6_10 <= _core_io_psum_out_6;
      if (_GEN_22) begin
      end
      else
        yReg_6_11 <= _core_io_psum_out_6;
      if (_GEN_23) begin
      end
      else
        yReg_6_12 <= _core_io_psum_out_6;
      if (_GEN_24) begin
      end
      else
        yReg_6_13 <= _core_io_psum_out_6;
      if (_GEN_25) begin
      end
      else
        yReg_6_14 <= _core_io_psum_out_6;
      if (_GEN_26) begin
      end
      else
        yReg_6_15 <= _core_io_psum_out_6;
      if (_GEN_27) begin
      end
      else
        yReg_6_16 <= _core_io_psum_out_6;
      if (_GEN_28) begin
      end
      else
        yReg_6_17 <= _core_io_psum_out_6;
      if (_GEN_29) begin
      end
      else
        yReg_6_18 <= _core_io_psum_out_6;
      if (_GEN_30) begin
      end
      else
        yReg_6_19 <= _core_io_psum_out_6;
      if (_GEN_31) begin
      end
      else
        yReg_6_20 <= _core_io_psum_out_6;
      if (_GEN_32) begin
      end
      else
        yReg_6_21 <= _core_io_psum_out_6;
      if (_GEN_33) begin
      end
      else
        yReg_6_22 <= _core_io_psum_out_6;
      if (_GEN_34) begin
      end
      else
        yReg_6_23 <= _core_io_psum_out_6;
      if (_GEN_35) begin
      end
      else
        yReg_6_24 <= _core_io_psum_out_6;
      if (_GEN_36) begin
      end
      else
        yReg_6_25 <= _core_io_psum_out_6;
      if (_GEN_37) begin
      end
      else
        yReg_6_26 <= _core_io_psum_out_6;
      if (_GEN_38) begin
      end
      else
        yReg_6_27 <= _core_io_psum_out_6;
      if (_GEN_39) begin
      end
      else
        yReg_6_28 <= _core_io_psum_out_6;
      if (_GEN_40) begin
      end
      else
        yReg_6_29 <= _core_io_psum_out_6;
      if (_GEN_41) begin
      end
      else
        yReg_6_30 <= _core_io_psum_out_6;
      if (_GEN_42) begin
      end
      else
        yReg_6_31 <= _core_io_psum_out_6;
      if (_GEN_43) begin
      end
      else
        yReg_6_32 <= _core_io_psum_out_6;
      if (_GEN_44) begin
      end
      else
        yReg_6_33 <= _core_io_psum_out_6;
      if (_GEN_45) begin
      end
      else
        yReg_6_34 <= _core_io_psum_out_6;
      if (_GEN_47) begin
      end
      else
        yReg_6_35 <= _core_io_psum_out_6;
      if (_GEN_11) begin
      end
      else
        yReg_7_0 <= _core_io_psum_out_7;
      if (_GEN_12) begin
      end
      else
        yReg_7_1 <= _core_io_psum_out_7;
      if (_GEN_13) begin
      end
      else
        yReg_7_2 <= _core_io_psum_out_7;
      if (_GEN_14) begin
      end
      else
        yReg_7_3 <= _core_io_psum_out_7;
      if (_GEN_15) begin
      end
      else
        yReg_7_4 <= _core_io_psum_out_7;
      if (_GEN_16) begin
      end
      else
        yReg_7_5 <= _core_io_psum_out_7;
      if (_GEN_17) begin
      end
      else
        yReg_7_6 <= _core_io_psum_out_7;
      if (_GEN_18) begin
      end
      else
        yReg_7_7 <= _core_io_psum_out_7;
      if (_GEN_19) begin
      end
      else
        yReg_7_8 <= _core_io_psum_out_7;
      if (_GEN_20) begin
      end
      else
        yReg_7_9 <= _core_io_psum_out_7;
      if (_GEN_21) begin
      end
      else
        yReg_7_10 <= _core_io_psum_out_7;
      if (_GEN_22) begin
      end
      else
        yReg_7_11 <= _core_io_psum_out_7;
      if (_GEN_23) begin
      end
      else
        yReg_7_12 <= _core_io_psum_out_7;
      if (_GEN_24) begin
      end
      else
        yReg_7_13 <= _core_io_psum_out_7;
      if (_GEN_25) begin
      end
      else
        yReg_7_14 <= _core_io_psum_out_7;
      if (_GEN_26) begin
      end
      else
        yReg_7_15 <= _core_io_psum_out_7;
      if (_GEN_27) begin
      end
      else
        yReg_7_16 <= _core_io_psum_out_7;
      if (_GEN_28) begin
      end
      else
        yReg_7_17 <= _core_io_psum_out_7;
      if (_GEN_29) begin
      end
      else
        yReg_7_18 <= _core_io_psum_out_7;
      if (_GEN_30) begin
      end
      else
        yReg_7_19 <= _core_io_psum_out_7;
      if (_GEN_31) begin
      end
      else
        yReg_7_20 <= _core_io_psum_out_7;
      if (_GEN_32) begin
      end
      else
        yReg_7_21 <= _core_io_psum_out_7;
      if (_GEN_33) begin
      end
      else
        yReg_7_22 <= _core_io_psum_out_7;
      if (_GEN_34) begin
      end
      else
        yReg_7_23 <= _core_io_psum_out_7;
      if (_GEN_35) begin
      end
      else
        yReg_7_24 <= _core_io_psum_out_7;
      if (_GEN_36) begin
      end
      else
        yReg_7_25 <= _core_io_psum_out_7;
      if (_GEN_37) begin
      end
      else
        yReg_7_26 <= _core_io_psum_out_7;
      if (_GEN_38) begin
      end
      else
        yReg_7_27 <= _core_io_psum_out_7;
      if (_GEN_39) begin
      end
      else
        yReg_7_28 <= _core_io_psum_out_7;
      if (_GEN_40) begin
      end
      else
        yReg_7_29 <= _core_io_psum_out_7;
      if (_GEN_41) begin
      end
      else
        yReg_7_30 <= _core_io_psum_out_7;
      if (_GEN_42) begin
      end
      else
        yReg_7_31 <= _core_io_psum_out_7;
      if (_GEN_43) begin
      end
      else
        yReg_7_32 <= _core_io_psum_out_7;
      if (_GEN_44) begin
      end
      else
        yReg_7_33 <= _core_io_psum_out_7;
      if (_GEN_45) begin
      end
      else
        yReg_7_34 <= _core_io_psum_out_7;
      if (_GEN_47) begin
      end
      else
        yReg_7_35 <= _core_io_psum_out_7;
      doneReg <= ~_GEN_7 & (~(_GEN_8 | _GEN_9 | _GEN_54) & _GEN_55 | doneReg);
      if (_GEN_7) begin
        posReg <= 6'h0;
        if (io_start)
          state <= 3'h1;
      end
      else begin
        automatic logic _GEN_56;
        _GEN_56 = compValid & compLastTile;
        if (_GEN_8 | ~(_GEN_9 & _GEN_56) | _GEN_46) begin
        end
        else
          posReg <= posReg + 6'h1;
        if (_GEN_8) begin
          if (_im2col_io_valid) begin
          end
          else
            state <= 3'h2;
        end
        else if (_GEN_9) begin
          if (_GEN_56)
            state <= _GEN_46 ? 3'h4 : 3'h3;
        end
        else if (_GEN_54) begin
          if (_im2col_io_valid) begin
          end
          else
            state <= 3'h1;
        end
        else if (_GEN_55 & ~io_start)
          state <= 3'h0;
      end
      if (_GEN_10) begin
        psumReg_0 <= 32'h0;
        psumReg_1 <= 32'h0;
        psumReg_2 <= 32'h0;
        psumReg_3 <= 32'h0;
        psumReg_4 <= 32'h0;
        psumReg_5 <= 32'h0;
        psumReg_6 <= 32'h0;
        psumReg_7 <= 32'h0;
        gkIdx <= 4'h0;
        capIdx <= 2'h0;
        tileIdx <= 2'h0;
      end
      else begin
        if (_GEN_9 & compValid) begin
          psumReg_0 <= _core_io_psum_out_0;
          psumReg_1 <= _core_io_psum_out_1;
          psumReg_2 <= _core_io_psum_out_2;
          psumReg_3 <= _core_io_psum_out_3;
          psumReg_4 <= _core_io_psum_out_4;
          psumReg_5 <= _core_io_psum_out_5;
          psumReg_6 <= _core_io_psum_out_6;
          psumReg_7 <= _core_io_psum_out_7;
        end
        if (_GEN_51) begin
          gkIdx <= gkIdx + 4'h1;
          if (isTileEnd)
            capIdx <= 2'h0;
          else
            capIdx <= capIdx + 2'h1;
        end
        if (_GEN_53)
          tileIdx <= tileIdx + 2'h1;
      end
      if (_GEN_10 | ~(_GEN_9 & _im2col_io_valid & ~bufSel & _GEN_48)) begin
      end
      else
        buf0_0 <= _im2col_io_a_out;
      if (_GEN_10 | ~(_GEN_9 & _im2col_io_valid & ~bufSel & _GEN_49)) begin
      end
      else
        buf0_1 <= _im2col_io_a_out;
      if (_GEN_10 | ~(_GEN_9 & _im2col_io_valid & ~bufSel & _GEN_50)) begin
      end
      else
        buf0_2 <= _im2col_io_a_out;
      if (_GEN_10 | ~(_GEN_51 & bufSel & _GEN_48)) begin
      end
      else
        buf1_0 <= _im2col_io_a_out;
      if (_GEN_10 | ~(_GEN_51 & bufSel & _GEN_49)) begin
      end
      else
        buf1_1 <= _im2col_io_a_out;
      if (_GEN_10 | ~(_GEN_51 & bufSel & _GEN_50)) begin
      end
      else
        buf1_2 <= _im2col_io_a_out;
      bufSel <= ~_GEN_10 & (_GEN_53 ^ bufSel);
      compValid <= ~_GEN_10 & (_GEN_9 ? _GEN_52 : compValid);
      if (_GEN_10 | ~_GEN_53) begin
      end
      else begin
        compBufSel <= bufSel;
        compTileIdx <= tileIdx;
        compLastTile <= isLastGlobal;
      end
    end
  end // always @(posedge)
  Im2ColStreamerNCHW im2col (
    .clock    (clock),
    .reset    (reset),
    .io_in_0  (io_x_in_0_0),
    .io_in_1  (io_x_in_0_1),
    .io_in_2  (io_x_in_0_2),
    .io_in_3  (io_x_in_0_3),
    .io_in_4  (io_x_in_0_4),
    .io_in_5  (io_x_in_0_5),
    .io_in_6  (io_x_in_0_6),
    .io_in_7  (io_x_in_0_7),
    .io_in_8  (io_x_in_0_8),
    .io_in_9  (io_x_in_0_9),
    .io_in_10 (io_x_in_0_10),
    .io_in_11 (io_x_in_0_11),
    .io_in_12 (io_x_in_0_12),
    .io_in_13 (io_x_in_0_13),
    .io_in_14 (io_x_in_0_14),
    .io_in_15 (io_x_in_0_15),
    .io_in_16 (io_x_in_0_16),
    .io_in_17 (io_x_in_0_17),
    .io_in_18 (io_x_in_0_18),
    .io_in_19 (io_x_in_0_19),
    .io_in_20 (io_x_in_0_20),
    .io_in_21 (io_x_in_0_21),
    .io_in_22 (io_x_in_0_22),
    .io_in_23 (io_x_in_0_23),
    .io_in_24 (io_x_in_0_24),
    .io_in_25 (io_x_in_0_25),
    .io_in_26 (io_x_in_0_26),
    .io_in_27 (io_x_in_0_27),
    .io_in_28 (io_x_in_0_28),
    .io_in_29 (io_x_in_0_29),
    .io_in_30 (io_x_in_0_30),
    .io_in_31 (io_x_in_0_31),
    .io_in_32 (io_x_in_0_32),
    .io_in_33 (io_x_in_0_33),
    .io_in_34 (io_x_in_0_34),
    .io_in_35 (io_x_in_0_35),
    .io_in_36 (io_x_in_0_36),
    .io_in_37 (io_x_in_0_37),
    .io_in_38 (io_x_in_0_38),
    .io_in_39 (io_x_in_0_39),
    .io_in_40 (io_x_in_0_40),
    .io_in_41 (io_x_in_0_41),
    .io_in_42 (io_x_in_0_42),
    .io_in_43 (io_x_in_0_43),
    .io_in_44 (io_x_in_0_44),
    .io_in_45 (io_x_in_0_45),
    .io_in_46 (io_x_in_0_46),
    .io_in_47 (io_x_in_0_47),
    .io_in_48 (io_x_in_0_48),
    .io_in_49 (io_x_in_0_49),
    .io_in_50 (io_x_in_0_50),
    .io_in_51 (io_x_in_0_51),
    .io_in_52 (io_x_in_0_52),
    .io_in_53 (io_x_in_0_53),
    .io_in_54 (io_x_in_0_54),
    .io_in_55 (io_x_in_0_55),
    .io_in_56 (io_x_in_0_56),
    .io_in_57 (io_x_in_0_57),
    .io_in_58 (io_x_in_0_58),
    .io_in_59 (io_x_in_0_59),
    .io_in_60 (io_x_in_0_60),
    .io_in_61 (io_x_in_0_61),
    .io_in_62 (io_x_in_0_62),
    .io_in_63 (io_x_in_0_63),
    .io_oh    (_im2col_io_oh_T[2:0]),
    .io_ow    (_im2col_io_ow_T[2:0]),
    .io_start (~_GEN_7 & _GEN_8 & ~_im2col_io_valid),
    .io_a_out (_im2col_io_a_out),
    .io_valid (_im2col_io_valid)
  );
  RegularConvFull_SA_KTile core (
    .io_x_tile_0   (compBufSel ? buf1_0 : buf0_0),
    .io_x_tile_1   (compBufSel ? buf1_1 : buf0_1),
    .io_x_tile_2   (compBufSel ? buf1_2 : buf0_2),
    .io_w_tile_0_0 (idx < 4'h9 ? _GEN[idx] : 8'h0),
    .io_w_tile_0_1 (_idx_T_1 < 4'h9 ? _GEN[_idx_T_1] : 8'h0),
    .io_w_tile_0_2 (_idx_T_2 < 4'h9 ? _GEN[_idx_T_2] : 8'h0),
    .io_w_tile_1_0 (idx < 4'h9 ? _GEN_0[idx] : 8'h0),
    .io_w_tile_1_1 (_idx_T_4 < 4'h9 ? _GEN_0[_idx_T_4] : 8'h0),
    .io_w_tile_1_2 (_idx_T_5 < 4'h9 ? _GEN_0[_idx_T_5] : 8'h0),
    .io_w_tile_2_0 (idx < 4'h9 ? _GEN_1[idx] : 8'h0),
    .io_w_tile_2_1 (_idx_T_7 < 4'h9 ? _GEN_1[_idx_T_7] : 8'h0),
    .io_w_tile_2_2 (_idx_T_8 < 4'h9 ? _GEN_1[_idx_T_8] : 8'h0),
    .io_w_tile_3_0 (idx < 4'h9 ? _GEN_2[idx] : 8'h0),
    .io_w_tile_3_1 (_idx_T_10 < 4'h9 ? _GEN_2[_idx_T_10] : 8'h0),
    .io_w_tile_3_2 (_idx_T_11 < 4'h9 ? _GEN_2[_idx_T_11] : 8'h0),
    .io_w_tile_4_0 (idx < 4'h9 ? _GEN_3[idx] : 8'h0),
    .io_w_tile_4_1 (_idx_T_13 < 4'h9 ? _GEN_3[_idx_T_13] : 8'h0),
    .io_w_tile_4_2 (_idx_T_14 < 4'h9 ? _GEN_3[_idx_T_14] : 8'h0),
    .io_w_tile_5_0 (idx < 4'h9 ? _GEN_4[idx] : 8'h0),
    .io_w_tile_5_1 (_idx_T_16 < 4'h9 ? _GEN_4[_idx_T_16] : 8'h0),
    .io_w_tile_5_2 (_idx_T_17 < 4'h9 ? _GEN_4[_idx_T_17] : 8'h0),
    .io_w_tile_6_0 (idx < 4'h9 ? _GEN_5[idx] : 8'h0),
    .io_w_tile_6_1 (_idx_T_19 < 4'h9 ? _GEN_5[_idx_T_19] : 8'h0),
    .io_w_tile_6_2 (_idx_T_20 < 4'h9 ? _GEN_5[_idx_T_20] : 8'h0),
    .io_w_tile_7_0 (idx < 4'h9 ? _GEN_6[idx] : 8'h0),
    .io_w_tile_7_1 (_idx_T_22 < 4'h9 ? _GEN_6[_idx_T_22] : 8'h0),
    .io_w_tile_7_2 (_idx_T_23 < 4'h9 ? _GEN_6[_idx_T_23] : 8'h0),
    .io_psum_in_0  (psumReg_0),
    .io_psum_in_1  (psumReg_1),
    .io_psum_in_2  (psumReg_2),
    .io_psum_in_3  (psumReg_3),
    .io_psum_in_4  (psumReg_4),
    .io_psum_in_5  (psumReg_5),
    .io_psum_in_6  (psumReg_6),
    .io_psum_in_7  (psumReg_7),
    .io_psum_out_0 (_core_io_psum_out_0),
    .io_psum_out_1 (_core_io_psum_out_1),
    .io_psum_out_2 (_core_io_psum_out_2),
    .io_psum_out_3 (_core_io_psum_out_3),
    .io_psum_out_4 (_core_io_psum_out_4),
    .io_psum_out_5 (_core_io_psum_out_5),
    .io_psum_out_6 (_core_io_psum_out_6),
    .io_psum_out_7 (_core_io_psum_out_7)
  );
  assign io_y_out_0_0 = yReg_0_0;
  assign io_y_out_0_1 = yReg_0_1;
  assign io_y_out_0_2 = yReg_0_2;
  assign io_y_out_0_3 = yReg_0_3;
  assign io_y_out_0_4 = yReg_0_4;
  assign io_y_out_0_5 = yReg_0_5;
  assign io_y_out_0_6 = yReg_0_6;
  assign io_y_out_0_7 = yReg_0_7;
  assign io_y_out_0_8 = yReg_0_8;
  assign io_y_out_0_9 = yReg_0_9;
  assign io_y_out_0_10 = yReg_0_10;
  assign io_y_out_0_11 = yReg_0_11;
  assign io_y_out_0_12 = yReg_0_12;
  assign io_y_out_0_13 = yReg_0_13;
  assign io_y_out_0_14 = yReg_0_14;
  assign io_y_out_0_15 = yReg_0_15;
  assign io_y_out_0_16 = yReg_0_16;
  assign io_y_out_0_17 = yReg_0_17;
  assign io_y_out_0_18 = yReg_0_18;
  assign io_y_out_0_19 = yReg_0_19;
  assign io_y_out_0_20 = yReg_0_20;
  assign io_y_out_0_21 = yReg_0_21;
  assign io_y_out_0_22 = yReg_0_22;
  assign io_y_out_0_23 = yReg_0_23;
  assign io_y_out_0_24 = yReg_0_24;
  assign io_y_out_0_25 = yReg_0_25;
  assign io_y_out_0_26 = yReg_0_26;
  assign io_y_out_0_27 = yReg_0_27;
  assign io_y_out_0_28 = yReg_0_28;
  assign io_y_out_0_29 = yReg_0_29;
  assign io_y_out_0_30 = yReg_0_30;
  assign io_y_out_0_31 = yReg_0_31;
  assign io_y_out_0_32 = yReg_0_32;
  assign io_y_out_0_33 = yReg_0_33;
  assign io_y_out_0_34 = yReg_0_34;
  assign io_y_out_0_35 = yReg_0_35;
  assign io_y_out_1_0 = yReg_1_0;
  assign io_y_out_1_1 = yReg_1_1;
  assign io_y_out_1_2 = yReg_1_2;
  assign io_y_out_1_3 = yReg_1_3;
  assign io_y_out_1_4 = yReg_1_4;
  assign io_y_out_1_5 = yReg_1_5;
  assign io_y_out_1_6 = yReg_1_6;
  assign io_y_out_1_7 = yReg_1_7;
  assign io_y_out_1_8 = yReg_1_8;
  assign io_y_out_1_9 = yReg_1_9;
  assign io_y_out_1_10 = yReg_1_10;
  assign io_y_out_1_11 = yReg_1_11;
  assign io_y_out_1_12 = yReg_1_12;
  assign io_y_out_1_13 = yReg_1_13;
  assign io_y_out_1_14 = yReg_1_14;
  assign io_y_out_1_15 = yReg_1_15;
  assign io_y_out_1_16 = yReg_1_16;
  assign io_y_out_1_17 = yReg_1_17;
  assign io_y_out_1_18 = yReg_1_18;
  assign io_y_out_1_19 = yReg_1_19;
  assign io_y_out_1_20 = yReg_1_20;
  assign io_y_out_1_21 = yReg_1_21;
  assign io_y_out_1_22 = yReg_1_22;
  assign io_y_out_1_23 = yReg_1_23;
  assign io_y_out_1_24 = yReg_1_24;
  assign io_y_out_1_25 = yReg_1_25;
  assign io_y_out_1_26 = yReg_1_26;
  assign io_y_out_1_27 = yReg_1_27;
  assign io_y_out_1_28 = yReg_1_28;
  assign io_y_out_1_29 = yReg_1_29;
  assign io_y_out_1_30 = yReg_1_30;
  assign io_y_out_1_31 = yReg_1_31;
  assign io_y_out_1_32 = yReg_1_32;
  assign io_y_out_1_33 = yReg_1_33;
  assign io_y_out_1_34 = yReg_1_34;
  assign io_y_out_1_35 = yReg_1_35;
  assign io_y_out_2_0 = yReg_2_0;
  assign io_y_out_2_1 = yReg_2_1;
  assign io_y_out_2_2 = yReg_2_2;
  assign io_y_out_2_3 = yReg_2_3;
  assign io_y_out_2_4 = yReg_2_4;
  assign io_y_out_2_5 = yReg_2_5;
  assign io_y_out_2_6 = yReg_2_6;
  assign io_y_out_2_7 = yReg_2_7;
  assign io_y_out_2_8 = yReg_2_8;
  assign io_y_out_2_9 = yReg_2_9;
  assign io_y_out_2_10 = yReg_2_10;
  assign io_y_out_2_11 = yReg_2_11;
  assign io_y_out_2_12 = yReg_2_12;
  assign io_y_out_2_13 = yReg_2_13;
  assign io_y_out_2_14 = yReg_2_14;
  assign io_y_out_2_15 = yReg_2_15;
  assign io_y_out_2_16 = yReg_2_16;
  assign io_y_out_2_17 = yReg_2_17;
  assign io_y_out_2_18 = yReg_2_18;
  assign io_y_out_2_19 = yReg_2_19;
  assign io_y_out_2_20 = yReg_2_20;
  assign io_y_out_2_21 = yReg_2_21;
  assign io_y_out_2_22 = yReg_2_22;
  assign io_y_out_2_23 = yReg_2_23;
  assign io_y_out_2_24 = yReg_2_24;
  assign io_y_out_2_25 = yReg_2_25;
  assign io_y_out_2_26 = yReg_2_26;
  assign io_y_out_2_27 = yReg_2_27;
  assign io_y_out_2_28 = yReg_2_28;
  assign io_y_out_2_29 = yReg_2_29;
  assign io_y_out_2_30 = yReg_2_30;
  assign io_y_out_2_31 = yReg_2_31;
  assign io_y_out_2_32 = yReg_2_32;
  assign io_y_out_2_33 = yReg_2_33;
  assign io_y_out_2_34 = yReg_2_34;
  assign io_y_out_2_35 = yReg_2_35;
  assign io_y_out_3_0 = yReg_3_0;
  assign io_y_out_3_1 = yReg_3_1;
  assign io_y_out_3_2 = yReg_3_2;
  assign io_y_out_3_3 = yReg_3_3;
  assign io_y_out_3_4 = yReg_3_4;
  assign io_y_out_3_5 = yReg_3_5;
  assign io_y_out_3_6 = yReg_3_6;
  assign io_y_out_3_7 = yReg_3_7;
  assign io_y_out_3_8 = yReg_3_8;
  assign io_y_out_3_9 = yReg_3_9;
  assign io_y_out_3_10 = yReg_3_10;
  assign io_y_out_3_11 = yReg_3_11;
  assign io_y_out_3_12 = yReg_3_12;
  assign io_y_out_3_13 = yReg_3_13;
  assign io_y_out_3_14 = yReg_3_14;
  assign io_y_out_3_15 = yReg_3_15;
  assign io_y_out_3_16 = yReg_3_16;
  assign io_y_out_3_17 = yReg_3_17;
  assign io_y_out_3_18 = yReg_3_18;
  assign io_y_out_3_19 = yReg_3_19;
  assign io_y_out_3_20 = yReg_3_20;
  assign io_y_out_3_21 = yReg_3_21;
  assign io_y_out_3_22 = yReg_3_22;
  assign io_y_out_3_23 = yReg_3_23;
  assign io_y_out_3_24 = yReg_3_24;
  assign io_y_out_3_25 = yReg_3_25;
  assign io_y_out_3_26 = yReg_3_26;
  assign io_y_out_3_27 = yReg_3_27;
  assign io_y_out_3_28 = yReg_3_28;
  assign io_y_out_3_29 = yReg_3_29;
  assign io_y_out_3_30 = yReg_3_30;
  assign io_y_out_3_31 = yReg_3_31;
  assign io_y_out_3_32 = yReg_3_32;
  assign io_y_out_3_33 = yReg_3_33;
  assign io_y_out_3_34 = yReg_3_34;
  assign io_y_out_3_35 = yReg_3_35;
  assign io_y_out_4_0 = yReg_4_0;
  assign io_y_out_4_1 = yReg_4_1;
  assign io_y_out_4_2 = yReg_4_2;
  assign io_y_out_4_3 = yReg_4_3;
  assign io_y_out_4_4 = yReg_4_4;
  assign io_y_out_4_5 = yReg_4_5;
  assign io_y_out_4_6 = yReg_4_6;
  assign io_y_out_4_7 = yReg_4_7;
  assign io_y_out_4_8 = yReg_4_8;
  assign io_y_out_4_9 = yReg_4_9;
  assign io_y_out_4_10 = yReg_4_10;
  assign io_y_out_4_11 = yReg_4_11;
  assign io_y_out_4_12 = yReg_4_12;
  assign io_y_out_4_13 = yReg_4_13;
  assign io_y_out_4_14 = yReg_4_14;
  assign io_y_out_4_15 = yReg_4_15;
  assign io_y_out_4_16 = yReg_4_16;
  assign io_y_out_4_17 = yReg_4_17;
  assign io_y_out_4_18 = yReg_4_18;
  assign io_y_out_4_19 = yReg_4_19;
  assign io_y_out_4_20 = yReg_4_20;
  assign io_y_out_4_21 = yReg_4_21;
  assign io_y_out_4_22 = yReg_4_22;
  assign io_y_out_4_23 = yReg_4_23;
  assign io_y_out_4_24 = yReg_4_24;
  assign io_y_out_4_25 = yReg_4_25;
  assign io_y_out_4_26 = yReg_4_26;
  assign io_y_out_4_27 = yReg_4_27;
  assign io_y_out_4_28 = yReg_4_28;
  assign io_y_out_4_29 = yReg_4_29;
  assign io_y_out_4_30 = yReg_4_30;
  assign io_y_out_4_31 = yReg_4_31;
  assign io_y_out_4_32 = yReg_4_32;
  assign io_y_out_4_33 = yReg_4_33;
  assign io_y_out_4_34 = yReg_4_34;
  assign io_y_out_4_35 = yReg_4_35;
  assign io_y_out_5_0 = yReg_5_0;
  assign io_y_out_5_1 = yReg_5_1;
  assign io_y_out_5_2 = yReg_5_2;
  assign io_y_out_5_3 = yReg_5_3;
  assign io_y_out_5_4 = yReg_5_4;
  assign io_y_out_5_5 = yReg_5_5;
  assign io_y_out_5_6 = yReg_5_6;
  assign io_y_out_5_7 = yReg_5_7;
  assign io_y_out_5_8 = yReg_5_8;
  assign io_y_out_5_9 = yReg_5_9;
  assign io_y_out_5_10 = yReg_5_10;
  assign io_y_out_5_11 = yReg_5_11;
  assign io_y_out_5_12 = yReg_5_12;
  assign io_y_out_5_13 = yReg_5_13;
  assign io_y_out_5_14 = yReg_5_14;
  assign io_y_out_5_15 = yReg_5_15;
  assign io_y_out_5_16 = yReg_5_16;
  assign io_y_out_5_17 = yReg_5_17;
  assign io_y_out_5_18 = yReg_5_18;
  assign io_y_out_5_19 = yReg_5_19;
  assign io_y_out_5_20 = yReg_5_20;
  assign io_y_out_5_21 = yReg_5_21;
  assign io_y_out_5_22 = yReg_5_22;
  assign io_y_out_5_23 = yReg_5_23;
  assign io_y_out_5_24 = yReg_5_24;
  assign io_y_out_5_25 = yReg_5_25;
  assign io_y_out_5_26 = yReg_5_26;
  assign io_y_out_5_27 = yReg_5_27;
  assign io_y_out_5_28 = yReg_5_28;
  assign io_y_out_5_29 = yReg_5_29;
  assign io_y_out_5_30 = yReg_5_30;
  assign io_y_out_5_31 = yReg_5_31;
  assign io_y_out_5_32 = yReg_5_32;
  assign io_y_out_5_33 = yReg_5_33;
  assign io_y_out_5_34 = yReg_5_34;
  assign io_y_out_5_35 = yReg_5_35;
  assign io_y_out_6_0 = yReg_6_0;
  assign io_y_out_6_1 = yReg_6_1;
  assign io_y_out_6_2 = yReg_6_2;
  assign io_y_out_6_3 = yReg_6_3;
  assign io_y_out_6_4 = yReg_6_4;
  assign io_y_out_6_5 = yReg_6_5;
  assign io_y_out_6_6 = yReg_6_6;
  assign io_y_out_6_7 = yReg_6_7;
  assign io_y_out_6_8 = yReg_6_8;
  assign io_y_out_6_9 = yReg_6_9;
  assign io_y_out_6_10 = yReg_6_10;
  assign io_y_out_6_11 = yReg_6_11;
  assign io_y_out_6_12 = yReg_6_12;
  assign io_y_out_6_13 = yReg_6_13;
  assign io_y_out_6_14 = yReg_6_14;
  assign io_y_out_6_15 = yReg_6_15;
  assign io_y_out_6_16 = yReg_6_16;
  assign io_y_out_6_17 = yReg_6_17;
  assign io_y_out_6_18 = yReg_6_18;
  assign io_y_out_6_19 = yReg_6_19;
  assign io_y_out_6_20 = yReg_6_20;
  assign io_y_out_6_21 = yReg_6_21;
  assign io_y_out_6_22 = yReg_6_22;
  assign io_y_out_6_23 = yReg_6_23;
  assign io_y_out_6_24 = yReg_6_24;
  assign io_y_out_6_25 = yReg_6_25;
  assign io_y_out_6_26 = yReg_6_26;
  assign io_y_out_6_27 = yReg_6_27;
  assign io_y_out_6_28 = yReg_6_28;
  assign io_y_out_6_29 = yReg_6_29;
  assign io_y_out_6_30 = yReg_6_30;
  assign io_y_out_6_31 = yReg_6_31;
  assign io_y_out_6_32 = yReg_6_32;
  assign io_y_out_6_33 = yReg_6_33;
  assign io_y_out_6_34 = yReg_6_34;
  assign io_y_out_6_35 = yReg_6_35;
  assign io_y_out_7_0 = yReg_7_0;
  assign io_y_out_7_1 = yReg_7_1;
  assign io_y_out_7_2 = yReg_7_2;
  assign io_y_out_7_3 = yReg_7_3;
  assign io_y_out_7_4 = yReg_7_4;
  assign io_y_out_7_5 = yReg_7_5;
  assign io_y_out_7_6 = yReg_7_6;
  assign io_y_out_7_7 = yReg_7_7;
  assign io_y_out_7_8 = yReg_7_8;
  assign io_y_out_7_9 = yReg_7_9;
  assign io_y_out_7_10 = yReg_7_10;
  assign io_y_out_7_11 = yReg_7_11;
  assign io_y_out_7_12 = yReg_7_12;
  assign io_y_out_7_13 = yReg_7_13;
  assign io_y_out_7_14 = yReg_7_14;
  assign io_y_out_7_15 = yReg_7_15;
  assign io_y_out_7_16 = yReg_7_16;
  assign io_y_out_7_17 = yReg_7_17;
  assign io_y_out_7_18 = yReg_7_18;
  assign io_y_out_7_19 = yReg_7_19;
  assign io_y_out_7_20 = yReg_7_20;
  assign io_y_out_7_21 = yReg_7_21;
  assign io_y_out_7_22 = yReg_7_22;
  assign io_y_out_7_23 = yReg_7_23;
  assign io_y_out_7_24 = yReg_7_24;
  assign io_y_out_7_25 = yReg_7_25;
  assign io_y_out_7_26 = yReg_7_26;
  assign io_y_out_7_27 = yReg_7_27;
  assign io_y_out_7_28 = yReg_7_28;
  assign io_y_out_7_29 = yReg_7_29;
  assign io_y_out_7_30 = yReg_7_30;
  assign io_y_out_7_31 = yReg_7_31;
  assign io_y_out_7_32 = yReg_7_32;
  assign io_y_out_7_33 = yReg_7_33;
  assign io_y_out_7_34 = yReg_7_34;
  assign io_y_out_7_35 = yReg_7_35;
  assign io_y_post_0_0 =
    _io_y_post_0_0_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_0_rounded_T[9:2];
  assign io_y_post_0_1 =
    _io_y_post_0_1_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_1_rounded_T[9:2];
  assign io_y_post_0_2 =
    _io_y_post_0_2_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_2_rounded_T[9:2];
  assign io_y_post_0_3 =
    _io_y_post_0_3_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_3_rounded_T[9:2];
  assign io_y_post_0_4 =
    _io_y_post_0_4_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_4_rounded_T[9:2];
  assign io_y_post_0_5 =
    _io_y_post_0_5_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_5_rounded_T[9:2];
  assign io_y_post_0_6 =
    _io_y_post_0_6_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_6_rounded_T[9:2];
  assign io_y_post_0_7 =
    _io_y_post_0_7_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_7_rounded_T[9:2];
  assign io_y_post_0_8 =
    _io_y_post_0_8_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_8_rounded_T[9:2];
  assign io_y_post_0_9 =
    _io_y_post_0_9_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_9_rounded_T[9:2];
  assign io_y_post_0_10 =
    _io_y_post_0_10_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_10_rounded_T[9:2];
  assign io_y_post_0_11 =
    _io_y_post_0_11_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_11_rounded_T[9:2];
  assign io_y_post_0_12 =
    _io_y_post_0_12_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_12_rounded_T[9:2];
  assign io_y_post_0_13 =
    _io_y_post_0_13_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_13_rounded_T[9:2];
  assign io_y_post_0_14 =
    _io_y_post_0_14_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_14_rounded_T[9:2];
  assign io_y_post_0_15 =
    _io_y_post_0_15_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_15_rounded_T[9:2];
  assign io_y_post_0_16 =
    _io_y_post_0_16_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_16_rounded_T[9:2];
  assign io_y_post_0_17 =
    _io_y_post_0_17_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_17_rounded_T[9:2];
  assign io_y_post_0_18 =
    _io_y_post_0_18_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_18_rounded_T[9:2];
  assign io_y_post_0_19 =
    _io_y_post_0_19_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_19_rounded_T[9:2];
  assign io_y_post_0_20 =
    _io_y_post_0_20_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_20_rounded_T[9:2];
  assign io_y_post_0_21 =
    _io_y_post_0_21_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_21_rounded_T[9:2];
  assign io_y_post_0_22 =
    _io_y_post_0_22_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_22_rounded_T[9:2];
  assign io_y_post_0_23 =
    _io_y_post_0_23_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_23_rounded_T[9:2];
  assign io_y_post_0_24 =
    _io_y_post_0_24_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_24_rounded_T[9:2];
  assign io_y_post_0_25 =
    _io_y_post_0_25_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_25_rounded_T[9:2];
  assign io_y_post_0_26 =
    _io_y_post_0_26_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_26_rounded_T[9:2];
  assign io_y_post_0_27 =
    _io_y_post_0_27_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_27_rounded_T[9:2];
  assign io_y_post_0_28 =
    _io_y_post_0_28_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_28_rounded_T[9:2];
  assign io_y_post_0_29 =
    _io_y_post_0_29_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_29_rounded_T[9:2];
  assign io_y_post_0_30 =
    _io_y_post_0_30_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_30_rounded_T[9:2];
  assign io_y_post_0_31 =
    _io_y_post_0_31_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_31_rounded_T[9:2];
  assign io_y_post_0_32 =
    _io_y_post_0_32_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_32_rounded_T[9:2];
  assign io_y_post_0_33 =
    _io_y_post_0_33_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_33_rounded_T[9:2];
  assign io_y_post_0_34 =
    _io_y_post_0_34_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_34_rounded_T[9:2];
  assign io_y_post_0_35 =
    _io_y_post_0_35_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_0_35_rounded_T[9:2];
  assign io_y_post_1_0 =
    _io_y_post_1_0_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_0_rounded_T[9:2];
  assign io_y_post_1_1 =
    _io_y_post_1_1_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_1_rounded_T[9:2];
  assign io_y_post_1_2 =
    _io_y_post_1_2_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_2_rounded_T[9:2];
  assign io_y_post_1_3 =
    _io_y_post_1_3_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_3_rounded_T[9:2];
  assign io_y_post_1_4 =
    _io_y_post_1_4_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_4_rounded_T[9:2];
  assign io_y_post_1_5 =
    _io_y_post_1_5_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_5_rounded_T[9:2];
  assign io_y_post_1_6 =
    _io_y_post_1_6_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_6_rounded_T[9:2];
  assign io_y_post_1_7 =
    _io_y_post_1_7_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_7_rounded_T[9:2];
  assign io_y_post_1_8 =
    _io_y_post_1_8_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_8_rounded_T[9:2];
  assign io_y_post_1_9 =
    _io_y_post_1_9_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_9_rounded_T[9:2];
  assign io_y_post_1_10 =
    _io_y_post_1_10_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_10_rounded_T[9:2];
  assign io_y_post_1_11 =
    _io_y_post_1_11_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_11_rounded_T[9:2];
  assign io_y_post_1_12 =
    _io_y_post_1_12_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_12_rounded_T[9:2];
  assign io_y_post_1_13 =
    _io_y_post_1_13_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_13_rounded_T[9:2];
  assign io_y_post_1_14 =
    _io_y_post_1_14_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_14_rounded_T[9:2];
  assign io_y_post_1_15 =
    _io_y_post_1_15_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_15_rounded_T[9:2];
  assign io_y_post_1_16 =
    _io_y_post_1_16_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_16_rounded_T[9:2];
  assign io_y_post_1_17 =
    _io_y_post_1_17_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_17_rounded_T[9:2];
  assign io_y_post_1_18 =
    _io_y_post_1_18_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_18_rounded_T[9:2];
  assign io_y_post_1_19 =
    _io_y_post_1_19_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_19_rounded_T[9:2];
  assign io_y_post_1_20 =
    _io_y_post_1_20_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_20_rounded_T[9:2];
  assign io_y_post_1_21 =
    _io_y_post_1_21_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_21_rounded_T[9:2];
  assign io_y_post_1_22 =
    _io_y_post_1_22_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_22_rounded_T[9:2];
  assign io_y_post_1_23 =
    _io_y_post_1_23_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_23_rounded_T[9:2];
  assign io_y_post_1_24 =
    _io_y_post_1_24_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_24_rounded_T[9:2];
  assign io_y_post_1_25 =
    _io_y_post_1_25_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_25_rounded_T[9:2];
  assign io_y_post_1_26 =
    _io_y_post_1_26_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_26_rounded_T[9:2];
  assign io_y_post_1_27 =
    _io_y_post_1_27_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_27_rounded_T[9:2];
  assign io_y_post_1_28 =
    _io_y_post_1_28_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_28_rounded_T[9:2];
  assign io_y_post_1_29 =
    _io_y_post_1_29_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_29_rounded_T[9:2];
  assign io_y_post_1_30 =
    _io_y_post_1_30_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_30_rounded_T[9:2];
  assign io_y_post_1_31 =
    _io_y_post_1_31_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_31_rounded_T[9:2];
  assign io_y_post_1_32 =
    _io_y_post_1_32_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_32_rounded_T[9:2];
  assign io_y_post_1_33 =
    _io_y_post_1_33_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_33_rounded_T[9:2];
  assign io_y_post_1_34 =
    _io_y_post_1_34_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_34_rounded_T[9:2];
  assign io_y_post_1_35 =
    _io_y_post_1_35_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_1_35_rounded_T[9:2];
  assign io_y_post_2_0 =
    _io_y_post_2_0_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_0_rounded_T[9:2];
  assign io_y_post_2_1 =
    _io_y_post_2_1_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_1_rounded_T[9:2];
  assign io_y_post_2_2 =
    _io_y_post_2_2_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_2_rounded_T[9:2];
  assign io_y_post_2_3 =
    _io_y_post_2_3_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_3_rounded_T[9:2];
  assign io_y_post_2_4 =
    _io_y_post_2_4_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_4_rounded_T[9:2];
  assign io_y_post_2_5 =
    _io_y_post_2_5_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_5_rounded_T[9:2];
  assign io_y_post_2_6 =
    _io_y_post_2_6_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_6_rounded_T[9:2];
  assign io_y_post_2_7 =
    _io_y_post_2_7_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_7_rounded_T[9:2];
  assign io_y_post_2_8 =
    _io_y_post_2_8_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_8_rounded_T[9:2];
  assign io_y_post_2_9 =
    _io_y_post_2_9_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_9_rounded_T[9:2];
  assign io_y_post_2_10 =
    _io_y_post_2_10_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_10_rounded_T[9:2];
  assign io_y_post_2_11 =
    _io_y_post_2_11_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_11_rounded_T[9:2];
  assign io_y_post_2_12 =
    _io_y_post_2_12_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_12_rounded_T[9:2];
  assign io_y_post_2_13 =
    _io_y_post_2_13_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_13_rounded_T[9:2];
  assign io_y_post_2_14 =
    _io_y_post_2_14_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_14_rounded_T[9:2];
  assign io_y_post_2_15 =
    _io_y_post_2_15_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_15_rounded_T[9:2];
  assign io_y_post_2_16 =
    _io_y_post_2_16_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_16_rounded_T[9:2];
  assign io_y_post_2_17 =
    _io_y_post_2_17_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_17_rounded_T[9:2];
  assign io_y_post_2_18 =
    _io_y_post_2_18_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_18_rounded_T[9:2];
  assign io_y_post_2_19 =
    _io_y_post_2_19_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_19_rounded_T[9:2];
  assign io_y_post_2_20 =
    _io_y_post_2_20_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_20_rounded_T[9:2];
  assign io_y_post_2_21 =
    _io_y_post_2_21_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_21_rounded_T[9:2];
  assign io_y_post_2_22 =
    _io_y_post_2_22_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_22_rounded_T[9:2];
  assign io_y_post_2_23 =
    _io_y_post_2_23_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_23_rounded_T[9:2];
  assign io_y_post_2_24 =
    _io_y_post_2_24_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_24_rounded_T[9:2];
  assign io_y_post_2_25 =
    _io_y_post_2_25_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_25_rounded_T[9:2];
  assign io_y_post_2_26 =
    _io_y_post_2_26_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_26_rounded_T[9:2];
  assign io_y_post_2_27 =
    _io_y_post_2_27_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_27_rounded_T[9:2];
  assign io_y_post_2_28 =
    _io_y_post_2_28_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_28_rounded_T[9:2];
  assign io_y_post_2_29 =
    _io_y_post_2_29_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_29_rounded_T[9:2];
  assign io_y_post_2_30 =
    _io_y_post_2_30_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_30_rounded_T[9:2];
  assign io_y_post_2_31 =
    _io_y_post_2_31_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_31_rounded_T[9:2];
  assign io_y_post_2_32 =
    _io_y_post_2_32_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_32_rounded_T[9:2];
  assign io_y_post_2_33 =
    _io_y_post_2_33_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_33_rounded_T[9:2];
  assign io_y_post_2_34 =
    _io_y_post_2_34_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_34_rounded_T[9:2];
  assign io_y_post_2_35 =
    _io_y_post_2_35_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_2_35_rounded_T[9:2];
  assign io_y_post_3_0 =
    _io_y_post_3_0_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_0_rounded_T[9:2];
  assign io_y_post_3_1 =
    _io_y_post_3_1_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_1_rounded_T[9:2];
  assign io_y_post_3_2 =
    _io_y_post_3_2_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_2_rounded_T[9:2];
  assign io_y_post_3_3 =
    _io_y_post_3_3_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_3_rounded_T[9:2];
  assign io_y_post_3_4 =
    _io_y_post_3_4_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_4_rounded_T[9:2];
  assign io_y_post_3_5 =
    _io_y_post_3_5_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_5_rounded_T[9:2];
  assign io_y_post_3_6 =
    _io_y_post_3_6_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_6_rounded_T[9:2];
  assign io_y_post_3_7 =
    _io_y_post_3_7_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_7_rounded_T[9:2];
  assign io_y_post_3_8 =
    _io_y_post_3_8_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_8_rounded_T[9:2];
  assign io_y_post_3_9 =
    _io_y_post_3_9_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_9_rounded_T[9:2];
  assign io_y_post_3_10 =
    _io_y_post_3_10_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_10_rounded_T[9:2];
  assign io_y_post_3_11 =
    _io_y_post_3_11_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_11_rounded_T[9:2];
  assign io_y_post_3_12 =
    _io_y_post_3_12_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_12_rounded_T[9:2];
  assign io_y_post_3_13 =
    _io_y_post_3_13_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_13_rounded_T[9:2];
  assign io_y_post_3_14 =
    _io_y_post_3_14_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_14_rounded_T[9:2];
  assign io_y_post_3_15 =
    _io_y_post_3_15_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_15_rounded_T[9:2];
  assign io_y_post_3_16 =
    _io_y_post_3_16_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_16_rounded_T[9:2];
  assign io_y_post_3_17 =
    _io_y_post_3_17_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_17_rounded_T[9:2];
  assign io_y_post_3_18 =
    _io_y_post_3_18_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_18_rounded_T[9:2];
  assign io_y_post_3_19 =
    _io_y_post_3_19_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_19_rounded_T[9:2];
  assign io_y_post_3_20 =
    _io_y_post_3_20_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_20_rounded_T[9:2];
  assign io_y_post_3_21 =
    _io_y_post_3_21_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_21_rounded_T[9:2];
  assign io_y_post_3_22 =
    _io_y_post_3_22_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_22_rounded_T[9:2];
  assign io_y_post_3_23 =
    _io_y_post_3_23_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_23_rounded_T[9:2];
  assign io_y_post_3_24 =
    _io_y_post_3_24_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_24_rounded_T[9:2];
  assign io_y_post_3_25 =
    _io_y_post_3_25_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_25_rounded_T[9:2];
  assign io_y_post_3_26 =
    _io_y_post_3_26_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_26_rounded_T[9:2];
  assign io_y_post_3_27 =
    _io_y_post_3_27_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_27_rounded_T[9:2];
  assign io_y_post_3_28 =
    _io_y_post_3_28_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_28_rounded_T[9:2];
  assign io_y_post_3_29 =
    _io_y_post_3_29_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_29_rounded_T[9:2];
  assign io_y_post_3_30 =
    _io_y_post_3_30_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_30_rounded_T[9:2];
  assign io_y_post_3_31 =
    _io_y_post_3_31_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_31_rounded_T[9:2];
  assign io_y_post_3_32 =
    _io_y_post_3_32_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_32_rounded_T[9:2];
  assign io_y_post_3_33 =
    _io_y_post_3_33_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_33_rounded_T[9:2];
  assign io_y_post_3_34 =
    _io_y_post_3_34_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_34_rounded_T[9:2];
  assign io_y_post_3_35 =
    _io_y_post_3_35_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_3_35_rounded_T[9:2];
  assign io_y_post_4_0 =
    _io_y_post_4_0_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_0_rounded_T[9:2];
  assign io_y_post_4_1 =
    _io_y_post_4_1_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_1_rounded_T[9:2];
  assign io_y_post_4_2 =
    _io_y_post_4_2_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_2_rounded_T[9:2];
  assign io_y_post_4_3 =
    _io_y_post_4_3_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_3_rounded_T[9:2];
  assign io_y_post_4_4 =
    _io_y_post_4_4_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_4_rounded_T[9:2];
  assign io_y_post_4_5 =
    _io_y_post_4_5_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_5_rounded_T[9:2];
  assign io_y_post_4_6 =
    _io_y_post_4_6_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_6_rounded_T[9:2];
  assign io_y_post_4_7 =
    _io_y_post_4_7_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_7_rounded_T[9:2];
  assign io_y_post_4_8 =
    _io_y_post_4_8_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_8_rounded_T[9:2];
  assign io_y_post_4_9 =
    _io_y_post_4_9_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_9_rounded_T[9:2];
  assign io_y_post_4_10 =
    _io_y_post_4_10_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_10_rounded_T[9:2];
  assign io_y_post_4_11 =
    _io_y_post_4_11_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_11_rounded_T[9:2];
  assign io_y_post_4_12 =
    _io_y_post_4_12_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_12_rounded_T[9:2];
  assign io_y_post_4_13 =
    _io_y_post_4_13_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_13_rounded_T[9:2];
  assign io_y_post_4_14 =
    _io_y_post_4_14_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_14_rounded_T[9:2];
  assign io_y_post_4_15 =
    _io_y_post_4_15_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_15_rounded_T[9:2];
  assign io_y_post_4_16 =
    _io_y_post_4_16_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_16_rounded_T[9:2];
  assign io_y_post_4_17 =
    _io_y_post_4_17_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_17_rounded_T[9:2];
  assign io_y_post_4_18 =
    _io_y_post_4_18_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_18_rounded_T[9:2];
  assign io_y_post_4_19 =
    _io_y_post_4_19_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_19_rounded_T[9:2];
  assign io_y_post_4_20 =
    _io_y_post_4_20_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_20_rounded_T[9:2];
  assign io_y_post_4_21 =
    _io_y_post_4_21_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_21_rounded_T[9:2];
  assign io_y_post_4_22 =
    _io_y_post_4_22_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_22_rounded_T[9:2];
  assign io_y_post_4_23 =
    _io_y_post_4_23_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_23_rounded_T[9:2];
  assign io_y_post_4_24 =
    _io_y_post_4_24_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_24_rounded_T[9:2];
  assign io_y_post_4_25 =
    _io_y_post_4_25_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_25_rounded_T[9:2];
  assign io_y_post_4_26 =
    _io_y_post_4_26_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_26_rounded_T[9:2];
  assign io_y_post_4_27 =
    _io_y_post_4_27_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_27_rounded_T[9:2];
  assign io_y_post_4_28 =
    _io_y_post_4_28_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_28_rounded_T[9:2];
  assign io_y_post_4_29 =
    _io_y_post_4_29_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_29_rounded_T[9:2];
  assign io_y_post_4_30 =
    _io_y_post_4_30_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_30_rounded_T[9:2];
  assign io_y_post_4_31 =
    _io_y_post_4_31_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_31_rounded_T[9:2];
  assign io_y_post_4_32 =
    _io_y_post_4_32_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_32_rounded_T[9:2];
  assign io_y_post_4_33 =
    _io_y_post_4_33_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_33_rounded_T[9:2];
  assign io_y_post_4_34 =
    _io_y_post_4_34_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_34_rounded_T[9:2];
  assign io_y_post_4_35 =
    _io_y_post_4_35_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_4_35_rounded_T[9:2];
  assign io_y_post_5_0 =
    _io_y_post_5_0_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_0_rounded_T[9:2];
  assign io_y_post_5_1 =
    _io_y_post_5_1_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_1_rounded_T[9:2];
  assign io_y_post_5_2 =
    _io_y_post_5_2_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_2_rounded_T[9:2];
  assign io_y_post_5_3 =
    _io_y_post_5_3_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_3_rounded_T[9:2];
  assign io_y_post_5_4 =
    _io_y_post_5_4_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_4_rounded_T[9:2];
  assign io_y_post_5_5 =
    _io_y_post_5_5_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_5_rounded_T[9:2];
  assign io_y_post_5_6 =
    _io_y_post_5_6_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_6_rounded_T[9:2];
  assign io_y_post_5_7 =
    _io_y_post_5_7_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_7_rounded_T[9:2];
  assign io_y_post_5_8 =
    _io_y_post_5_8_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_8_rounded_T[9:2];
  assign io_y_post_5_9 =
    _io_y_post_5_9_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_9_rounded_T[9:2];
  assign io_y_post_5_10 =
    _io_y_post_5_10_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_10_rounded_T[9:2];
  assign io_y_post_5_11 =
    _io_y_post_5_11_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_11_rounded_T[9:2];
  assign io_y_post_5_12 =
    _io_y_post_5_12_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_12_rounded_T[9:2];
  assign io_y_post_5_13 =
    _io_y_post_5_13_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_13_rounded_T[9:2];
  assign io_y_post_5_14 =
    _io_y_post_5_14_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_14_rounded_T[9:2];
  assign io_y_post_5_15 =
    _io_y_post_5_15_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_15_rounded_T[9:2];
  assign io_y_post_5_16 =
    _io_y_post_5_16_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_16_rounded_T[9:2];
  assign io_y_post_5_17 =
    _io_y_post_5_17_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_17_rounded_T[9:2];
  assign io_y_post_5_18 =
    _io_y_post_5_18_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_18_rounded_T[9:2];
  assign io_y_post_5_19 =
    _io_y_post_5_19_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_19_rounded_T[9:2];
  assign io_y_post_5_20 =
    _io_y_post_5_20_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_20_rounded_T[9:2];
  assign io_y_post_5_21 =
    _io_y_post_5_21_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_21_rounded_T[9:2];
  assign io_y_post_5_22 =
    _io_y_post_5_22_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_22_rounded_T[9:2];
  assign io_y_post_5_23 =
    _io_y_post_5_23_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_23_rounded_T[9:2];
  assign io_y_post_5_24 =
    _io_y_post_5_24_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_24_rounded_T[9:2];
  assign io_y_post_5_25 =
    _io_y_post_5_25_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_25_rounded_T[9:2];
  assign io_y_post_5_26 =
    _io_y_post_5_26_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_26_rounded_T[9:2];
  assign io_y_post_5_27 =
    _io_y_post_5_27_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_27_rounded_T[9:2];
  assign io_y_post_5_28 =
    _io_y_post_5_28_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_28_rounded_T[9:2];
  assign io_y_post_5_29 =
    _io_y_post_5_29_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_29_rounded_T[9:2];
  assign io_y_post_5_30 =
    _io_y_post_5_30_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_30_rounded_T[9:2];
  assign io_y_post_5_31 =
    _io_y_post_5_31_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_31_rounded_T[9:2];
  assign io_y_post_5_32 =
    _io_y_post_5_32_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_32_rounded_T[9:2];
  assign io_y_post_5_33 =
    _io_y_post_5_33_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_33_rounded_T[9:2];
  assign io_y_post_5_34 =
    _io_y_post_5_34_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_34_rounded_T[9:2];
  assign io_y_post_5_35 =
    _io_y_post_5_35_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_5_35_rounded_T[9:2];
  assign io_y_post_6_0 =
    _io_y_post_6_0_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_0_rounded_T[9:2];
  assign io_y_post_6_1 =
    _io_y_post_6_1_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_1_rounded_T[9:2];
  assign io_y_post_6_2 =
    _io_y_post_6_2_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_2_rounded_T[9:2];
  assign io_y_post_6_3 =
    _io_y_post_6_3_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_3_rounded_T[9:2];
  assign io_y_post_6_4 =
    _io_y_post_6_4_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_4_rounded_T[9:2];
  assign io_y_post_6_5 =
    _io_y_post_6_5_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_5_rounded_T[9:2];
  assign io_y_post_6_6 =
    _io_y_post_6_6_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_6_rounded_T[9:2];
  assign io_y_post_6_7 =
    _io_y_post_6_7_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_7_rounded_T[9:2];
  assign io_y_post_6_8 =
    _io_y_post_6_8_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_8_rounded_T[9:2];
  assign io_y_post_6_9 =
    _io_y_post_6_9_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_9_rounded_T[9:2];
  assign io_y_post_6_10 =
    _io_y_post_6_10_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_10_rounded_T[9:2];
  assign io_y_post_6_11 =
    _io_y_post_6_11_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_11_rounded_T[9:2];
  assign io_y_post_6_12 =
    _io_y_post_6_12_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_12_rounded_T[9:2];
  assign io_y_post_6_13 =
    _io_y_post_6_13_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_13_rounded_T[9:2];
  assign io_y_post_6_14 =
    _io_y_post_6_14_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_14_rounded_T[9:2];
  assign io_y_post_6_15 =
    _io_y_post_6_15_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_15_rounded_T[9:2];
  assign io_y_post_6_16 =
    _io_y_post_6_16_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_16_rounded_T[9:2];
  assign io_y_post_6_17 =
    _io_y_post_6_17_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_17_rounded_T[9:2];
  assign io_y_post_6_18 =
    _io_y_post_6_18_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_18_rounded_T[9:2];
  assign io_y_post_6_19 =
    _io_y_post_6_19_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_19_rounded_T[9:2];
  assign io_y_post_6_20 =
    _io_y_post_6_20_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_20_rounded_T[9:2];
  assign io_y_post_6_21 =
    _io_y_post_6_21_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_21_rounded_T[9:2];
  assign io_y_post_6_22 =
    _io_y_post_6_22_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_22_rounded_T[9:2];
  assign io_y_post_6_23 =
    _io_y_post_6_23_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_23_rounded_T[9:2];
  assign io_y_post_6_24 =
    _io_y_post_6_24_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_24_rounded_T[9:2];
  assign io_y_post_6_25 =
    _io_y_post_6_25_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_25_rounded_T[9:2];
  assign io_y_post_6_26 =
    _io_y_post_6_26_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_26_rounded_T[9:2];
  assign io_y_post_6_27 =
    _io_y_post_6_27_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_27_rounded_T[9:2];
  assign io_y_post_6_28 =
    _io_y_post_6_28_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_28_rounded_T[9:2];
  assign io_y_post_6_29 =
    _io_y_post_6_29_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_29_rounded_T[9:2];
  assign io_y_post_6_30 =
    _io_y_post_6_30_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_30_rounded_T[9:2];
  assign io_y_post_6_31 =
    _io_y_post_6_31_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_31_rounded_T[9:2];
  assign io_y_post_6_32 =
    _io_y_post_6_32_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_32_rounded_T[9:2];
  assign io_y_post_6_33 =
    _io_y_post_6_33_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_33_rounded_T[9:2];
  assign io_y_post_6_34 =
    _io_y_post_6_34_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_34_rounded_T[9:2];
  assign io_y_post_6_35 =
    _io_y_post_6_35_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_6_35_rounded_T[9:2];
  assign io_y_post_7_0 =
    _io_y_post_7_0_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_0_rounded_T[9:2];
  assign io_y_post_7_1 =
    _io_y_post_7_1_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_1_rounded_T[9:2];
  assign io_y_post_7_2 =
    _io_y_post_7_2_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_2_rounded_T[9:2];
  assign io_y_post_7_3 =
    _io_y_post_7_3_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_3_rounded_T[9:2];
  assign io_y_post_7_4 =
    _io_y_post_7_4_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_4_rounded_T[9:2];
  assign io_y_post_7_5 =
    _io_y_post_7_5_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_5_rounded_T[9:2];
  assign io_y_post_7_6 =
    _io_y_post_7_6_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_6_rounded_T[9:2];
  assign io_y_post_7_7 =
    _io_y_post_7_7_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_7_rounded_T[9:2];
  assign io_y_post_7_8 =
    _io_y_post_7_8_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_8_rounded_T[9:2];
  assign io_y_post_7_9 =
    _io_y_post_7_9_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_9_rounded_T[9:2];
  assign io_y_post_7_10 =
    _io_y_post_7_10_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_10_rounded_T[9:2];
  assign io_y_post_7_11 =
    _io_y_post_7_11_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_11_rounded_T[9:2];
  assign io_y_post_7_12 =
    _io_y_post_7_12_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_12_rounded_T[9:2];
  assign io_y_post_7_13 =
    _io_y_post_7_13_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_13_rounded_T[9:2];
  assign io_y_post_7_14 =
    _io_y_post_7_14_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_14_rounded_T[9:2];
  assign io_y_post_7_15 =
    _io_y_post_7_15_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_15_rounded_T[9:2];
  assign io_y_post_7_16 =
    _io_y_post_7_16_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_16_rounded_T[9:2];
  assign io_y_post_7_17 =
    _io_y_post_7_17_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_17_rounded_T[9:2];
  assign io_y_post_7_18 =
    _io_y_post_7_18_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_18_rounded_T[9:2];
  assign io_y_post_7_19 =
    _io_y_post_7_19_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_19_rounded_T[9:2];
  assign io_y_post_7_20 =
    _io_y_post_7_20_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_20_rounded_T[9:2];
  assign io_y_post_7_21 =
    _io_y_post_7_21_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_21_rounded_T[9:2];
  assign io_y_post_7_22 =
    _io_y_post_7_22_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_22_rounded_T[9:2];
  assign io_y_post_7_23 =
    _io_y_post_7_23_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_23_rounded_T[9:2];
  assign io_y_post_7_24 =
    _io_y_post_7_24_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_24_rounded_T[9:2];
  assign io_y_post_7_25 =
    _io_y_post_7_25_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_25_rounded_T[9:2];
  assign io_y_post_7_26 =
    _io_y_post_7_26_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_26_rounded_T[9:2];
  assign io_y_post_7_27 =
    _io_y_post_7_27_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_27_rounded_T[9:2];
  assign io_y_post_7_28 =
    _io_y_post_7_28_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_28_rounded_T[9:2];
  assign io_y_post_7_29 =
    _io_y_post_7_29_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_29_rounded_T[9:2];
  assign io_y_post_7_30 =
    _io_y_post_7_30_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_30_rounded_T[9:2];
  assign io_y_post_7_31 =
    _io_y_post_7_31_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_31_rounded_T[9:2];
  assign io_y_post_7_32 =
    _io_y_post_7_32_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_32_rounded_T[9:2];
  assign io_y_post_7_33 =
    _io_y_post_7_33_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_33_rounded_T[9:2];
  assign io_y_post_7_34 =
    _io_y_post_7_34_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_34_rounded_T[9:2];
  assign io_y_post_7_35 =
    _io_y_post_7_35_rounded_T[32:2] > 31'hFE ? 8'hFF : _io_y_post_7_35_rounded_T[9:2];
  assign io_done = doneReg;
endmodule

