|part1
CLOCK_50 => CLOCK_50.IN3
CLOCK_27 => CLOCK_27.IN1
KEY[0] => reset.IN3
I2C_SCLK <= audio_and_video_config:cfg.port3
I2C_SDAT <> audio_and_video_config:cfg.port2
AUD_XCK <= clock_generator:my_clock_gen.port2
AUD_DACLRCK => AUD_DACLRCK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_DACDAT <= audio_codec:codec.port14


|part1|clock_generator:my_clock_gen
CLOCK_27 => CLOCK_27.IN1
reset => reset.IN1
AUD_XCK <= altpll:DE_Clock_Generator_Audio.clk


|part1|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|part1|audio_and_video_config:cfg
clk => clk.IN3
reset => reset.IN3
I2C_SDAT <> Altera_UP_I2C:I2C_Controller.i2c_sdata
I2C_SCLK <= Altera_UP_I2C:I2C_Controller.i2c_sclk


|part1|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
new_clk <= new_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rising_edge <= rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_high_level <= middle_of_high_level~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_low_level <= middle_of_low_level~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
clk => rom_address_counter[0].CLK
clk => rom_address_counter[1].CLK
clk => rom_address_counter[2].CLK
clk => rom_address_counter[3].CLK
clk => rom_address_counter[4].CLK
clk => rom_address_counter[5].CLK
clk => auto_init_error~reg0.CLK
clk => send_stop_bit~reg0.CLK
clk => send_start_bit~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => s_i2c_auto_init~1.DATAIN
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => send_start_bit.OUTPUTSELECT
reset => send_stop_bit.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always6.IN0
transfer_complete => transfer_data.OUTPUTSELECT
transfer_complete => send_start_bit.OUTPUTSELECT
transfer_complete => send_stop_bit.OUTPUTSELECT
transfer_complete => change_state.IN1
transfer_complete => Selector3.IN3
transfer_complete => Selector5.IN3
transfer_complete => Selector4.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_data <= transfer_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_start_bit <= send_start_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_stop_bit <= send_stop_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_complete <= auto_init_complete.DB_MAX_OUTPUT_PORT_TYPE
auto_init_error <= auto_init_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
clk => current_byte[0].CLK
clk => current_byte[1].CLK
clk => current_byte[2].CLK
clk => current_byte[3].CLK
clk => current_byte[4].CLK
clk => current_byte[5].CLK
clk => current_byte[6].CLK
clk => current_byte[7].CLK
clk => current_bit[0].CLK
clk => current_bit[1].CLK
clk => current_bit[2].CLK
clk => data_from_i2c[0]~reg0.CLK
clk => data_from_i2c[1]~reg0.CLK
clk => data_from_i2c[2]~reg0.CLK
clk => data_from_i2c[3]~reg0.CLK
clk => data_from_i2c[4]~reg0.CLK
clk => data_from_i2c[5]~reg0.CLK
clk => data_from_i2c[6]~reg0.CLK
clk => data_from_i2c[7]~reg0.CLK
clk => ack~reg0.CLK
clk => i2c_scen~reg0.CLK
clk => s_i2c_transceiver~1.DATAIN
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => i2c_scen.OUTPUTSELECT
reset => ack.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
clear_ack => ack.OUTPUTSELECT
clk_400KHz => i2c_sclk.DATAIN
clk_400KHz => always1.IN0
start_and_stop_en => always3.IN0
start_and_stop_en => always4.IN0
start_and_stop_en => Selector2.IN4
start_and_stop_en => Selector6.IN3
start_and_stop_en => Selector5.IN2
start_and_stop_en => Selector1.IN2
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => always1.IN1
change_output_bit_en => always2.IN0
change_output_bit_en => always5.IN0
change_output_bit_en => Selector6.IN4
change_output_bit_en => Selector4.IN2
change_output_bit_en => Selector2.IN2
send_start_bit => always1.IN1
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.DATAA
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.DATAA
data_in[0] => current_byte.DATAB
data_in[1] => current_byte.DATAB
data_in[2] => current_byte.DATAB
data_in[3] => current_byte.DATAB
data_in[4] => current_byte.DATAB
data_in[5] => current_byte.DATAB
data_in[6] => current_byte.DATAB
data_in[7] => current_byte.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => Selector6.IN5
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => Selector0.IN2
read_byte => i2c_sdata.IN0
read_byte => i2c_sdata.IN0
num_bits_to_transfer[0] => current_bit.DATAB
num_bits_to_transfer[1] => current_bit.DATAB
num_bits_to_transfer[2] => current_bit.DATAB
i2c_sdata <> i2c_sdata
i2c_sclk <= clk_400KHz.DB_MAX_OUTPUT_PORT_TYPE
i2c_scen <= i2c_scen~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_clk <= enable_clk.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[0] <= data_from_i2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[1] <= data_from_i2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[2] <= data_from_i2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[3] <= data_from_i2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[4] <= data_from_i2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[5] <= data_from_i2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[6] <= data_from_i2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[7] <= data_from_i2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete.DB_MAX_OUTPUT_PORT_TYPE


|part1|my_circuit:mc
clk => clk.IN4
read_ready => read_ready.IN2
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => sum_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => writedata_left.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => sum_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => writedata_right.OUTPUTSELECT
write_ready => write.DATAIN
readdata_left[0] => readdata_left[0].IN1
readdata_left[1] => readdata_left[1].IN1
readdata_left[2] => readdata_left[2].IN1
readdata_left[3] => readdata_left[3].IN1
readdata_left[4] => readdata_left[4].IN1
readdata_left[5] => readdata_left[5].IN1
readdata_left[6] => readdata_left[6].IN1
readdata_left[7] => readdata_left[7].IN1
readdata_left[8] => readdata_left[8].IN1
readdata_left[9] => readdata_left[9].IN1
readdata_left[10] => readdata_left[10].IN1
readdata_left[11] => readdata_left[11].IN1
readdata_left[12] => readdata_left[12].IN1
readdata_left[13] => readdata_left[13].IN1
readdata_left[14] => readdata_left[14].IN1
readdata_left[15] => readdata_left[15].IN1
readdata_left[16] => readdata_left[16].IN1
readdata_left[17] => readdata_left[17].IN1
readdata_left[18] => readdata_left[18].IN1
readdata_left[19] => readdata_left[19].IN1
readdata_left[20] => readdata_left[20].IN1
readdata_left[21] => readdata_left[21].IN1
readdata_left[22] => readdata_left[22].IN1
readdata_left[23] => readdata_left[23].IN1
readdata_right[0] => readdata_right[0].IN1
readdata_right[1] => readdata_right[1].IN1
readdata_right[2] => readdata_right[2].IN1
readdata_right[3] => readdata_right[3].IN1
readdata_right[4] => readdata_right[4].IN1
readdata_right[5] => readdata_right[5].IN1
readdata_right[6] => readdata_right[6].IN1
readdata_right[7] => readdata_right[7].IN1
readdata_right[8] => readdata_right[8].IN1
readdata_right[9] => readdata_right[9].IN1
readdata_right[10] => readdata_right[10].IN1
readdata_right[11] => readdata_right[11].IN1
readdata_right[12] => readdata_right[12].IN1
readdata_right[13] => readdata_right[13].IN1
readdata_right[14] => readdata_right[14].IN1
readdata_right[15] => readdata_right[15].IN1
readdata_right[16] => readdata_right[16].IN1
readdata_right[17] => readdata_right[17].IN1
readdata_right[18] => readdata_right[18].IN1
readdata_right[19] => readdata_right[19].IN1
readdata_right[20] => readdata_right[20].IN1
readdata_right[21] => readdata_right[21].IN1
readdata_right[22] => readdata_right[22].IN1
readdata_right[23] => readdata_right[23].IN1
read <= read_ready.DB_MAX_OUTPUT_PORT_TYPE
write <= write_ready.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[0] <= writedata_left[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[1] <= writedata_left[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[2] <= writedata_left[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[3] <= writedata_left[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[4] <= writedata_left[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[5] <= writedata_left[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[6] <= writedata_left[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[7] <= writedata_left[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[8] <= writedata_left[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[9] <= writedata_left[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[10] <= writedata_left[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[11] <= writedata_left[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[12] <= writedata_left[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[13] <= writedata_left[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[14] <= writedata_left[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[15] <= writedata_left[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[16] <= writedata_left[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[17] <= writedata_left[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[18] <= writedata_left[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[19] <= writedata_left[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[20] <= writedata_left[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[21] <= writedata_left[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[22] <= writedata_left[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_left[23] <= writedata_left[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[0] <= writedata_right[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[1] <= writedata_right[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[2] <= writedata_right[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[3] <= writedata_right[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[4] <= writedata_right[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[5] <= writedata_right[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[6] <= writedata_right[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[7] <= writedata_right[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[8] <= writedata_right[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[9] <= writedata_right[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[10] <= writedata_right[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[11] <= writedata_right[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[12] <= writedata_right[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[13] <= writedata_right[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[14] <= writedata_right[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[15] <= writedata_right[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[16] <= writedata_right[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[17] <= writedata_right[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[18] <= writedata_right[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[19] <= writedata_right[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[20] <= writedata_right[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[21] <= writedata_right[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[22] <= writedata_right[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata_right[23] <= writedata_right[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|my_circuit:mc|average_filter_32:afl
clk => acc[0].CLK
clk => acc[1].CLK
clk => acc[2].CLK
clk => acc[3].CLK
clk => acc[4].CLK
clk => acc[5].CLK
clk => acc[6].CLK
clk => acc[7].CLK
clk => acc[8].CLK
clk => acc[9].CLK
clk => acc[10].CLK
clk => acc[11].CLK
clk => acc[12].CLK
clk => acc[13].CLK
clk => acc[14].CLK
clk => acc[15].CLK
clk => acc[16].CLK
clk => acc[17].CLK
clk => acc[18].CLK
clk => acc[19].CLK
clk => acc[20].CLK
clk => acc[21].CLK
clk => acc[22].CLK
clk => acc[23].CLK
clk => acc[24].CLK
clk => acc[25].CLK
clk => acc[26].CLK
clk => result[0]~reg0.CLK
clk => result[1]~reg0.CLK
clk => result[2]~reg0.CLK
clk => result[3]~reg0.CLK
clk => result[4]~reg0.CLK
clk => result[5]~reg0.CLK
clk => result[6]~reg0.CLK
clk => result[7]~reg0.CLK
clk => result[8]~reg0.CLK
clk => result[9]~reg0.CLK
clk => result[10]~reg0.CLK
clk => result[11]~reg0.CLK
clk => result[12]~reg0.CLK
clk => result[13]~reg0.CLK
clk => result[14]~reg0.CLK
clk => result[15]~reg0.CLK
clk => result[16]~reg0.CLK
clk => result[17]~reg0.CLK
clk => result[18]~reg0.CLK
clk => result[19]~reg0.CLK
clk => result[20]~reg0.CLK
clk => result[21]~reg0.CLK
clk => result[22]~reg0.CLK
clk => result[23]~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => fifo[0].CLK
clk => fifo[1].CLK
clk => fifo[2].CLK
clk => fifo[3].CLK
clk => fifo[4].CLK
clk => fifo[5].CLK
clk => fifo[6].CLK
clk => fifo[7].CLK
clk => fifo[8].CLK
clk => fifo[9].CLK
clk => fifo[10].CLK
clk => fifo[11].CLK
clk => fifo[12].CLK
clk => fifo[13].CLK
clk => fifo[14].CLK
clk => fifo[15].CLK
clk => fifo[16].CLK
clk => fifo[17].CLK
clk => fifo[18].CLK
clk => fifo[19].CLK
clk => fifo[20].CLK
clk => fifo[21].CLK
clk => fifo[22].CLK
clk => fifo[23].CLK
clk => fifo[24].CLK
clk => fifo[25].CLK
clk => fifo[26].CLK
clk => fifo[27].CLK
clk => fifo[28].CLK
clk => fifo[29].CLK
clk => fifo[30].CLK
clk => fifo[31].CLK
clk => fifo[32].CLK
clk => fifo[33].CLK
clk => fifo[34].CLK
clk => fifo[35].CLK
clk => fifo[36].CLK
clk => fifo[37].CLK
clk => fifo[38].CLK
clk => fifo[39].CLK
clk => fifo[40].CLK
clk => fifo[41].CLK
clk => fifo[42].CLK
clk => fifo[43].CLK
clk => fifo[44].CLK
clk => fifo[45].CLK
clk => fifo[46].CLK
clk => fifo[47].CLK
clk => fifo[48].CLK
clk => fifo[49].CLK
clk => fifo[50].CLK
clk => fifo[51].CLK
clk => fifo[52].CLK
clk => fifo[53].CLK
clk => fifo[54].CLK
clk => fifo[55].CLK
clk => fifo[56].CLK
clk => fifo[57].CLK
clk => fifo[58].CLK
clk => fifo[59].CLK
clk => fifo[60].CLK
clk => fifo[61].CLK
clk => fifo[62].CLK
clk => fifo[63].CLK
clk => fifo[64].CLK
clk => fifo[65].CLK
clk => fifo[66].CLK
clk => fifo[67].CLK
clk => fifo[68].CLK
clk => fifo[69].CLK
clk => fifo[70].CLK
clk => fifo[71].CLK
clk => fifo[72].CLK
clk => fifo[73].CLK
clk => fifo[74].CLK
clk => fifo[75].CLK
clk => fifo[76].CLK
clk => fifo[77].CLK
clk => fifo[78].CLK
clk => fifo[79].CLK
clk => fifo[80].CLK
clk => fifo[81].CLK
clk => fifo[82].CLK
clk => fifo[83].CLK
clk => fifo[84].CLK
clk => fifo[85].CLK
clk => fifo[86].CLK
clk => fifo[87].CLK
clk => fifo[88].CLK
clk => fifo[89].CLK
clk => fifo[90].CLK
clk => fifo[91].CLK
clk => fifo[92].CLK
clk => fifo[93].CLK
clk => fifo[94].CLK
clk => fifo[95].CLK
clk => fifo[96].CLK
clk => fifo[97].CLK
clk => fifo[98].CLK
clk => fifo[99].CLK
clk => fifo[100].CLK
clk => fifo[101].CLK
clk => fifo[102].CLK
clk => fifo[103].CLK
clk => fifo[104].CLK
clk => fifo[105].CLK
clk => fifo[106].CLK
clk => fifo[107].CLK
clk => fifo[108].CLK
clk => fifo[109].CLK
clk => fifo[110].CLK
clk => fifo[111].CLK
clk => fifo[112].CLK
clk => fifo[113].CLK
clk => fifo[114].CLK
clk => fifo[115].CLK
clk => fifo[116].CLK
clk => fifo[117].CLK
clk => fifo[118].CLK
clk => fifo[119].CLK
clk => fifo[120].CLK
clk => fifo[121].CLK
clk => fifo[122].CLK
clk => fifo[123].CLK
clk => fifo[124].CLK
clk => fifo[125].CLK
clk => fifo[126].CLK
clk => fifo[127].CLK
clk => fifo[128].CLK
clk => fifo[129].CLK
clk => fifo[130].CLK
clk => fifo[131].CLK
clk => fifo[132].CLK
clk => fifo[133].CLK
clk => fifo[134].CLK
clk => fifo[135].CLK
clk => fifo[136].CLK
clk => fifo[137].CLK
clk => fifo[138].CLK
clk => fifo[139].CLK
clk => fifo[140].CLK
clk => fifo[141].CLK
clk => fifo[142].CLK
clk => fifo[143].CLK
clk => fifo[144].CLK
clk => fifo[145].CLK
clk => fifo[146].CLK
clk => fifo[147].CLK
clk => fifo[148].CLK
clk => fifo[149].CLK
clk => fifo[150].CLK
clk => fifo[151].CLK
clk => fifo[152].CLK
clk => fifo[153].CLK
clk => fifo[154].CLK
clk => fifo[155].CLK
clk => fifo[156].CLK
clk => fifo[157].CLK
clk => fifo[158].CLK
clk => fifo[159].CLK
clk => fifo[160].CLK
clk => fifo[161].CLK
clk => fifo[162].CLK
clk => fifo[163].CLK
clk => fifo[164].CLK
clk => fifo[165].CLK
clk => fifo[166].CLK
clk => fifo[167].CLK
clk => fifo[168].CLK
clk => fifo[169].CLK
clk => fifo[170].CLK
clk => fifo[171].CLK
clk => fifo[172].CLK
clk => fifo[173].CLK
clk => fifo[174].CLK
clk => fifo[175].CLK
clk => fifo[176].CLK
clk => fifo[177].CLK
clk => fifo[178].CLK
clk => fifo[179].CLK
clk => fifo[180].CLK
clk => fifo[181].CLK
clk => fifo[182].CLK
clk => fifo[183].CLK
clk => fifo[184].CLK
clk => fifo[185].CLK
clk => fifo[186].CLK
clk => fifo[187].CLK
clk => fifo[188].CLK
clk => fifo[189].CLK
clk => fifo[190].CLK
clk => fifo[191].CLK
clk => fifo[192].CLK
clk => fifo[193].CLK
clk => fifo[194].CLK
clk => fifo[195].CLK
clk => fifo[196].CLK
clk => fifo[197].CLK
clk => fifo[198].CLK
clk => fifo[199].CLK
clk => fifo[200].CLK
clk => fifo[201].CLK
clk => fifo[202].CLK
clk => fifo[203].CLK
clk => fifo[204].CLK
clk => fifo[205].CLK
clk => fifo[206].CLK
clk => fifo[207].CLK
clk => fifo[208].CLK
clk => fifo[209].CLK
clk => fifo[210].CLK
clk => fifo[211].CLK
clk => fifo[212].CLK
clk => fifo[213].CLK
clk => fifo[214].CLK
clk => fifo[215].CLK
clk => fifo[216].CLK
clk => fifo[217].CLK
clk => fifo[218].CLK
clk => fifo[219].CLK
clk => fifo[220].CLK
clk => fifo[221].CLK
clk => fifo[222].CLK
clk => fifo[223].CLK
clk => fifo[224].CLK
clk => fifo[225].CLK
clk => fifo[226].CLK
clk => fifo[227].CLK
clk => fifo[228].CLK
clk => fifo[229].CLK
clk => fifo[230].CLK
clk => fifo[231].CLK
clk => fifo[232].CLK
clk => fifo[233].CLK
clk => fifo[234].CLK
clk => fifo[235].CLK
clk => fifo[236].CLK
clk => fifo[237].CLK
clk => fifo[238].CLK
clk => fifo[239].CLK
clk => fifo[240].CLK
clk => fifo[241].CLK
clk => fifo[242].CLK
clk => fifo[243].CLK
clk => fifo[244].CLK
clk => fifo[245].CLK
clk => fifo[246].CLK
clk => fifo[247].CLK
clk => fifo[248].CLK
clk => fifo[249].CLK
clk => fifo[250].CLK
clk => fifo[251].CLK
clk => fifo[252].CLK
clk => fifo[253].CLK
clk => fifo[254].CLK
clk => fifo[255].CLK
clk => fifo[256].CLK
clk => fifo[257].CLK
clk => fifo[258].CLK
clk => fifo[259].CLK
clk => fifo[260].CLK
clk => fifo[261].CLK
clk => fifo[262].CLK
clk => fifo[263].CLK
clk => fifo[264].CLK
clk => fifo[265].CLK
clk => fifo[266].CLK
clk => fifo[267].CLK
clk => fifo[268].CLK
clk => fifo[269].CLK
clk => fifo[270].CLK
clk => fifo[271].CLK
clk => fifo[272].CLK
clk => fifo[273].CLK
clk => fifo[274].CLK
clk => fifo[275].CLK
clk => fifo[276].CLK
clk => fifo[277].CLK
clk => fifo[278].CLK
clk => fifo[279].CLK
clk => fifo[280].CLK
clk => fifo[281].CLK
clk => fifo[282].CLK
clk => fifo[283].CLK
clk => fifo[284].CLK
clk => fifo[285].CLK
clk => fifo[286].CLK
clk => fifo[287].CLK
clk => fifo[288].CLK
clk => fifo[289].CLK
clk => fifo[290].CLK
clk => fifo[291].CLK
clk => fifo[292].CLK
clk => fifo[293].CLK
clk => fifo[294].CLK
clk => fifo[295].CLK
clk => fifo[296].CLK
clk => fifo[297].CLK
clk => fifo[298].CLK
clk => fifo[299].CLK
clk => fifo[300].CLK
clk => fifo[301].CLK
clk => fifo[302].CLK
clk => fifo[303].CLK
clk => fifo[304].CLK
clk => fifo[305].CLK
clk => fifo[306].CLK
clk => fifo[307].CLK
clk => fifo[308].CLK
clk => fifo[309].CLK
clk => fifo[310].CLK
clk => fifo[311].CLK
clk => fifo[312].CLK
clk => fifo[313].CLK
clk => fifo[314].CLK
clk => fifo[315].CLK
clk => fifo[316].CLK
clk => fifo[317].CLK
clk => fifo[318].CLK
clk => fifo[319].CLK
clk => fifo[320].CLK
clk => fifo[321].CLK
clk => fifo[322].CLK
clk => fifo[323].CLK
clk => fifo[324].CLK
clk => fifo[325].CLK
clk => fifo[326].CLK
clk => fifo[327].CLK
clk => fifo[328].CLK
clk => fifo[329].CLK
clk => fifo[330].CLK
clk => fifo[331].CLK
clk => fifo[332].CLK
clk => fifo[333].CLK
clk => fifo[334].CLK
clk => fifo[335].CLK
clk => fifo[336].CLK
clk => fifo[337].CLK
clk => fifo[338].CLK
clk => fifo[339].CLK
clk => fifo[340].CLK
clk => fifo[341].CLK
clk => fifo[342].CLK
clk => fifo[343].CLK
clk => fifo[344].CLK
clk => fifo[345].CLK
clk => fifo[346].CLK
clk => fifo[347].CLK
clk => fifo[348].CLK
clk => fifo[349].CLK
clk => fifo[350].CLK
clk => fifo[351].CLK
clk => fifo[352].CLK
clk => fifo[353].CLK
clk => fifo[354].CLK
clk => fifo[355].CLK
clk => fifo[356].CLK
clk => fifo[357].CLK
clk => fifo[358].CLK
clk => fifo[359].CLK
clk => fifo[360].CLK
clk => fifo[361].CLK
clk => fifo[362].CLK
clk => fifo[363].CLK
clk => fifo[364].CLK
clk => fifo[365].CLK
clk => fifo[366].CLK
clk => fifo[367].CLK
clk => fifo[368].CLK
clk => fifo[369].CLK
clk => fifo[370].CLK
clk => fifo[371].CLK
clk => fifo[372].CLK
clk => fifo[373].CLK
clk => fifo[374].CLK
clk => fifo[375].CLK
clk => fifo[376].CLK
clk => fifo[377].CLK
clk => fifo[378].CLK
clk => fifo[379].CLK
clk => fifo[380].CLK
clk => fifo[381].CLK
clk => fifo[382].CLK
clk => fifo[383].CLK
clk => fifo[384].CLK
clk => fifo[385].CLK
clk => fifo[386].CLK
clk => fifo[387].CLK
clk => fifo[388].CLK
clk => fifo[389].CLK
clk => fifo[390].CLK
clk => fifo[391].CLK
clk => fifo[392].CLK
clk => fifo[393].CLK
clk => fifo[394].CLK
clk => fifo[395].CLK
clk => fifo[396].CLK
clk => fifo[397].CLK
clk => fifo[398].CLK
clk => fifo[399].CLK
clk => fifo[400].CLK
clk => fifo[401].CLK
clk => fifo[402].CLK
clk => fifo[403].CLK
clk => fifo[404].CLK
clk => fifo[405].CLK
clk => fifo[406].CLK
clk => fifo[407].CLK
clk => fifo[408].CLK
clk => fifo[409].CLK
clk => fifo[410].CLK
clk => fifo[411].CLK
clk => fifo[412].CLK
clk => fifo[413].CLK
clk => fifo[414].CLK
clk => fifo[415].CLK
clk => fifo[416].CLK
clk => fifo[417].CLK
clk => fifo[418].CLK
clk => fifo[419].CLK
clk => fifo[420].CLK
clk => fifo[421].CLK
clk => fifo[422].CLK
clk => fifo[423].CLK
clk => fifo[424].CLK
clk => fifo[425].CLK
clk => fifo[426].CLK
clk => fifo[427].CLK
clk => fifo[428].CLK
clk => fifo[429].CLK
clk => fifo[430].CLK
clk => fifo[431].CLK
clk => fifo[432].CLK
clk => fifo[433].CLK
clk => fifo[434].CLK
clk => fifo[435].CLK
clk => fifo[436].CLK
clk => fifo[437].CLK
clk => fifo[438].CLK
clk => fifo[439].CLK
clk => fifo[440].CLK
clk => fifo[441].CLK
clk => fifo[442].CLK
clk => fifo[443].CLK
clk => fifo[444].CLK
clk => fifo[445].CLK
clk => fifo[446].CLK
clk => fifo[447].CLK
clk => fifo[448].CLK
clk => fifo[449].CLK
clk => fifo[450].CLK
clk => fifo[451].CLK
clk => fifo[452].CLK
clk => fifo[453].CLK
clk => fifo[454].CLK
clk => fifo[455].CLK
clk => fifo[456].CLK
clk => fifo[457].CLK
clk => fifo[458].CLK
clk => fifo[459].CLK
clk => fifo[460].CLK
clk => fifo[461].CLK
clk => fifo[462].CLK
clk => fifo[463].CLK
clk => fifo[464].CLK
clk => fifo[465].CLK
clk => fifo[466].CLK
clk => fifo[467].CLK
clk => fifo[468].CLK
clk => fifo[469].CLK
clk => fifo[470].CLK
clk => fifo[471].CLK
clk => fifo[472].CLK
clk => fifo[473].CLK
clk => fifo[474].CLK
clk => fifo[475].CLK
clk => fifo[476].CLK
clk => fifo[477].CLK
clk => fifo[478].CLK
clk => fifo[479].CLK
clk => fifo[480].CLK
clk => fifo[481].CLK
clk => fifo[482].CLK
clk => fifo[483].CLK
clk => fifo[484].CLK
clk => fifo[485].CLK
clk => fifo[486].CLK
clk => fifo[487].CLK
clk => fifo[488].CLK
clk => fifo[489].CLK
clk => fifo[490].CLK
clk => fifo[491].CLK
clk => fifo[492].CLK
clk => fifo[493].CLK
clk => fifo[494].CLK
clk => fifo[495].CLK
clk => fifo[496].CLK
clk => fifo[497].CLK
clk => fifo[498].CLK
clk => fifo[499].CLK
clk => fifo[500].CLK
clk => fifo[501].CLK
clk => fifo[502].CLK
clk => fifo[503].CLK
clk => fifo[504].CLK
clk => fifo[505].CLK
clk => fifo[506].CLK
clk => fifo[507].CLK
clk => fifo[508].CLK
clk => fifo[509].CLK
clk => fifo[510].CLK
clk => fifo[511].CLK
clk => fifo[512].CLK
clk => fifo[513].CLK
clk => fifo[514].CLK
clk => fifo[515].CLK
clk => fifo[516].CLK
clk => fifo[517].CLK
clk => fifo[518].CLK
clk => fifo[519].CLK
clk => fifo[520].CLK
clk => fifo[521].CLK
clk => fifo[522].CLK
clk => fifo[523].CLK
clk => fifo[524].CLK
clk => fifo[525].CLK
clk => fifo[526].CLK
clk => fifo[527].CLK
clk => fifo[528].CLK
clk => fifo[529].CLK
clk => fifo[530].CLK
clk => fifo[531].CLK
clk => fifo[532].CLK
clk => fifo[533].CLK
clk => fifo[534].CLK
clk => fifo[535].CLK
clk => fifo[536].CLK
clk => fifo[537].CLK
clk => fifo[538].CLK
clk => fifo[539].CLK
clk => fifo[540].CLK
clk => fifo[541].CLK
clk => fifo[542].CLK
clk => fifo[543].CLK
clk => fifo[544].CLK
clk => fifo[545].CLK
clk => fifo[546].CLK
clk => fifo[547].CLK
clk => fifo[548].CLK
clk => fifo[549].CLK
clk => fifo[550].CLK
clk => fifo[551].CLK
clk => fifo[552].CLK
clk => fifo[553].CLK
clk => fifo[554].CLK
clk => fifo[555].CLK
clk => fifo[556].CLK
clk => fifo[557].CLK
clk => fifo[558].CLK
clk => fifo[559].CLK
clk => fifo[560].CLK
clk => fifo[561].CLK
clk => fifo[562].CLK
clk => fifo[563].CLK
clk => fifo[564].CLK
clk => fifo[565].CLK
clk => fifo[566].CLK
clk => fifo[567].CLK
clk => fifo[568].CLK
clk => fifo[569].CLK
clk => fifo[570].CLK
clk => fifo[571].CLK
clk => fifo[572].CLK
clk => fifo[573].CLK
clk => fifo[574].CLK
clk => fifo[575].CLK
clk => fifo[576].CLK
clk => fifo[577].CLK
clk => fifo[578].CLK
clk => fifo[579].CLK
clk => fifo[580].CLK
clk => fifo[581].CLK
clk => fifo[582].CLK
clk => fifo[583].CLK
clk => fifo[584].CLK
clk => fifo[585].CLK
clk => fifo[586].CLK
clk => fifo[587].CLK
clk => fifo[588].CLK
clk => fifo[589].CLK
clk => fifo[590].CLK
clk => fifo[591].CLK
clk => fifo[592].CLK
clk => fifo[593].CLK
clk => fifo[594].CLK
clk => fifo[595].CLK
clk => fifo[596].CLK
clk => fifo[597].CLK
clk => fifo[598].CLK
clk => fifo[599].CLK
clk => fifo[600].CLK
clk => fifo[601].CLK
clk => fifo[602].CLK
clk => fifo[603].CLK
clk => fifo[604].CLK
clk => fifo[605].CLK
clk => fifo[606].CLK
clk => fifo[607].CLK
clk => fifo[608].CLK
clk => fifo[609].CLK
clk => fifo[610].CLK
clk => fifo[611].CLK
clk => fifo[612].CLK
clk => fifo[613].CLK
clk => fifo[614].CLK
clk => fifo[615].CLK
clk => fifo[616].CLK
clk => fifo[617].CLK
clk => fifo[618].CLK
clk => fifo[619].CLK
clk => fifo[620].CLK
clk => fifo[621].CLK
clk => fifo[622].CLK
clk => fifo[623].CLK
clk => fifo[624].CLK
clk => fifo[625].CLK
clk => fifo[626].CLK
clk => fifo[627].CLK
clk => fifo[628].CLK
clk => fifo[629].CLK
clk => fifo[630].CLK
clk => fifo[631].CLK
clk => fifo[632].CLK
clk => fifo[633].CLK
clk => fifo[634].CLK
clk => fifo[635].CLK
clk => fifo[636].CLK
clk => fifo[637].CLK
clk => fifo[638].CLK
clk => fifo[639].CLK
clk => fifo[640].CLK
clk => fifo[641].CLK
clk => fifo[642].CLK
clk => fifo[643].CLK
clk => fifo[644].CLK
clk => fifo[645].CLK
clk => fifo[646].CLK
clk => fifo[647].CLK
clk => fifo[648].CLK
clk => fifo[649].CLK
clk => fifo[650].CLK
clk => fifo[651].CLK
clk => fifo[652].CLK
clk => fifo[653].CLK
clk => fifo[654].CLK
clk => fifo[655].CLK
clk => fifo[656].CLK
clk => fifo[657].CLK
clk => fifo[658].CLK
clk => fifo[659].CLK
clk => fifo[660].CLK
clk => fifo[661].CLK
clk => fifo[662].CLK
clk => fifo[663].CLK
clk => fifo[664].CLK
clk => fifo[665].CLK
clk => fifo[666].CLK
clk => fifo[667].CLK
clk => fifo[668].CLK
clk => fifo[669].CLK
clk => fifo[670].CLK
clk => fifo[671].CLK
clk => fifo[672].CLK
clk => fifo[673].CLK
clk => fifo[674].CLK
clk => fifo[675].CLK
clk => fifo[676].CLK
clk => fifo[677].CLK
clk => fifo[678].CLK
clk => fifo[679].CLK
clk => fifo[680].CLK
clk => fifo[681].CLK
clk => fifo[682].CLK
clk => fifo[683].CLK
clk => fifo[684].CLK
clk => fifo[685].CLK
clk => fifo[686].CLK
clk => fifo[687].CLK
clk => fifo[688].CLK
clk => fifo[689].CLK
clk => fifo[690].CLK
clk => fifo[691].CLK
clk => fifo[692].CLK
clk => fifo[693].CLK
clk => fifo[694].CLK
clk => fifo[695].CLK
clk => fifo[696].CLK
clk => fifo[697].CLK
clk => fifo[698].CLK
clk => fifo[699].CLK
clk => fifo[700].CLK
clk => fifo[701].CLK
clk => fifo[702].CLK
clk => fifo[703].CLK
clk => fifo[704].CLK
clk => fifo[705].CLK
clk => fifo[706].CLK
clk => fifo[707].CLK
clk => fifo[708].CLK
clk => fifo[709].CLK
clk => fifo[710].CLK
clk => fifo[711].CLK
clk => fifo[712].CLK
clk => fifo[713].CLK
clk => fifo[714].CLK
clk => fifo[715].CLK
clk => fifo[716].CLK
clk => fifo[717].CLK
clk => fifo[718].CLK
clk => fifo[719].CLK
clk => fifo[720].CLK
clk => fifo[721].CLK
clk => fifo[722].CLK
clk => fifo[723].CLK
clk => fifo[724].CLK
clk => fifo[725].CLK
clk => fifo[726].CLK
clk => fifo[727].CLK
clk => fifo[728].CLK
clk => fifo[729].CLK
clk => fifo[730].CLK
clk => fifo[731].CLK
clk => fifo[732].CLK
clk => fifo[733].CLK
clk => fifo[734].CLK
clk => fifo[735].CLK
clk => fifo[736].CLK
clk => fifo[737].CLK
clk => fifo[738].CLK
clk => fifo[739].CLK
clk => fifo[740].CLK
clk => fifo[741].CLK
clk => fifo[742].CLK
clk => fifo[743].CLK
clk => fifo[744].CLK
clk => fifo[745].CLK
clk => fifo[746].CLK
clk => fifo[747].CLK
clk => fifo[748].CLK
clk => fifo[749].CLK
clk => fifo[750].CLK
clk => fifo[751].CLK
clk => fifo[752].CLK
clk => fifo[753].CLK
clk => fifo[754].CLK
clk => fifo[755].CLK
clk => fifo[756].CLK
clk => fifo[757].CLK
clk => fifo[758].CLK
clk => fifo[759].CLK
clk => fifo[760].CLK
clk => fifo[761].CLK
clk => fifo[762].CLK
clk => fifo[763].CLK
clk => fifo[764].CLK
clk => fifo[765].CLK
clk => fifo[766].CLK
clk => fifo[767].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
enable => acc[0].ENA
enable => acc[1].ENA
enable => acc[2].ENA
enable => acc[3].ENA
enable => acc[4].ENA
enable => acc[5].ENA
enable => acc[6].ENA
enable => acc[7].ENA
enable => acc[8].ENA
enable => acc[9].ENA
enable => acc[10].ENA
enable => acc[11].ENA
enable => acc[12].ENA
enable => acc[13].ENA
enable => acc[14].ENA
enable => acc[15].ENA
enable => acc[16].ENA
enable => acc[17].ENA
enable => acc[18].ENA
enable => acc[19].ENA
enable => acc[20].ENA
enable => acc[21].ENA
enable => acc[22].ENA
enable => acc[23].ENA
enable => acc[24].ENA
enable => acc[25].ENA
enable => acc[26].ENA
enable => result[0]~reg0.ENA
enable => result[1]~reg0.ENA
enable => result[2]~reg0.ENA
enable => result[3]~reg0.ENA
enable => result[4]~reg0.ENA
enable => result[5]~reg0.ENA
enable => result[6]~reg0.ENA
enable => result[7]~reg0.ENA
enable => result[8]~reg0.ENA
enable => result[9]~reg0.ENA
enable => result[10]~reg0.ENA
enable => result[11]~reg0.ENA
enable => result[12]~reg0.ENA
enable => result[13]~reg0.ENA
enable => result[14]~reg0.ENA
enable => result[15]~reg0.ENA
enable => result[16]~reg0.ENA
enable => result[17]~reg0.ENA
enable => result[18]~reg0.ENA
enable => result[19]~reg0.ENA
enable => result[20]~reg0.ENA
enable => result[21]~reg0.ENA
enable => result[22]~reg0.ENA
enable => result[23]~reg0.ENA
enable => tmp[0].ENA
enable => tmp[1].ENA
enable => tmp[2].ENA
enable => tmp[3].ENA
enable => tmp[4].ENA
enable => tmp[5].ENA
enable => tmp[6].ENA
enable => tmp[7].ENA
enable => tmp[8].ENA
enable => tmp[9].ENA
enable => tmp[10].ENA
enable => tmp[11].ENA
enable => tmp[12].ENA
enable => tmp[13].ENA
enable => tmp[14].ENA
enable => tmp[15].ENA
enable => tmp[16].ENA
enable => tmp[17].ENA
enable => tmp[18].ENA
enable => tmp[19].ENA
enable => tmp[20].ENA
enable => tmp[21].ENA
enable => tmp[22].ENA
enable => tmp[23].ENA
enable => tmp[24].ENA
enable => tmp[25].ENA
enable => tmp[26].ENA
enable => fifo[0].ENA
enable => fifo[1].ENA
enable => fifo[2].ENA
enable => fifo[3].ENA
enable => fifo[4].ENA
enable => fifo[5].ENA
enable => fifo[6].ENA
enable => fifo[7].ENA
enable => fifo[8].ENA
enable => fifo[9].ENA
enable => fifo[10].ENA
enable => fifo[11].ENA
enable => fifo[12].ENA
enable => fifo[13].ENA
enable => fifo[14].ENA
enable => fifo[15].ENA
enable => fifo[16].ENA
enable => fifo[17].ENA
enable => fifo[18].ENA
enable => fifo[19].ENA
enable => fifo[20].ENA
enable => fifo[21].ENA
enable => fifo[22].ENA
enable => fifo[23].ENA
enable => fifo[24].ENA
enable => fifo[25].ENA
enable => fifo[26].ENA
enable => fifo[27].ENA
enable => fifo[28].ENA
enable => fifo[29].ENA
enable => fifo[30].ENA
enable => fifo[31].ENA
enable => fifo[32].ENA
enable => fifo[33].ENA
enable => fifo[34].ENA
enable => fifo[35].ENA
enable => fifo[36].ENA
enable => fifo[37].ENA
enable => fifo[38].ENA
enable => fifo[39].ENA
enable => fifo[40].ENA
enable => fifo[41].ENA
enable => fifo[42].ENA
enable => fifo[43].ENA
enable => fifo[44].ENA
enable => fifo[45].ENA
enable => fifo[46].ENA
enable => fifo[47].ENA
enable => fifo[48].ENA
enable => fifo[49].ENA
enable => fifo[50].ENA
enable => fifo[51].ENA
enable => fifo[52].ENA
enable => fifo[53].ENA
enable => fifo[54].ENA
enable => fifo[55].ENA
enable => fifo[56].ENA
enable => fifo[57].ENA
enable => fifo[58].ENA
enable => fifo[59].ENA
enable => fifo[60].ENA
enable => fifo[61].ENA
enable => fifo[62].ENA
enable => fifo[63].ENA
enable => fifo[64].ENA
enable => fifo[65].ENA
enable => fifo[66].ENA
enable => fifo[67].ENA
enable => fifo[68].ENA
enable => fifo[69].ENA
enable => fifo[70].ENA
enable => fifo[71].ENA
enable => fifo[72].ENA
enable => fifo[73].ENA
enable => fifo[74].ENA
enable => fifo[75].ENA
enable => fifo[76].ENA
enable => fifo[77].ENA
enable => fifo[78].ENA
enable => fifo[79].ENA
enable => fifo[80].ENA
enable => fifo[81].ENA
enable => fifo[82].ENA
enable => fifo[83].ENA
enable => fifo[84].ENA
enable => fifo[85].ENA
enable => fifo[86].ENA
enable => fifo[87].ENA
enable => fifo[88].ENA
enable => fifo[89].ENA
enable => fifo[90].ENA
enable => fifo[91].ENA
enable => fifo[92].ENA
enable => fifo[93].ENA
enable => fifo[94].ENA
enable => fifo[95].ENA
enable => fifo[96].ENA
enable => fifo[97].ENA
enable => fifo[98].ENA
enable => fifo[99].ENA
enable => fifo[100].ENA
enable => fifo[101].ENA
enable => fifo[102].ENA
enable => fifo[103].ENA
enable => fifo[104].ENA
enable => fifo[105].ENA
enable => fifo[106].ENA
enable => fifo[107].ENA
enable => fifo[108].ENA
enable => fifo[109].ENA
enable => fifo[110].ENA
enable => fifo[111].ENA
enable => fifo[112].ENA
enable => fifo[113].ENA
enable => fifo[114].ENA
enable => fifo[115].ENA
enable => fifo[116].ENA
enable => fifo[117].ENA
enable => fifo[118].ENA
enable => fifo[119].ENA
enable => fifo[120].ENA
enable => fifo[121].ENA
enable => fifo[122].ENA
enable => fifo[123].ENA
enable => fifo[124].ENA
enable => fifo[125].ENA
enable => fifo[126].ENA
enable => fifo[127].ENA
enable => fifo[128].ENA
enable => fifo[129].ENA
enable => fifo[130].ENA
enable => fifo[131].ENA
enable => fifo[132].ENA
enable => fifo[133].ENA
enable => fifo[134].ENA
enable => fifo[135].ENA
enable => fifo[136].ENA
enable => fifo[137].ENA
enable => fifo[138].ENA
enable => fifo[139].ENA
enable => fifo[140].ENA
enable => fifo[141].ENA
enable => fifo[142].ENA
enable => fifo[143].ENA
enable => fifo[144].ENA
enable => fifo[145].ENA
enable => fifo[146].ENA
enable => fifo[147].ENA
enable => fifo[148].ENA
enable => fifo[149].ENA
enable => fifo[150].ENA
enable => fifo[151].ENA
enable => fifo[152].ENA
enable => fifo[153].ENA
enable => fifo[154].ENA
enable => fifo[155].ENA
enable => fifo[156].ENA
enable => fifo[157].ENA
enable => fifo[158].ENA
enable => fifo[159].ENA
enable => fifo[160].ENA
enable => fifo[161].ENA
enable => fifo[162].ENA
enable => fifo[163].ENA
enable => fifo[164].ENA
enable => fifo[165].ENA
enable => fifo[166].ENA
enable => fifo[167].ENA
enable => fifo[168].ENA
enable => fifo[169].ENA
enable => fifo[170].ENA
enable => fifo[171].ENA
enable => fifo[172].ENA
enable => fifo[173].ENA
enable => fifo[174].ENA
enable => fifo[175].ENA
enable => fifo[176].ENA
enable => fifo[177].ENA
enable => fifo[178].ENA
enable => fifo[179].ENA
enable => fifo[180].ENA
enable => fifo[181].ENA
enable => fifo[182].ENA
enable => fifo[183].ENA
enable => fifo[184].ENA
enable => fifo[185].ENA
enable => fifo[186].ENA
enable => fifo[187].ENA
enable => fifo[188].ENA
enable => fifo[189].ENA
enable => fifo[190].ENA
enable => fifo[191].ENA
enable => fifo[192].ENA
enable => fifo[193].ENA
enable => fifo[194].ENA
enable => fifo[195].ENA
enable => fifo[196].ENA
enable => fifo[197].ENA
enable => fifo[198].ENA
enable => fifo[199].ENA
enable => fifo[200].ENA
enable => fifo[201].ENA
enable => fifo[202].ENA
enable => fifo[203].ENA
enable => fifo[204].ENA
enable => fifo[205].ENA
enable => fifo[206].ENA
enable => fifo[207].ENA
enable => fifo[208].ENA
enable => fifo[209].ENA
enable => fifo[210].ENA
enable => fifo[211].ENA
enable => fifo[212].ENA
enable => fifo[213].ENA
enable => fifo[214].ENA
enable => fifo[215].ENA
enable => fifo[216].ENA
enable => fifo[217].ENA
enable => fifo[218].ENA
enable => fifo[219].ENA
enable => fifo[220].ENA
enable => fifo[221].ENA
enable => fifo[222].ENA
enable => fifo[223].ENA
enable => fifo[224].ENA
enable => fifo[225].ENA
enable => fifo[226].ENA
enable => fifo[227].ENA
enable => fifo[228].ENA
enable => fifo[229].ENA
enable => fifo[230].ENA
enable => fifo[231].ENA
enable => fifo[232].ENA
enable => fifo[233].ENA
enable => fifo[234].ENA
enable => fifo[235].ENA
enable => fifo[236].ENA
enable => fifo[237].ENA
enable => fifo[238].ENA
enable => fifo[239].ENA
enable => fifo[240].ENA
enable => fifo[241].ENA
enable => fifo[242].ENA
enable => fifo[243].ENA
enable => fifo[244].ENA
enable => fifo[245].ENA
enable => fifo[246].ENA
enable => fifo[247].ENA
enable => fifo[248].ENA
enable => fifo[249].ENA
enable => fifo[250].ENA
enable => fifo[251].ENA
enable => fifo[252].ENA
enable => fifo[253].ENA
enable => fifo[254].ENA
enable => fifo[255].ENA
enable => fifo[256].ENA
enable => fifo[257].ENA
enable => fifo[258].ENA
enable => fifo[259].ENA
enable => fifo[260].ENA
enable => fifo[261].ENA
enable => fifo[262].ENA
enable => fifo[263].ENA
enable => fifo[264].ENA
enable => fifo[265].ENA
enable => fifo[266].ENA
enable => fifo[267].ENA
enable => fifo[268].ENA
enable => fifo[269].ENA
enable => fifo[270].ENA
enable => fifo[271].ENA
enable => fifo[272].ENA
enable => fifo[273].ENA
enable => fifo[274].ENA
enable => fifo[275].ENA
enable => fifo[276].ENA
enable => fifo[277].ENA
enable => fifo[278].ENA
enable => fifo[279].ENA
enable => fifo[280].ENA
enable => fifo[281].ENA
enable => fifo[282].ENA
enable => fifo[283].ENA
enable => fifo[284].ENA
enable => fifo[285].ENA
enable => fifo[286].ENA
enable => fifo[287].ENA
enable => fifo[288].ENA
enable => fifo[289].ENA
enable => fifo[290].ENA
enable => fifo[291].ENA
enable => fifo[292].ENA
enable => fifo[293].ENA
enable => fifo[294].ENA
enable => fifo[295].ENA
enable => fifo[296].ENA
enable => fifo[297].ENA
enable => fifo[298].ENA
enable => fifo[299].ENA
enable => fifo[300].ENA
enable => fifo[301].ENA
enable => fifo[302].ENA
enable => fifo[303].ENA
enable => fifo[304].ENA
enable => fifo[305].ENA
enable => fifo[306].ENA
enable => fifo[307].ENA
enable => fifo[308].ENA
enable => fifo[309].ENA
enable => fifo[310].ENA
enable => fifo[311].ENA
enable => fifo[312].ENA
enable => fifo[313].ENA
enable => fifo[314].ENA
enable => fifo[315].ENA
enable => fifo[316].ENA
enable => fifo[317].ENA
enable => fifo[318].ENA
enable => fifo[319].ENA
enable => fifo[320].ENA
enable => fifo[321].ENA
enable => fifo[322].ENA
enable => fifo[323].ENA
enable => fifo[324].ENA
enable => fifo[325].ENA
enable => fifo[326].ENA
enable => fifo[327].ENA
enable => fifo[328].ENA
enable => fifo[329].ENA
enable => fifo[330].ENA
enable => fifo[331].ENA
enable => fifo[332].ENA
enable => fifo[333].ENA
enable => fifo[334].ENA
enable => fifo[335].ENA
enable => fifo[336].ENA
enable => fifo[337].ENA
enable => fifo[338].ENA
enable => fifo[339].ENA
enable => fifo[340].ENA
enable => fifo[341].ENA
enable => fifo[342].ENA
enable => fifo[343].ENA
enable => fifo[344].ENA
enable => fifo[345].ENA
enable => fifo[346].ENA
enable => fifo[347].ENA
enable => fifo[348].ENA
enable => fifo[349].ENA
enable => fifo[350].ENA
enable => fifo[351].ENA
enable => fifo[352].ENA
enable => fifo[353].ENA
enable => fifo[354].ENA
enable => fifo[355].ENA
enable => fifo[356].ENA
enable => fifo[357].ENA
enable => fifo[358].ENA
enable => fifo[359].ENA
enable => fifo[360].ENA
enable => fifo[361].ENA
enable => fifo[362].ENA
enable => fifo[363].ENA
enable => fifo[364].ENA
enable => fifo[365].ENA
enable => fifo[366].ENA
enable => fifo[367].ENA
enable => fifo[368].ENA
enable => fifo[369].ENA
enable => fifo[370].ENA
enable => fifo[371].ENA
enable => fifo[372].ENA
enable => fifo[373].ENA
enable => fifo[374].ENA
enable => fifo[375].ENA
enable => fifo[376].ENA
enable => fifo[377].ENA
enable => fifo[378].ENA
enable => fifo[379].ENA
enable => fifo[380].ENA
enable => fifo[381].ENA
enable => fifo[382].ENA
enable => fifo[383].ENA
enable => fifo[384].ENA
enable => fifo[385].ENA
enable => fifo[386].ENA
enable => fifo[387].ENA
enable => fifo[388].ENA
enable => fifo[389].ENA
enable => fifo[390].ENA
enable => fifo[391].ENA
enable => fifo[392].ENA
enable => fifo[393].ENA
enable => fifo[394].ENA
enable => fifo[395].ENA
enable => fifo[396].ENA
enable => fifo[397].ENA
enable => fifo[398].ENA
enable => fifo[399].ENA
enable => fifo[400].ENA
enable => fifo[401].ENA
enable => fifo[402].ENA
enable => fifo[403].ENA
enable => fifo[404].ENA
enable => fifo[405].ENA
enable => fifo[406].ENA
enable => fifo[407].ENA
enable => fifo[408].ENA
enable => fifo[409].ENA
enable => fifo[410].ENA
enable => fifo[411].ENA
enable => fifo[412].ENA
enable => fifo[413].ENA
enable => fifo[414].ENA
enable => fifo[415].ENA
enable => fifo[416].ENA
enable => fifo[417].ENA
enable => fifo[418].ENA
enable => fifo[419].ENA
enable => fifo[420].ENA
enable => fifo[421].ENA
enable => fifo[422].ENA
enable => fifo[423].ENA
enable => fifo[424].ENA
enable => fifo[425].ENA
enable => fifo[426].ENA
enable => fifo[427].ENA
enable => fifo[428].ENA
enable => fifo[429].ENA
enable => fifo[430].ENA
enable => fifo[431].ENA
enable => fifo[432].ENA
enable => fifo[433].ENA
enable => fifo[434].ENA
enable => fifo[435].ENA
enable => fifo[436].ENA
enable => fifo[437].ENA
enable => fifo[438].ENA
enable => fifo[439].ENA
enable => fifo[440].ENA
enable => fifo[441].ENA
enable => fifo[442].ENA
enable => fifo[443].ENA
enable => fifo[444].ENA
enable => fifo[445].ENA
enable => fifo[446].ENA
enable => fifo[447].ENA
enable => fifo[448].ENA
enable => fifo[449].ENA
enable => fifo[450].ENA
enable => fifo[451].ENA
enable => fifo[452].ENA
enable => fifo[453].ENA
enable => fifo[454].ENA
enable => fifo[455].ENA
enable => fifo[456].ENA
enable => fifo[457].ENA
enable => fifo[458].ENA
enable => fifo[459].ENA
enable => fifo[460].ENA
enable => fifo[461].ENA
enable => fifo[462].ENA
enable => fifo[463].ENA
enable => fifo[464].ENA
enable => fifo[465].ENA
enable => fifo[466].ENA
enable => fifo[467].ENA
enable => fifo[468].ENA
enable => fifo[469].ENA
enable => fifo[470].ENA
enable => fifo[471].ENA
enable => fifo[472].ENA
enable => fifo[473].ENA
enable => fifo[474].ENA
enable => fifo[475].ENA
enable => fifo[476].ENA
enable => fifo[477].ENA
enable => fifo[478].ENA
enable => fifo[479].ENA
enable => fifo[480].ENA
enable => fifo[481].ENA
enable => fifo[482].ENA
enable => fifo[483].ENA
enable => fifo[484].ENA
enable => fifo[485].ENA
enable => fifo[486].ENA
enable => fifo[487].ENA
enable => fifo[488].ENA
enable => fifo[489].ENA
enable => fifo[490].ENA
enable => fifo[491].ENA
enable => fifo[492].ENA
enable => fifo[493].ENA
enable => fifo[494].ENA
enable => fifo[495].ENA
enable => fifo[496].ENA
enable => fifo[497].ENA
enable => fifo[498].ENA
enable => fifo[499].ENA
enable => fifo[500].ENA
enable => fifo[501].ENA
enable => fifo[502].ENA
enable => fifo[503].ENA
enable => fifo[504].ENA
enable => fifo[505].ENA
enable => fifo[506].ENA
enable => fifo[507].ENA
enable => fifo[508].ENA
enable => fifo[509].ENA
enable => fifo[510].ENA
enable => fifo[511].ENA
enable => fifo[512].ENA
enable => fifo[513].ENA
enable => fifo[514].ENA
enable => fifo[515].ENA
enable => fifo[516].ENA
enable => fifo[517].ENA
enable => fifo[518].ENA
enable => fifo[519].ENA
enable => fifo[520].ENA
enable => fifo[521].ENA
enable => fifo[522].ENA
enable => fifo[523].ENA
enable => fifo[524].ENA
enable => fifo[525].ENA
enable => fifo[526].ENA
enable => fifo[527].ENA
enable => fifo[528].ENA
enable => fifo[529].ENA
enable => fifo[530].ENA
enable => fifo[531].ENA
enable => fifo[532].ENA
enable => fifo[533].ENA
enable => fifo[534].ENA
enable => fifo[535].ENA
enable => fifo[536].ENA
enable => fifo[537].ENA
enable => fifo[538].ENA
enable => fifo[539].ENA
enable => fifo[540].ENA
enable => fifo[541].ENA
enable => fifo[542].ENA
enable => fifo[543].ENA
enable => fifo[544].ENA
enable => fifo[545].ENA
enable => fifo[546].ENA
enable => fifo[547].ENA
enable => fifo[548].ENA
enable => fifo[549].ENA
enable => fifo[550].ENA
enable => fifo[551].ENA
enable => fifo[552].ENA
enable => fifo[553].ENA
enable => fifo[554].ENA
enable => fifo[555].ENA
enable => fifo[556].ENA
enable => fifo[557].ENA
enable => fifo[558].ENA
enable => fifo[559].ENA
enable => fifo[560].ENA
enable => fifo[561].ENA
enable => fifo[562].ENA
enable => fifo[563].ENA
enable => fifo[564].ENA
enable => fifo[565].ENA
enable => fifo[566].ENA
enable => fifo[567].ENA
enable => fifo[568].ENA
enable => fifo[569].ENA
enable => fifo[570].ENA
enable => fifo[571].ENA
enable => fifo[572].ENA
enable => fifo[573].ENA
enable => fifo[574].ENA
enable => fifo[575].ENA
enable => fifo[576].ENA
enable => fifo[577].ENA
enable => fifo[578].ENA
enable => fifo[579].ENA
enable => fifo[580].ENA
enable => fifo[581].ENA
enable => fifo[582].ENA
enable => fifo[583].ENA
enable => fifo[584].ENA
enable => fifo[585].ENA
enable => fifo[586].ENA
enable => fifo[587].ENA
enable => fifo[588].ENA
enable => fifo[589].ENA
enable => fifo[590].ENA
enable => fifo[591].ENA
enable => fifo[592].ENA
enable => fifo[593].ENA
enable => fifo[594].ENA
enable => fifo[595].ENA
enable => fifo[596].ENA
enable => fifo[597].ENA
enable => fifo[598].ENA
enable => fifo[599].ENA
enable => fifo[600].ENA
enable => fifo[601].ENA
enable => fifo[602].ENA
enable => fifo[603].ENA
enable => fifo[604].ENA
enable => fifo[605].ENA
enable => fifo[606].ENA
enable => fifo[607].ENA
enable => fifo[608].ENA
enable => fifo[609].ENA
enable => fifo[610].ENA
enable => fifo[611].ENA
enable => fifo[612].ENA
enable => fifo[613].ENA
enable => fifo[614].ENA
enable => fifo[615].ENA
enable => fifo[616].ENA
enable => fifo[617].ENA
enable => fifo[618].ENA
enable => fifo[619].ENA
enable => fifo[620].ENA
enable => fifo[621].ENA
enable => fifo[622].ENA
enable => fifo[623].ENA
enable => fifo[624].ENA
enable => fifo[625].ENA
enable => fifo[626].ENA
enable => fifo[627].ENA
enable => fifo[628].ENA
enable => fifo[629].ENA
enable => fifo[630].ENA
enable => fifo[631].ENA
enable => fifo[632].ENA
enable => fifo[633].ENA
enable => fifo[634].ENA
enable => fifo[635].ENA
enable => fifo[636].ENA
enable => fifo[637].ENA
enable => fifo[638].ENA
enable => fifo[639].ENA
enable => fifo[640].ENA
enable => fifo[641].ENA
enable => fifo[642].ENA
enable => fifo[643].ENA
enable => fifo[644].ENA
enable => fifo[645].ENA
enable => fifo[646].ENA
enable => fifo[647].ENA
enable => fifo[648].ENA
enable => fifo[649].ENA
enable => fifo[650].ENA
enable => fifo[651].ENA
enable => fifo[652].ENA
enable => fifo[653].ENA
enable => fifo[654].ENA
enable => fifo[655].ENA
enable => fifo[656].ENA
enable => fifo[657].ENA
enable => fifo[658].ENA
enable => fifo[659].ENA
enable => fifo[660].ENA
enable => fifo[661].ENA
enable => fifo[662].ENA
enable => fifo[663].ENA
enable => fifo[664].ENA
enable => fifo[665].ENA
enable => fifo[666].ENA
enable => fifo[667].ENA
enable => fifo[668].ENA
enable => fifo[669].ENA
enable => fifo[670].ENA
enable => fifo[671].ENA
enable => fifo[672].ENA
enable => fifo[673].ENA
enable => fifo[674].ENA
enable => fifo[675].ENA
enable => fifo[676].ENA
enable => fifo[677].ENA
enable => fifo[678].ENA
enable => fifo[679].ENA
enable => fifo[680].ENA
enable => fifo[681].ENA
enable => fifo[682].ENA
enable => fifo[683].ENA
enable => fifo[684].ENA
enable => fifo[685].ENA
enable => fifo[686].ENA
enable => fifo[687].ENA
enable => fifo[688].ENA
enable => fifo[689].ENA
enable => fifo[690].ENA
enable => fifo[691].ENA
enable => fifo[692].ENA
enable => fifo[693].ENA
enable => fifo[694].ENA
enable => fifo[695].ENA
enable => fifo[696].ENA
enable => fifo[697].ENA
enable => fifo[698].ENA
enable => fifo[699].ENA
enable => fifo[700].ENA
enable => fifo[701].ENA
enable => fifo[702].ENA
enable => fifo[703].ENA
enable => fifo[704].ENA
enable => fifo[705].ENA
enable => fifo[706].ENA
enable => fifo[707].ENA
enable => fifo[708].ENA
enable => fifo[709].ENA
enable => fifo[710].ENA
enable => fifo[711].ENA
enable => fifo[712].ENA
enable => fifo[713].ENA
enable => fifo[714].ENA
enable => fifo[715].ENA
enable => fifo[716].ENA
enable => fifo[717].ENA
enable => fifo[718].ENA
enable => fifo[719].ENA
enable => fifo[720].ENA
enable => fifo[721].ENA
enable => fifo[722].ENA
enable => fifo[723].ENA
enable => fifo[724].ENA
enable => fifo[725].ENA
enable => fifo[726].ENA
enable => fifo[727].ENA
enable => fifo[728].ENA
enable => fifo[729].ENA
enable => fifo[730].ENA
enable => fifo[731].ENA
enable => fifo[732].ENA
enable => fifo[733].ENA
enable => fifo[734].ENA
enable => fifo[735].ENA
enable => fifo[736].ENA
enable => fifo[737].ENA
enable => fifo[738].ENA
enable => fifo[739].ENA
enable => fifo[740].ENA
enable => fifo[741].ENA
enable => fifo[742].ENA
enable => fifo[743].ENA
enable => fifo[744].ENA
enable => fifo[745].ENA
enable => fifo[746].ENA
enable => fifo[747].ENA
enable => fifo[748].ENA
enable => fifo[749].ENA
enable => fifo[750].ENA
enable => fifo[751].ENA
enable => fifo[752].ENA
enable => fifo[753].ENA
enable => fifo[754].ENA
enable => fifo[755].ENA
enable => fifo[756].ENA
enable => fifo[757].ENA
enable => fifo[758].ENA
enable => fifo[759].ENA
enable => fifo[760].ENA
enable => fifo[761].ENA
enable => fifo[762].ENA
enable => fifo[763].ENA
enable => fifo[764].ENA
enable => fifo[765].ENA
enable => fifo[766].ENA
enable => fifo[767].ENA
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
enable => data[16].ENA
enable => data[17].ENA
enable => data[18].ENA
enable => data[19].ENA
enable => data[20].ENA
enable => data[21].ENA
enable => data[22].ENA
enable => data[23].ENA
signal[0] => WideOr0.IN0
signal[1] => WideOr0.IN1
signal[2] => WideOr0.IN2
signal[3] => WideOr0.IN3
signal[4] => WideOr0.IN4
signal[5] => Add0.IN54
signal[6] => Add0.IN53
signal[7] => Add0.IN52
signal[8] => Add0.IN51
signal[9] => Add0.IN50
signal[10] => Add0.IN49
signal[11] => Add0.IN48
signal[12] => Add0.IN47
signal[13] => Add0.IN46
signal[14] => Add0.IN45
signal[15] => Add0.IN44
signal[16] => Add0.IN43
signal[17] => Add0.IN42
signal[18] => Add0.IN41
signal[19] => Add0.IN40
signal[20] => Add0.IN39
signal[21] => Add0.IN38
signal[22] => Add0.IN37
signal[23] => Add0.IN28
signal[23] => Add0.IN29
signal[23] => Add0.IN30
signal[23] => Add0.IN31
signal[23] => Add0.IN32
signal[23] => Add0.IN33
signal[23] => Add0.IN34
signal[23] => Add0.IN35
signal[23] => Add0.IN36
signal[23] => Add0.IN56
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|my_circuit:mc|average_filter_32:afr
clk => acc[0].CLK
clk => acc[1].CLK
clk => acc[2].CLK
clk => acc[3].CLK
clk => acc[4].CLK
clk => acc[5].CLK
clk => acc[6].CLK
clk => acc[7].CLK
clk => acc[8].CLK
clk => acc[9].CLK
clk => acc[10].CLK
clk => acc[11].CLK
clk => acc[12].CLK
clk => acc[13].CLK
clk => acc[14].CLK
clk => acc[15].CLK
clk => acc[16].CLK
clk => acc[17].CLK
clk => acc[18].CLK
clk => acc[19].CLK
clk => acc[20].CLK
clk => acc[21].CLK
clk => acc[22].CLK
clk => acc[23].CLK
clk => acc[24].CLK
clk => acc[25].CLK
clk => acc[26].CLK
clk => result[0]~reg0.CLK
clk => result[1]~reg0.CLK
clk => result[2]~reg0.CLK
clk => result[3]~reg0.CLK
clk => result[4]~reg0.CLK
clk => result[5]~reg0.CLK
clk => result[6]~reg0.CLK
clk => result[7]~reg0.CLK
clk => result[8]~reg0.CLK
clk => result[9]~reg0.CLK
clk => result[10]~reg0.CLK
clk => result[11]~reg0.CLK
clk => result[12]~reg0.CLK
clk => result[13]~reg0.CLK
clk => result[14]~reg0.CLK
clk => result[15]~reg0.CLK
clk => result[16]~reg0.CLK
clk => result[17]~reg0.CLK
clk => result[18]~reg0.CLK
clk => result[19]~reg0.CLK
clk => result[20]~reg0.CLK
clk => result[21]~reg0.CLK
clk => result[22]~reg0.CLK
clk => result[23]~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => fifo[0].CLK
clk => fifo[1].CLK
clk => fifo[2].CLK
clk => fifo[3].CLK
clk => fifo[4].CLK
clk => fifo[5].CLK
clk => fifo[6].CLK
clk => fifo[7].CLK
clk => fifo[8].CLK
clk => fifo[9].CLK
clk => fifo[10].CLK
clk => fifo[11].CLK
clk => fifo[12].CLK
clk => fifo[13].CLK
clk => fifo[14].CLK
clk => fifo[15].CLK
clk => fifo[16].CLK
clk => fifo[17].CLK
clk => fifo[18].CLK
clk => fifo[19].CLK
clk => fifo[20].CLK
clk => fifo[21].CLK
clk => fifo[22].CLK
clk => fifo[23].CLK
clk => fifo[24].CLK
clk => fifo[25].CLK
clk => fifo[26].CLK
clk => fifo[27].CLK
clk => fifo[28].CLK
clk => fifo[29].CLK
clk => fifo[30].CLK
clk => fifo[31].CLK
clk => fifo[32].CLK
clk => fifo[33].CLK
clk => fifo[34].CLK
clk => fifo[35].CLK
clk => fifo[36].CLK
clk => fifo[37].CLK
clk => fifo[38].CLK
clk => fifo[39].CLK
clk => fifo[40].CLK
clk => fifo[41].CLK
clk => fifo[42].CLK
clk => fifo[43].CLK
clk => fifo[44].CLK
clk => fifo[45].CLK
clk => fifo[46].CLK
clk => fifo[47].CLK
clk => fifo[48].CLK
clk => fifo[49].CLK
clk => fifo[50].CLK
clk => fifo[51].CLK
clk => fifo[52].CLK
clk => fifo[53].CLK
clk => fifo[54].CLK
clk => fifo[55].CLK
clk => fifo[56].CLK
clk => fifo[57].CLK
clk => fifo[58].CLK
clk => fifo[59].CLK
clk => fifo[60].CLK
clk => fifo[61].CLK
clk => fifo[62].CLK
clk => fifo[63].CLK
clk => fifo[64].CLK
clk => fifo[65].CLK
clk => fifo[66].CLK
clk => fifo[67].CLK
clk => fifo[68].CLK
clk => fifo[69].CLK
clk => fifo[70].CLK
clk => fifo[71].CLK
clk => fifo[72].CLK
clk => fifo[73].CLK
clk => fifo[74].CLK
clk => fifo[75].CLK
clk => fifo[76].CLK
clk => fifo[77].CLK
clk => fifo[78].CLK
clk => fifo[79].CLK
clk => fifo[80].CLK
clk => fifo[81].CLK
clk => fifo[82].CLK
clk => fifo[83].CLK
clk => fifo[84].CLK
clk => fifo[85].CLK
clk => fifo[86].CLK
clk => fifo[87].CLK
clk => fifo[88].CLK
clk => fifo[89].CLK
clk => fifo[90].CLK
clk => fifo[91].CLK
clk => fifo[92].CLK
clk => fifo[93].CLK
clk => fifo[94].CLK
clk => fifo[95].CLK
clk => fifo[96].CLK
clk => fifo[97].CLK
clk => fifo[98].CLK
clk => fifo[99].CLK
clk => fifo[100].CLK
clk => fifo[101].CLK
clk => fifo[102].CLK
clk => fifo[103].CLK
clk => fifo[104].CLK
clk => fifo[105].CLK
clk => fifo[106].CLK
clk => fifo[107].CLK
clk => fifo[108].CLK
clk => fifo[109].CLK
clk => fifo[110].CLK
clk => fifo[111].CLK
clk => fifo[112].CLK
clk => fifo[113].CLK
clk => fifo[114].CLK
clk => fifo[115].CLK
clk => fifo[116].CLK
clk => fifo[117].CLK
clk => fifo[118].CLK
clk => fifo[119].CLK
clk => fifo[120].CLK
clk => fifo[121].CLK
clk => fifo[122].CLK
clk => fifo[123].CLK
clk => fifo[124].CLK
clk => fifo[125].CLK
clk => fifo[126].CLK
clk => fifo[127].CLK
clk => fifo[128].CLK
clk => fifo[129].CLK
clk => fifo[130].CLK
clk => fifo[131].CLK
clk => fifo[132].CLK
clk => fifo[133].CLK
clk => fifo[134].CLK
clk => fifo[135].CLK
clk => fifo[136].CLK
clk => fifo[137].CLK
clk => fifo[138].CLK
clk => fifo[139].CLK
clk => fifo[140].CLK
clk => fifo[141].CLK
clk => fifo[142].CLK
clk => fifo[143].CLK
clk => fifo[144].CLK
clk => fifo[145].CLK
clk => fifo[146].CLK
clk => fifo[147].CLK
clk => fifo[148].CLK
clk => fifo[149].CLK
clk => fifo[150].CLK
clk => fifo[151].CLK
clk => fifo[152].CLK
clk => fifo[153].CLK
clk => fifo[154].CLK
clk => fifo[155].CLK
clk => fifo[156].CLK
clk => fifo[157].CLK
clk => fifo[158].CLK
clk => fifo[159].CLK
clk => fifo[160].CLK
clk => fifo[161].CLK
clk => fifo[162].CLK
clk => fifo[163].CLK
clk => fifo[164].CLK
clk => fifo[165].CLK
clk => fifo[166].CLK
clk => fifo[167].CLK
clk => fifo[168].CLK
clk => fifo[169].CLK
clk => fifo[170].CLK
clk => fifo[171].CLK
clk => fifo[172].CLK
clk => fifo[173].CLK
clk => fifo[174].CLK
clk => fifo[175].CLK
clk => fifo[176].CLK
clk => fifo[177].CLK
clk => fifo[178].CLK
clk => fifo[179].CLK
clk => fifo[180].CLK
clk => fifo[181].CLK
clk => fifo[182].CLK
clk => fifo[183].CLK
clk => fifo[184].CLK
clk => fifo[185].CLK
clk => fifo[186].CLK
clk => fifo[187].CLK
clk => fifo[188].CLK
clk => fifo[189].CLK
clk => fifo[190].CLK
clk => fifo[191].CLK
clk => fifo[192].CLK
clk => fifo[193].CLK
clk => fifo[194].CLK
clk => fifo[195].CLK
clk => fifo[196].CLK
clk => fifo[197].CLK
clk => fifo[198].CLK
clk => fifo[199].CLK
clk => fifo[200].CLK
clk => fifo[201].CLK
clk => fifo[202].CLK
clk => fifo[203].CLK
clk => fifo[204].CLK
clk => fifo[205].CLK
clk => fifo[206].CLK
clk => fifo[207].CLK
clk => fifo[208].CLK
clk => fifo[209].CLK
clk => fifo[210].CLK
clk => fifo[211].CLK
clk => fifo[212].CLK
clk => fifo[213].CLK
clk => fifo[214].CLK
clk => fifo[215].CLK
clk => fifo[216].CLK
clk => fifo[217].CLK
clk => fifo[218].CLK
clk => fifo[219].CLK
clk => fifo[220].CLK
clk => fifo[221].CLK
clk => fifo[222].CLK
clk => fifo[223].CLK
clk => fifo[224].CLK
clk => fifo[225].CLK
clk => fifo[226].CLK
clk => fifo[227].CLK
clk => fifo[228].CLK
clk => fifo[229].CLK
clk => fifo[230].CLK
clk => fifo[231].CLK
clk => fifo[232].CLK
clk => fifo[233].CLK
clk => fifo[234].CLK
clk => fifo[235].CLK
clk => fifo[236].CLK
clk => fifo[237].CLK
clk => fifo[238].CLK
clk => fifo[239].CLK
clk => fifo[240].CLK
clk => fifo[241].CLK
clk => fifo[242].CLK
clk => fifo[243].CLK
clk => fifo[244].CLK
clk => fifo[245].CLK
clk => fifo[246].CLK
clk => fifo[247].CLK
clk => fifo[248].CLK
clk => fifo[249].CLK
clk => fifo[250].CLK
clk => fifo[251].CLK
clk => fifo[252].CLK
clk => fifo[253].CLK
clk => fifo[254].CLK
clk => fifo[255].CLK
clk => fifo[256].CLK
clk => fifo[257].CLK
clk => fifo[258].CLK
clk => fifo[259].CLK
clk => fifo[260].CLK
clk => fifo[261].CLK
clk => fifo[262].CLK
clk => fifo[263].CLK
clk => fifo[264].CLK
clk => fifo[265].CLK
clk => fifo[266].CLK
clk => fifo[267].CLK
clk => fifo[268].CLK
clk => fifo[269].CLK
clk => fifo[270].CLK
clk => fifo[271].CLK
clk => fifo[272].CLK
clk => fifo[273].CLK
clk => fifo[274].CLK
clk => fifo[275].CLK
clk => fifo[276].CLK
clk => fifo[277].CLK
clk => fifo[278].CLK
clk => fifo[279].CLK
clk => fifo[280].CLK
clk => fifo[281].CLK
clk => fifo[282].CLK
clk => fifo[283].CLK
clk => fifo[284].CLK
clk => fifo[285].CLK
clk => fifo[286].CLK
clk => fifo[287].CLK
clk => fifo[288].CLK
clk => fifo[289].CLK
clk => fifo[290].CLK
clk => fifo[291].CLK
clk => fifo[292].CLK
clk => fifo[293].CLK
clk => fifo[294].CLK
clk => fifo[295].CLK
clk => fifo[296].CLK
clk => fifo[297].CLK
clk => fifo[298].CLK
clk => fifo[299].CLK
clk => fifo[300].CLK
clk => fifo[301].CLK
clk => fifo[302].CLK
clk => fifo[303].CLK
clk => fifo[304].CLK
clk => fifo[305].CLK
clk => fifo[306].CLK
clk => fifo[307].CLK
clk => fifo[308].CLK
clk => fifo[309].CLK
clk => fifo[310].CLK
clk => fifo[311].CLK
clk => fifo[312].CLK
clk => fifo[313].CLK
clk => fifo[314].CLK
clk => fifo[315].CLK
clk => fifo[316].CLK
clk => fifo[317].CLK
clk => fifo[318].CLK
clk => fifo[319].CLK
clk => fifo[320].CLK
clk => fifo[321].CLK
clk => fifo[322].CLK
clk => fifo[323].CLK
clk => fifo[324].CLK
clk => fifo[325].CLK
clk => fifo[326].CLK
clk => fifo[327].CLK
clk => fifo[328].CLK
clk => fifo[329].CLK
clk => fifo[330].CLK
clk => fifo[331].CLK
clk => fifo[332].CLK
clk => fifo[333].CLK
clk => fifo[334].CLK
clk => fifo[335].CLK
clk => fifo[336].CLK
clk => fifo[337].CLK
clk => fifo[338].CLK
clk => fifo[339].CLK
clk => fifo[340].CLK
clk => fifo[341].CLK
clk => fifo[342].CLK
clk => fifo[343].CLK
clk => fifo[344].CLK
clk => fifo[345].CLK
clk => fifo[346].CLK
clk => fifo[347].CLK
clk => fifo[348].CLK
clk => fifo[349].CLK
clk => fifo[350].CLK
clk => fifo[351].CLK
clk => fifo[352].CLK
clk => fifo[353].CLK
clk => fifo[354].CLK
clk => fifo[355].CLK
clk => fifo[356].CLK
clk => fifo[357].CLK
clk => fifo[358].CLK
clk => fifo[359].CLK
clk => fifo[360].CLK
clk => fifo[361].CLK
clk => fifo[362].CLK
clk => fifo[363].CLK
clk => fifo[364].CLK
clk => fifo[365].CLK
clk => fifo[366].CLK
clk => fifo[367].CLK
clk => fifo[368].CLK
clk => fifo[369].CLK
clk => fifo[370].CLK
clk => fifo[371].CLK
clk => fifo[372].CLK
clk => fifo[373].CLK
clk => fifo[374].CLK
clk => fifo[375].CLK
clk => fifo[376].CLK
clk => fifo[377].CLK
clk => fifo[378].CLK
clk => fifo[379].CLK
clk => fifo[380].CLK
clk => fifo[381].CLK
clk => fifo[382].CLK
clk => fifo[383].CLK
clk => fifo[384].CLK
clk => fifo[385].CLK
clk => fifo[386].CLK
clk => fifo[387].CLK
clk => fifo[388].CLK
clk => fifo[389].CLK
clk => fifo[390].CLK
clk => fifo[391].CLK
clk => fifo[392].CLK
clk => fifo[393].CLK
clk => fifo[394].CLK
clk => fifo[395].CLK
clk => fifo[396].CLK
clk => fifo[397].CLK
clk => fifo[398].CLK
clk => fifo[399].CLK
clk => fifo[400].CLK
clk => fifo[401].CLK
clk => fifo[402].CLK
clk => fifo[403].CLK
clk => fifo[404].CLK
clk => fifo[405].CLK
clk => fifo[406].CLK
clk => fifo[407].CLK
clk => fifo[408].CLK
clk => fifo[409].CLK
clk => fifo[410].CLK
clk => fifo[411].CLK
clk => fifo[412].CLK
clk => fifo[413].CLK
clk => fifo[414].CLK
clk => fifo[415].CLK
clk => fifo[416].CLK
clk => fifo[417].CLK
clk => fifo[418].CLK
clk => fifo[419].CLK
clk => fifo[420].CLK
clk => fifo[421].CLK
clk => fifo[422].CLK
clk => fifo[423].CLK
clk => fifo[424].CLK
clk => fifo[425].CLK
clk => fifo[426].CLK
clk => fifo[427].CLK
clk => fifo[428].CLK
clk => fifo[429].CLK
clk => fifo[430].CLK
clk => fifo[431].CLK
clk => fifo[432].CLK
clk => fifo[433].CLK
clk => fifo[434].CLK
clk => fifo[435].CLK
clk => fifo[436].CLK
clk => fifo[437].CLK
clk => fifo[438].CLK
clk => fifo[439].CLK
clk => fifo[440].CLK
clk => fifo[441].CLK
clk => fifo[442].CLK
clk => fifo[443].CLK
clk => fifo[444].CLK
clk => fifo[445].CLK
clk => fifo[446].CLK
clk => fifo[447].CLK
clk => fifo[448].CLK
clk => fifo[449].CLK
clk => fifo[450].CLK
clk => fifo[451].CLK
clk => fifo[452].CLK
clk => fifo[453].CLK
clk => fifo[454].CLK
clk => fifo[455].CLK
clk => fifo[456].CLK
clk => fifo[457].CLK
clk => fifo[458].CLK
clk => fifo[459].CLK
clk => fifo[460].CLK
clk => fifo[461].CLK
clk => fifo[462].CLK
clk => fifo[463].CLK
clk => fifo[464].CLK
clk => fifo[465].CLK
clk => fifo[466].CLK
clk => fifo[467].CLK
clk => fifo[468].CLK
clk => fifo[469].CLK
clk => fifo[470].CLK
clk => fifo[471].CLK
clk => fifo[472].CLK
clk => fifo[473].CLK
clk => fifo[474].CLK
clk => fifo[475].CLK
clk => fifo[476].CLK
clk => fifo[477].CLK
clk => fifo[478].CLK
clk => fifo[479].CLK
clk => fifo[480].CLK
clk => fifo[481].CLK
clk => fifo[482].CLK
clk => fifo[483].CLK
clk => fifo[484].CLK
clk => fifo[485].CLK
clk => fifo[486].CLK
clk => fifo[487].CLK
clk => fifo[488].CLK
clk => fifo[489].CLK
clk => fifo[490].CLK
clk => fifo[491].CLK
clk => fifo[492].CLK
clk => fifo[493].CLK
clk => fifo[494].CLK
clk => fifo[495].CLK
clk => fifo[496].CLK
clk => fifo[497].CLK
clk => fifo[498].CLK
clk => fifo[499].CLK
clk => fifo[500].CLK
clk => fifo[501].CLK
clk => fifo[502].CLK
clk => fifo[503].CLK
clk => fifo[504].CLK
clk => fifo[505].CLK
clk => fifo[506].CLK
clk => fifo[507].CLK
clk => fifo[508].CLK
clk => fifo[509].CLK
clk => fifo[510].CLK
clk => fifo[511].CLK
clk => fifo[512].CLK
clk => fifo[513].CLK
clk => fifo[514].CLK
clk => fifo[515].CLK
clk => fifo[516].CLK
clk => fifo[517].CLK
clk => fifo[518].CLK
clk => fifo[519].CLK
clk => fifo[520].CLK
clk => fifo[521].CLK
clk => fifo[522].CLK
clk => fifo[523].CLK
clk => fifo[524].CLK
clk => fifo[525].CLK
clk => fifo[526].CLK
clk => fifo[527].CLK
clk => fifo[528].CLK
clk => fifo[529].CLK
clk => fifo[530].CLK
clk => fifo[531].CLK
clk => fifo[532].CLK
clk => fifo[533].CLK
clk => fifo[534].CLK
clk => fifo[535].CLK
clk => fifo[536].CLK
clk => fifo[537].CLK
clk => fifo[538].CLK
clk => fifo[539].CLK
clk => fifo[540].CLK
clk => fifo[541].CLK
clk => fifo[542].CLK
clk => fifo[543].CLK
clk => fifo[544].CLK
clk => fifo[545].CLK
clk => fifo[546].CLK
clk => fifo[547].CLK
clk => fifo[548].CLK
clk => fifo[549].CLK
clk => fifo[550].CLK
clk => fifo[551].CLK
clk => fifo[552].CLK
clk => fifo[553].CLK
clk => fifo[554].CLK
clk => fifo[555].CLK
clk => fifo[556].CLK
clk => fifo[557].CLK
clk => fifo[558].CLK
clk => fifo[559].CLK
clk => fifo[560].CLK
clk => fifo[561].CLK
clk => fifo[562].CLK
clk => fifo[563].CLK
clk => fifo[564].CLK
clk => fifo[565].CLK
clk => fifo[566].CLK
clk => fifo[567].CLK
clk => fifo[568].CLK
clk => fifo[569].CLK
clk => fifo[570].CLK
clk => fifo[571].CLK
clk => fifo[572].CLK
clk => fifo[573].CLK
clk => fifo[574].CLK
clk => fifo[575].CLK
clk => fifo[576].CLK
clk => fifo[577].CLK
clk => fifo[578].CLK
clk => fifo[579].CLK
clk => fifo[580].CLK
clk => fifo[581].CLK
clk => fifo[582].CLK
clk => fifo[583].CLK
clk => fifo[584].CLK
clk => fifo[585].CLK
clk => fifo[586].CLK
clk => fifo[587].CLK
clk => fifo[588].CLK
clk => fifo[589].CLK
clk => fifo[590].CLK
clk => fifo[591].CLK
clk => fifo[592].CLK
clk => fifo[593].CLK
clk => fifo[594].CLK
clk => fifo[595].CLK
clk => fifo[596].CLK
clk => fifo[597].CLK
clk => fifo[598].CLK
clk => fifo[599].CLK
clk => fifo[600].CLK
clk => fifo[601].CLK
clk => fifo[602].CLK
clk => fifo[603].CLK
clk => fifo[604].CLK
clk => fifo[605].CLK
clk => fifo[606].CLK
clk => fifo[607].CLK
clk => fifo[608].CLK
clk => fifo[609].CLK
clk => fifo[610].CLK
clk => fifo[611].CLK
clk => fifo[612].CLK
clk => fifo[613].CLK
clk => fifo[614].CLK
clk => fifo[615].CLK
clk => fifo[616].CLK
clk => fifo[617].CLK
clk => fifo[618].CLK
clk => fifo[619].CLK
clk => fifo[620].CLK
clk => fifo[621].CLK
clk => fifo[622].CLK
clk => fifo[623].CLK
clk => fifo[624].CLK
clk => fifo[625].CLK
clk => fifo[626].CLK
clk => fifo[627].CLK
clk => fifo[628].CLK
clk => fifo[629].CLK
clk => fifo[630].CLK
clk => fifo[631].CLK
clk => fifo[632].CLK
clk => fifo[633].CLK
clk => fifo[634].CLK
clk => fifo[635].CLK
clk => fifo[636].CLK
clk => fifo[637].CLK
clk => fifo[638].CLK
clk => fifo[639].CLK
clk => fifo[640].CLK
clk => fifo[641].CLK
clk => fifo[642].CLK
clk => fifo[643].CLK
clk => fifo[644].CLK
clk => fifo[645].CLK
clk => fifo[646].CLK
clk => fifo[647].CLK
clk => fifo[648].CLK
clk => fifo[649].CLK
clk => fifo[650].CLK
clk => fifo[651].CLK
clk => fifo[652].CLK
clk => fifo[653].CLK
clk => fifo[654].CLK
clk => fifo[655].CLK
clk => fifo[656].CLK
clk => fifo[657].CLK
clk => fifo[658].CLK
clk => fifo[659].CLK
clk => fifo[660].CLK
clk => fifo[661].CLK
clk => fifo[662].CLK
clk => fifo[663].CLK
clk => fifo[664].CLK
clk => fifo[665].CLK
clk => fifo[666].CLK
clk => fifo[667].CLK
clk => fifo[668].CLK
clk => fifo[669].CLK
clk => fifo[670].CLK
clk => fifo[671].CLK
clk => fifo[672].CLK
clk => fifo[673].CLK
clk => fifo[674].CLK
clk => fifo[675].CLK
clk => fifo[676].CLK
clk => fifo[677].CLK
clk => fifo[678].CLK
clk => fifo[679].CLK
clk => fifo[680].CLK
clk => fifo[681].CLK
clk => fifo[682].CLK
clk => fifo[683].CLK
clk => fifo[684].CLK
clk => fifo[685].CLK
clk => fifo[686].CLK
clk => fifo[687].CLK
clk => fifo[688].CLK
clk => fifo[689].CLK
clk => fifo[690].CLK
clk => fifo[691].CLK
clk => fifo[692].CLK
clk => fifo[693].CLK
clk => fifo[694].CLK
clk => fifo[695].CLK
clk => fifo[696].CLK
clk => fifo[697].CLK
clk => fifo[698].CLK
clk => fifo[699].CLK
clk => fifo[700].CLK
clk => fifo[701].CLK
clk => fifo[702].CLK
clk => fifo[703].CLK
clk => fifo[704].CLK
clk => fifo[705].CLK
clk => fifo[706].CLK
clk => fifo[707].CLK
clk => fifo[708].CLK
clk => fifo[709].CLK
clk => fifo[710].CLK
clk => fifo[711].CLK
clk => fifo[712].CLK
clk => fifo[713].CLK
clk => fifo[714].CLK
clk => fifo[715].CLK
clk => fifo[716].CLK
clk => fifo[717].CLK
clk => fifo[718].CLK
clk => fifo[719].CLK
clk => fifo[720].CLK
clk => fifo[721].CLK
clk => fifo[722].CLK
clk => fifo[723].CLK
clk => fifo[724].CLK
clk => fifo[725].CLK
clk => fifo[726].CLK
clk => fifo[727].CLK
clk => fifo[728].CLK
clk => fifo[729].CLK
clk => fifo[730].CLK
clk => fifo[731].CLK
clk => fifo[732].CLK
clk => fifo[733].CLK
clk => fifo[734].CLK
clk => fifo[735].CLK
clk => fifo[736].CLK
clk => fifo[737].CLK
clk => fifo[738].CLK
clk => fifo[739].CLK
clk => fifo[740].CLK
clk => fifo[741].CLK
clk => fifo[742].CLK
clk => fifo[743].CLK
clk => fifo[744].CLK
clk => fifo[745].CLK
clk => fifo[746].CLK
clk => fifo[747].CLK
clk => fifo[748].CLK
clk => fifo[749].CLK
clk => fifo[750].CLK
clk => fifo[751].CLK
clk => fifo[752].CLK
clk => fifo[753].CLK
clk => fifo[754].CLK
clk => fifo[755].CLK
clk => fifo[756].CLK
clk => fifo[757].CLK
clk => fifo[758].CLK
clk => fifo[759].CLK
clk => fifo[760].CLK
clk => fifo[761].CLK
clk => fifo[762].CLK
clk => fifo[763].CLK
clk => fifo[764].CLK
clk => fifo[765].CLK
clk => fifo[766].CLK
clk => fifo[767].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
enable => acc[0].ENA
enable => acc[1].ENA
enable => acc[2].ENA
enable => acc[3].ENA
enable => acc[4].ENA
enable => acc[5].ENA
enable => acc[6].ENA
enable => acc[7].ENA
enable => acc[8].ENA
enable => acc[9].ENA
enable => acc[10].ENA
enable => acc[11].ENA
enable => acc[12].ENA
enable => acc[13].ENA
enable => acc[14].ENA
enable => acc[15].ENA
enable => acc[16].ENA
enable => acc[17].ENA
enable => acc[18].ENA
enable => acc[19].ENA
enable => acc[20].ENA
enable => acc[21].ENA
enable => acc[22].ENA
enable => acc[23].ENA
enable => acc[24].ENA
enable => acc[25].ENA
enable => acc[26].ENA
enable => result[0]~reg0.ENA
enable => result[1]~reg0.ENA
enable => result[2]~reg0.ENA
enable => result[3]~reg0.ENA
enable => result[4]~reg0.ENA
enable => result[5]~reg0.ENA
enable => result[6]~reg0.ENA
enable => result[7]~reg0.ENA
enable => result[8]~reg0.ENA
enable => result[9]~reg0.ENA
enable => result[10]~reg0.ENA
enable => result[11]~reg0.ENA
enable => result[12]~reg0.ENA
enable => result[13]~reg0.ENA
enable => result[14]~reg0.ENA
enable => result[15]~reg0.ENA
enable => result[16]~reg0.ENA
enable => result[17]~reg0.ENA
enable => result[18]~reg0.ENA
enable => result[19]~reg0.ENA
enable => result[20]~reg0.ENA
enable => result[21]~reg0.ENA
enable => result[22]~reg0.ENA
enable => result[23]~reg0.ENA
enable => tmp[0].ENA
enable => tmp[1].ENA
enable => tmp[2].ENA
enable => tmp[3].ENA
enable => tmp[4].ENA
enable => tmp[5].ENA
enable => tmp[6].ENA
enable => tmp[7].ENA
enable => tmp[8].ENA
enable => tmp[9].ENA
enable => tmp[10].ENA
enable => tmp[11].ENA
enable => tmp[12].ENA
enable => tmp[13].ENA
enable => tmp[14].ENA
enable => tmp[15].ENA
enable => tmp[16].ENA
enable => tmp[17].ENA
enable => tmp[18].ENA
enable => tmp[19].ENA
enable => tmp[20].ENA
enable => tmp[21].ENA
enable => tmp[22].ENA
enable => tmp[23].ENA
enable => tmp[24].ENA
enable => tmp[25].ENA
enable => tmp[26].ENA
enable => fifo[0].ENA
enable => fifo[1].ENA
enable => fifo[2].ENA
enable => fifo[3].ENA
enable => fifo[4].ENA
enable => fifo[5].ENA
enable => fifo[6].ENA
enable => fifo[7].ENA
enable => fifo[8].ENA
enable => fifo[9].ENA
enable => fifo[10].ENA
enable => fifo[11].ENA
enable => fifo[12].ENA
enable => fifo[13].ENA
enable => fifo[14].ENA
enable => fifo[15].ENA
enable => fifo[16].ENA
enable => fifo[17].ENA
enable => fifo[18].ENA
enable => fifo[19].ENA
enable => fifo[20].ENA
enable => fifo[21].ENA
enable => fifo[22].ENA
enable => fifo[23].ENA
enable => fifo[24].ENA
enable => fifo[25].ENA
enable => fifo[26].ENA
enable => fifo[27].ENA
enable => fifo[28].ENA
enable => fifo[29].ENA
enable => fifo[30].ENA
enable => fifo[31].ENA
enable => fifo[32].ENA
enable => fifo[33].ENA
enable => fifo[34].ENA
enable => fifo[35].ENA
enable => fifo[36].ENA
enable => fifo[37].ENA
enable => fifo[38].ENA
enable => fifo[39].ENA
enable => fifo[40].ENA
enable => fifo[41].ENA
enable => fifo[42].ENA
enable => fifo[43].ENA
enable => fifo[44].ENA
enable => fifo[45].ENA
enable => fifo[46].ENA
enable => fifo[47].ENA
enable => fifo[48].ENA
enable => fifo[49].ENA
enable => fifo[50].ENA
enable => fifo[51].ENA
enable => fifo[52].ENA
enable => fifo[53].ENA
enable => fifo[54].ENA
enable => fifo[55].ENA
enable => fifo[56].ENA
enable => fifo[57].ENA
enable => fifo[58].ENA
enable => fifo[59].ENA
enable => fifo[60].ENA
enable => fifo[61].ENA
enable => fifo[62].ENA
enable => fifo[63].ENA
enable => fifo[64].ENA
enable => fifo[65].ENA
enable => fifo[66].ENA
enable => fifo[67].ENA
enable => fifo[68].ENA
enable => fifo[69].ENA
enable => fifo[70].ENA
enable => fifo[71].ENA
enable => fifo[72].ENA
enable => fifo[73].ENA
enable => fifo[74].ENA
enable => fifo[75].ENA
enable => fifo[76].ENA
enable => fifo[77].ENA
enable => fifo[78].ENA
enable => fifo[79].ENA
enable => fifo[80].ENA
enable => fifo[81].ENA
enable => fifo[82].ENA
enable => fifo[83].ENA
enable => fifo[84].ENA
enable => fifo[85].ENA
enable => fifo[86].ENA
enable => fifo[87].ENA
enable => fifo[88].ENA
enable => fifo[89].ENA
enable => fifo[90].ENA
enable => fifo[91].ENA
enable => fifo[92].ENA
enable => fifo[93].ENA
enable => fifo[94].ENA
enable => fifo[95].ENA
enable => fifo[96].ENA
enable => fifo[97].ENA
enable => fifo[98].ENA
enable => fifo[99].ENA
enable => fifo[100].ENA
enable => fifo[101].ENA
enable => fifo[102].ENA
enable => fifo[103].ENA
enable => fifo[104].ENA
enable => fifo[105].ENA
enable => fifo[106].ENA
enable => fifo[107].ENA
enable => fifo[108].ENA
enable => fifo[109].ENA
enable => fifo[110].ENA
enable => fifo[111].ENA
enable => fifo[112].ENA
enable => fifo[113].ENA
enable => fifo[114].ENA
enable => fifo[115].ENA
enable => fifo[116].ENA
enable => fifo[117].ENA
enable => fifo[118].ENA
enable => fifo[119].ENA
enable => fifo[120].ENA
enable => fifo[121].ENA
enable => fifo[122].ENA
enable => fifo[123].ENA
enable => fifo[124].ENA
enable => fifo[125].ENA
enable => fifo[126].ENA
enable => fifo[127].ENA
enable => fifo[128].ENA
enable => fifo[129].ENA
enable => fifo[130].ENA
enable => fifo[131].ENA
enable => fifo[132].ENA
enable => fifo[133].ENA
enable => fifo[134].ENA
enable => fifo[135].ENA
enable => fifo[136].ENA
enable => fifo[137].ENA
enable => fifo[138].ENA
enable => fifo[139].ENA
enable => fifo[140].ENA
enable => fifo[141].ENA
enable => fifo[142].ENA
enable => fifo[143].ENA
enable => fifo[144].ENA
enable => fifo[145].ENA
enable => fifo[146].ENA
enable => fifo[147].ENA
enable => fifo[148].ENA
enable => fifo[149].ENA
enable => fifo[150].ENA
enable => fifo[151].ENA
enable => fifo[152].ENA
enable => fifo[153].ENA
enable => fifo[154].ENA
enable => fifo[155].ENA
enable => fifo[156].ENA
enable => fifo[157].ENA
enable => fifo[158].ENA
enable => fifo[159].ENA
enable => fifo[160].ENA
enable => fifo[161].ENA
enable => fifo[162].ENA
enable => fifo[163].ENA
enable => fifo[164].ENA
enable => fifo[165].ENA
enable => fifo[166].ENA
enable => fifo[167].ENA
enable => fifo[168].ENA
enable => fifo[169].ENA
enable => fifo[170].ENA
enable => fifo[171].ENA
enable => fifo[172].ENA
enable => fifo[173].ENA
enable => fifo[174].ENA
enable => fifo[175].ENA
enable => fifo[176].ENA
enable => fifo[177].ENA
enable => fifo[178].ENA
enable => fifo[179].ENA
enable => fifo[180].ENA
enable => fifo[181].ENA
enable => fifo[182].ENA
enable => fifo[183].ENA
enable => fifo[184].ENA
enable => fifo[185].ENA
enable => fifo[186].ENA
enable => fifo[187].ENA
enable => fifo[188].ENA
enable => fifo[189].ENA
enable => fifo[190].ENA
enable => fifo[191].ENA
enable => fifo[192].ENA
enable => fifo[193].ENA
enable => fifo[194].ENA
enable => fifo[195].ENA
enable => fifo[196].ENA
enable => fifo[197].ENA
enable => fifo[198].ENA
enable => fifo[199].ENA
enable => fifo[200].ENA
enable => fifo[201].ENA
enable => fifo[202].ENA
enable => fifo[203].ENA
enable => fifo[204].ENA
enable => fifo[205].ENA
enable => fifo[206].ENA
enable => fifo[207].ENA
enable => fifo[208].ENA
enable => fifo[209].ENA
enable => fifo[210].ENA
enable => fifo[211].ENA
enable => fifo[212].ENA
enable => fifo[213].ENA
enable => fifo[214].ENA
enable => fifo[215].ENA
enable => fifo[216].ENA
enable => fifo[217].ENA
enable => fifo[218].ENA
enable => fifo[219].ENA
enable => fifo[220].ENA
enable => fifo[221].ENA
enable => fifo[222].ENA
enable => fifo[223].ENA
enable => fifo[224].ENA
enable => fifo[225].ENA
enable => fifo[226].ENA
enable => fifo[227].ENA
enable => fifo[228].ENA
enable => fifo[229].ENA
enable => fifo[230].ENA
enable => fifo[231].ENA
enable => fifo[232].ENA
enable => fifo[233].ENA
enable => fifo[234].ENA
enable => fifo[235].ENA
enable => fifo[236].ENA
enable => fifo[237].ENA
enable => fifo[238].ENA
enable => fifo[239].ENA
enable => fifo[240].ENA
enable => fifo[241].ENA
enable => fifo[242].ENA
enable => fifo[243].ENA
enable => fifo[244].ENA
enable => fifo[245].ENA
enable => fifo[246].ENA
enable => fifo[247].ENA
enable => fifo[248].ENA
enable => fifo[249].ENA
enable => fifo[250].ENA
enable => fifo[251].ENA
enable => fifo[252].ENA
enable => fifo[253].ENA
enable => fifo[254].ENA
enable => fifo[255].ENA
enable => fifo[256].ENA
enable => fifo[257].ENA
enable => fifo[258].ENA
enable => fifo[259].ENA
enable => fifo[260].ENA
enable => fifo[261].ENA
enable => fifo[262].ENA
enable => fifo[263].ENA
enable => fifo[264].ENA
enable => fifo[265].ENA
enable => fifo[266].ENA
enable => fifo[267].ENA
enable => fifo[268].ENA
enable => fifo[269].ENA
enable => fifo[270].ENA
enable => fifo[271].ENA
enable => fifo[272].ENA
enable => fifo[273].ENA
enable => fifo[274].ENA
enable => fifo[275].ENA
enable => fifo[276].ENA
enable => fifo[277].ENA
enable => fifo[278].ENA
enable => fifo[279].ENA
enable => fifo[280].ENA
enable => fifo[281].ENA
enable => fifo[282].ENA
enable => fifo[283].ENA
enable => fifo[284].ENA
enable => fifo[285].ENA
enable => fifo[286].ENA
enable => fifo[287].ENA
enable => fifo[288].ENA
enable => fifo[289].ENA
enable => fifo[290].ENA
enable => fifo[291].ENA
enable => fifo[292].ENA
enable => fifo[293].ENA
enable => fifo[294].ENA
enable => fifo[295].ENA
enable => fifo[296].ENA
enable => fifo[297].ENA
enable => fifo[298].ENA
enable => fifo[299].ENA
enable => fifo[300].ENA
enable => fifo[301].ENA
enable => fifo[302].ENA
enable => fifo[303].ENA
enable => fifo[304].ENA
enable => fifo[305].ENA
enable => fifo[306].ENA
enable => fifo[307].ENA
enable => fifo[308].ENA
enable => fifo[309].ENA
enable => fifo[310].ENA
enable => fifo[311].ENA
enable => fifo[312].ENA
enable => fifo[313].ENA
enable => fifo[314].ENA
enable => fifo[315].ENA
enable => fifo[316].ENA
enable => fifo[317].ENA
enable => fifo[318].ENA
enable => fifo[319].ENA
enable => fifo[320].ENA
enable => fifo[321].ENA
enable => fifo[322].ENA
enable => fifo[323].ENA
enable => fifo[324].ENA
enable => fifo[325].ENA
enable => fifo[326].ENA
enable => fifo[327].ENA
enable => fifo[328].ENA
enable => fifo[329].ENA
enable => fifo[330].ENA
enable => fifo[331].ENA
enable => fifo[332].ENA
enable => fifo[333].ENA
enable => fifo[334].ENA
enable => fifo[335].ENA
enable => fifo[336].ENA
enable => fifo[337].ENA
enable => fifo[338].ENA
enable => fifo[339].ENA
enable => fifo[340].ENA
enable => fifo[341].ENA
enable => fifo[342].ENA
enable => fifo[343].ENA
enable => fifo[344].ENA
enable => fifo[345].ENA
enable => fifo[346].ENA
enable => fifo[347].ENA
enable => fifo[348].ENA
enable => fifo[349].ENA
enable => fifo[350].ENA
enable => fifo[351].ENA
enable => fifo[352].ENA
enable => fifo[353].ENA
enable => fifo[354].ENA
enable => fifo[355].ENA
enable => fifo[356].ENA
enable => fifo[357].ENA
enable => fifo[358].ENA
enable => fifo[359].ENA
enable => fifo[360].ENA
enable => fifo[361].ENA
enable => fifo[362].ENA
enable => fifo[363].ENA
enable => fifo[364].ENA
enable => fifo[365].ENA
enable => fifo[366].ENA
enable => fifo[367].ENA
enable => fifo[368].ENA
enable => fifo[369].ENA
enable => fifo[370].ENA
enable => fifo[371].ENA
enable => fifo[372].ENA
enable => fifo[373].ENA
enable => fifo[374].ENA
enable => fifo[375].ENA
enable => fifo[376].ENA
enable => fifo[377].ENA
enable => fifo[378].ENA
enable => fifo[379].ENA
enable => fifo[380].ENA
enable => fifo[381].ENA
enable => fifo[382].ENA
enable => fifo[383].ENA
enable => fifo[384].ENA
enable => fifo[385].ENA
enable => fifo[386].ENA
enable => fifo[387].ENA
enable => fifo[388].ENA
enable => fifo[389].ENA
enable => fifo[390].ENA
enable => fifo[391].ENA
enable => fifo[392].ENA
enable => fifo[393].ENA
enable => fifo[394].ENA
enable => fifo[395].ENA
enable => fifo[396].ENA
enable => fifo[397].ENA
enable => fifo[398].ENA
enable => fifo[399].ENA
enable => fifo[400].ENA
enable => fifo[401].ENA
enable => fifo[402].ENA
enable => fifo[403].ENA
enable => fifo[404].ENA
enable => fifo[405].ENA
enable => fifo[406].ENA
enable => fifo[407].ENA
enable => fifo[408].ENA
enable => fifo[409].ENA
enable => fifo[410].ENA
enable => fifo[411].ENA
enable => fifo[412].ENA
enable => fifo[413].ENA
enable => fifo[414].ENA
enable => fifo[415].ENA
enable => fifo[416].ENA
enable => fifo[417].ENA
enable => fifo[418].ENA
enable => fifo[419].ENA
enable => fifo[420].ENA
enable => fifo[421].ENA
enable => fifo[422].ENA
enable => fifo[423].ENA
enable => fifo[424].ENA
enable => fifo[425].ENA
enable => fifo[426].ENA
enable => fifo[427].ENA
enable => fifo[428].ENA
enable => fifo[429].ENA
enable => fifo[430].ENA
enable => fifo[431].ENA
enable => fifo[432].ENA
enable => fifo[433].ENA
enable => fifo[434].ENA
enable => fifo[435].ENA
enable => fifo[436].ENA
enable => fifo[437].ENA
enable => fifo[438].ENA
enable => fifo[439].ENA
enable => fifo[440].ENA
enable => fifo[441].ENA
enable => fifo[442].ENA
enable => fifo[443].ENA
enable => fifo[444].ENA
enable => fifo[445].ENA
enable => fifo[446].ENA
enable => fifo[447].ENA
enable => fifo[448].ENA
enable => fifo[449].ENA
enable => fifo[450].ENA
enable => fifo[451].ENA
enable => fifo[452].ENA
enable => fifo[453].ENA
enable => fifo[454].ENA
enable => fifo[455].ENA
enable => fifo[456].ENA
enable => fifo[457].ENA
enable => fifo[458].ENA
enable => fifo[459].ENA
enable => fifo[460].ENA
enable => fifo[461].ENA
enable => fifo[462].ENA
enable => fifo[463].ENA
enable => fifo[464].ENA
enable => fifo[465].ENA
enable => fifo[466].ENA
enable => fifo[467].ENA
enable => fifo[468].ENA
enable => fifo[469].ENA
enable => fifo[470].ENA
enable => fifo[471].ENA
enable => fifo[472].ENA
enable => fifo[473].ENA
enable => fifo[474].ENA
enable => fifo[475].ENA
enable => fifo[476].ENA
enable => fifo[477].ENA
enable => fifo[478].ENA
enable => fifo[479].ENA
enable => fifo[480].ENA
enable => fifo[481].ENA
enable => fifo[482].ENA
enable => fifo[483].ENA
enable => fifo[484].ENA
enable => fifo[485].ENA
enable => fifo[486].ENA
enable => fifo[487].ENA
enable => fifo[488].ENA
enable => fifo[489].ENA
enable => fifo[490].ENA
enable => fifo[491].ENA
enable => fifo[492].ENA
enable => fifo[493].ENA
enable => fifo[494].ENA
enable => fifo[495].ENA
enable => fifo[496].ENA
enable => fifo[497].ENA
enable => fifo[498].ENA
enable => fifo[499].ENA
enable => fifo[500].ENA
enable => fifo[501].ENA
enable => fifo[502].ENA
enable => fifo[503].ENA
enable => fifo[504].ENA
enable => fifo[505].ENA
enable => fifo[506].ENA
enable => fifo[507].ENA
enable => fifo[508].ENA
enable => fifo[509].ENA
enable => fifo[510].ENA
enable => fifo[511].ENA
enable => fifo[512].ENA
enable => fifo[513].ENA
enable => fifo[514].ENA
enable => fifo[515].ENA
enable => fifo[516].ENA
enable => fifo[517].ENA
enable => fifo[518].ENA
enable => fifo[519].ENA
enable => fifo[520].ENA
enable => fifo[521].ENA
enable => fifo[522].ENA
enable => fifo[523].ENA
enable => fifo[524].ENA
enable => fifo[525].ENA
enable => fifo[526].ENA
enable => fifo[527].ENA
enable => fifo[528].ENA
enable => fifo[529].ENA
enable => fifo[530].ENA
enable => fifo[531].ENA
enable => fifo[532].ENA
enable => fifo[533].ENA
enable => fifo[534].ENA
enable => fifo[535].ENA
enable => fifo[536].ENA
enable => fifo[537].ENA
enable => fifo[538].ENA
enable => fifo[539].ENA
enable => fifo[540].ENA
enable => fifo[541].ENA
enable => fifo[542].ENA
enable => fifo[543].ENA
enable => fifo[544].ENA
enable => fifo[545].ENA
enable => fifo[546].ENA
enable => fifo[547].ENA
enable => fifo[548].ENA
enable => fifo[549].ENA
enable => fifo[550].ENA
enable => fifo[551].ENA
enable => fifo[552].ENA
enable => fifo[553].ENA
enable => fifo[554].ENA
enable => fifo[555].ENA
enable => fifo[556].ENA
enable => fifo[557].ENA
enable => fifo[558].ENA
enable => fifo[559].ENA
enable => fifo[560].ENA
enable => fifo[561].ENA
enable => fifo[562].ENA
enable => fifo[563].ENA
enable => fifo[564].ENA
enable => fifo[565].ENA
enable => fifo[566].ENA
enable => fifo[567].ENA
enable => fifo[568].ENA
enable => fifo[569].ENA
enable => fifo[570].ENA
enable => fifo[571].ENA
enable => fifo[572].ENA
enable => fifo[573].ENA
enable => fifo[574].ENA
enable => fifo[575].ENA
enable => fifo[576].ENA
enable => fifo[577].ENA
enable => fifo[578].ENA
enable => fifo[579].ENA
enable => fifo[580].ENA
enable => fifo[581].ENA
enable => fifo[582].ENA
enable => fifo[583].ENA
enable => fifo[584].ENA
enable => fifo[585].ENA
enable => fifo[586].ENA
enable => fifo[587].ENA
enable => fifo[588].ENA
enable => fifo[589].ENA
enable => fifo[590].ENA
enable => fifo[591].ENA
enable => fifo[592].ENA
enable => fifo[593].ENA
enable => fifo[594].ENA
enable => fifo[595].ENA
enable => fifo[596].ENA
enable => fifo[597].ENA
enable => fifo[598].ENA
enable => fifo[599].ENA
enable => fifo[600].ENA
enable => fifo[601].ENA
enable => fifo[602].ENA
enable => fifo[603].ENA
enable => fifo[604].ENA
enable => fifo[605].ENA
enable => fifo[606].ENA
enable => fifo[607].ENA
enable => fifo[608].ENA
enable => fifo[609].ENA
enable => fifo[610].ENA
enable => fifo[611].ENA
enable => fifo[612].ENA
enable => fifo[613].ENA
enable => fifo[614].ENA
enable => fifo[615].ENA
enable => fifo[616].ENA
enable => fifo[617].ENA
enable => fifo[618].ENA
enable => fifo[619].ENA
enable => fifo[620].ENA
enable => fifo[621].ENA
enable => fifo[622].ENA
enable => fifo[623].ENA
enable => fifo[624].ENA
enable => fifo[625].ENA
enable => fifo[626].ENA
enable => fifo[627].ENA
enable => fifo[628].ENA
enable => fifo[629].ENA
enable => fifo[630].ENA
enable => fifo[631].ENA
enable => fifo[632].ENA
enable => fifo[633].ENA
enable => fifo[634].ENA
enable => fifo[635].ENA
enable => fifo[636].ENA
enable => fifo[637].ENA
enable => fifo[638].ENA
enable => fifo[639].ENA
enable => fifo[640].ENA
enable => fifo[641].ENA
enable => fifo[642].ENA
enable => fifo[643].ENA
enable => fifo[644].ENA
enable => fifo[645].ENA
enable => fifo[646].ENA
enable => fifo[647].ENA
enable => fifo[648].ENA
enable => fifo[649].ENA
enable => fifo[650].ENA
enable => fifo[651].ENA
enable => fifo[652].ENA
enable => fifo[653].ENA
enable => fifo[654].ENA
enable => fifo[655].ENA
enable => fifo[656].ENA
enable => fifo[657].ENA
enable => fifo[658].ENA
enable => fifo[659].ENA
enable => fifo[660].ENA
enable => fifo[661].ENA
enable => fifo[662].ENA
enable => fifo[663].ENA
enable => fifo[664].ENA
enable => fifo[665].ENA
enable => fifo[666].ENA
enable => fifo[667].ENA
enable => fifo[668].ENA
enable => fifo[669].ENA
enable => fifo[670].ENA
enable => fifo[671].ENA
enable => fifo[672].ENA
enable => fifo[673].ENA
enable => fifo[674].ENA
enable => fifo[675].ENA
enable => fifo[676].ENA
enable => fifo[677].ENA
enable => fifo[678].ENA
enable => fifo[679].ENA
enable => fifo[680].ENA
enable => fifo[681].ENA
enable => fifo[682].ENA
enable => fifo[683].ENA
enable => fifo[684].ENA
enable => fifo[685].ENA
enable => fifo[686].ENA
enable => fifo[687].ENA
enable => fifo[688].ENA
enable => fifo[689].ENA
enable => fifo[690].ENA
enable => fifo[691].ENA
enable => fifo[692].ENA
enable => fifo[693].ENA
enable => fifo[694].ENA
enable => fifo[695].ENA
enable => fifo[696].ENA
enable => fifo[697].ENA
enable => fifo[698].ENA
enable => fifo[699].ENA
enable => fifo[700].ENA
enable => fifo[701].ENA
enable => fifo[702].ENA
enable => fifo[703].ENA
enable => fifo[704].ENA
enable => fifo[705].ENA
enable => fifo[706].ENA
enable => fifo[707].ENA
enable => fifo[708].ENA
enable => fifo[709].ENA
enable => fifo[710].ENA
enable => fifo[711].ENA
enable => fifo[712].ENA
enable => fifo[713].ENA
enable => fifo[714].ENA
enable => fifo[715].ENA
enable => fifo[716].ENA
enable => fifo[717].ENA
enable => fifo[718].ENA
enable => fifo[719].ENA
enable => fifo[720].ENA
enable => fifo[721].ENA
enable => fifo[722].ENA
enable => fifo[723].ENA
enable => fifo[724].ENA
enable => fifo[725].ENA
enable => fifo[726].ENA
enable => fifo[727].ENA
enable => fifo[728].ENA
enable => fifo[729].ENA
enable => fifo[730].ENA
enable => fifo[731].ENA
enable => fifo[732].ENA
enable => fifo[733].ENA
enable => fifo[734].ENA
enable => fifo[735].ENA
enable => fifo[736].ENA
enable => fifo[737].ENA
enable => fifo[738].ENA
enable => fifo[739].ENA
enable => fifo[740].ENA
enable => fifo[741].ENA
enable => fifo[742].ENA
enable => fifo[743].ENA
enable => fifo[744].ENA
enable => fifo[745].ENA
enable => fifo[746].ENA
enable => fifo[747].ENA
enable => fifo[748].ENA
enable => fifo[749].ENA
enable => fifo[750].ENA
enable => fifo[751].ENA
enable => fifo[752].ENA
enable => fifo[753].ENA
enable => fifo[754].ENA
enable => fifo[755].ENA
enable => fifo[756].ENA
enable => fifo[757].ENA
enable => fifo[758].ENA
enable => fifo[759].ENA
enable => fifo[760].ENA
enable => fifo[761].ENA
enable => fifo[762].ENA
enable => fifo[763].ENA
enable => fifo[764].ENA
enable => fifo[765].ENA
enable => fifo[766].ENA
enable => fifo[767].ENA
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
enable => data[16].ENA
enable => data[17].ENA
enable => data[18].ENA
enable => data[19].ENA
enable => data[20].ENA
enable => data[21].ENA
enable => data[22].ENA
enable => data[23].ENA
signal[0] => WideOr0.IN0
signal[1] => WideOr0.IN1
signal[2] => WideOr0.IN2
signal[3] => WideOr0.IN3
signal[4] => WideOr0.IN4
signal[5] => Add0.IN54
signal[6] => Add0.IN53
signal[7] => Add0.IN52
signal[8] => Add0.IN51
signal[9] => Add0.IN50
signal[10] => Add0.IN49
signal[11] => Add0.IN48
signal[12] => Add0.IN47
signal[13] => Add0.IN46
signal[14] => Add0.IN45
signal[15] => Add0.IN44
signal[16] => Add0.IN43
signal[17] => Add0.IN42
signal[18] => Add0.IN41
signal[19] => Add0.IN40
signal[20] => Add0.IN39
signal[21] => Add0.IN38
signal[22] => Add0.IN37
signal[23] => Add0.IN28
signal[23] => Add0.IN29
signal[23] => Add0.IN30
signal[23] => Add0.IN31
signal[23] => Add0.IN32
signal[23] => Add0.IN33
signal[23] => Add0.IN34
signal[23] => Add0.IN35
signal[23] => Add0.IN36
signal[23] => Add0.IN56
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|my_circuit:mc|average_filter_16:afll
clk => acc[0].CLK
clk => acc[1].CLK
clk => acc[2].CLK
clk => acc[3].CLK
clk => acc[4].CLK
clk => acc[5].CLK
clk => acc[6].CLK
clk => acc[7].CLK
clk => acc[8].CLK
clk => acc[9].CLK
clk => acc[10].CLK
clk => acc[11].CLK
clk => acc[12].CLK
clk => acc[13].CLK
clk => acc[14].CLK
clk => acc[15].CLK
clk => acc[16].CLK
clk => acc[17].CLK
clk => acc[18].CLK
clk => acc[19].CLK
clk => acc[20].CLK
clk => acc[21].CLK
clk => acc[22].CLK
clk => acc[23].CLK
clk => acc[24].CLK
clk => acc[25].CLK
clk => acc[26].CLK
clk => result[0]~reg0.CLK
clk => result[1]~reg0.CLK
clk => result[2]~reg0.CLK
clk => result[3]~reg0.CLK
clk => result[4]~reg0.CLK
clk => result[5]~reg0.CLK
clk => result[6]~reg0.CLK
clk => result[7]~reg0.CLK
clk => result[8]~reg0.CLK
clk => result[9]~reg0.CLK
clk => result[10]~reg0.CLK
clk => result[11]~reg0.CLK
clk => result[12]~reg0.CLK
clk => result[13]~reg0.CLK
clk => result[14]~reg0.CLK
clk => result[15]~reg0.CLK
clk => result[16]~reg0.CLK
clk => result[17]~reg0.CLK
clk => result[18]~reg0.CLK
clk => result[19]~reg0.CLK
clk => result[20]~reg0.CLK
clk => result[21]~reg0.CLK
clk => result[22]~reg0.CLK
clk => result[23]~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => fifo[0].CLK
clk => fifo[1].CLK
clk => fifo[2].CLK
clk => fifo[3].CLK
clk => fifo[4].CLK
clk => fifo[5].CLK
clk => fifo[6].CLK
clk => fifo[7].CLK
clk => fifo[8].CLK
clk => fifo[9].CLK
clk => fifo[10].CLK
clk => fifo[11].CLK
clk => fifo[12].CLK
clk => fifo[13].CLK
clk => fifo[14].CLK
clk => fifo[15].CLK
clk => fifo[16].CLK
clk => fifo[17].CLK
clk => fifo[18].CLK
clk => fifo[19].CLK
clk => fifo[20].CLK
clk => fifo[21].CLK
clk => fifo[22].CLK
clk => fifo[23].CLK
clk => fifo[24].CLK
clk => fifo[25].CLK
clk => fifo[26].CLK
clk => fifo[27].CLK
clk => fifo[28].CLK
clk => fifo[29].CLK
clk => fifo[30].CLK
clk => fifo[31].CLK
clk => fifo[32].CLK
clk => fifo[33].CLK
clk => fifo[34].CLK
clk => fifo[35].CLK
clk => fifo[36].CLK
clk => fifo[37].CLK
clk => fifo[38].CLK
clk => fifo[39].CLK
clk => fifo[40].CLK
clk => fifo[41].CLK
clk => fifo[42].CLK
clk => fifo[43].CLK
clk => fifo[44].CLK
clk => fifo[45].CLK
clk => fifo[46].CLK
clk => fifo[47].CLK
clk => fifo[48].CLK
clk => fifo[49].CLK
clk => fifo[50].CLK
clk => fifo[51].CLK
clk => fifo[52].CLK
clk => fifo[53].CLK
clk => fifo[54].CLK
clk => fifo[55].CLK
clk => fifo[56].CLK
clk => fifo[57].CLK
clk => fifo[58].CLK
clk => fifo[59].CLK
clk => fifo[60].CLK
clk => fifo[61].CLK
clk => fifo[62].CLK
clk => fifo[63].CLK
clk => fifo[64].CLK
clk => fifo[65].CLK
clk => fifo[66].CLK
clk => fifo[67].CLK
clk => fifo[68].CLK
clk => fifo[69].CLK
clk => fifo[70].CLK
clk => fifo[71].CLK
clk => fifo[72].CLK
clk => fifo[73].CLK
clk => fifo[74].CLK
clk => fifo[75].CLK
clk => fifo[76].CLK
clk => fifo[77].CLK
clk => fifo[78].CLK
clk => fifo[79].CLK
clk => fifo[80].CLK
clk => fifo[81].CLK
clk => fifo[82].CLK
clk => fifo[83].CLK
clk => fifo[84].CLK
clk => fifo[85].CLK
clk => fifo[86].CLK
clk => fifo[87].CLK
clk => fifo[88].CLK
clk => fifo[89].CLK
clk => fifo[90].CLK
clk => fifo[91].CLK
clk => fifo[92].CLK
clk => fifo[93].CLK
clk => fifo[94].CLK
clk => fifo[95].CLK
clk => fifo[96].CLK
clk => fifo[97].CLK
clk => fifo[98].CLK
clk => fifo[99].CLK
clk => fifo[100].CLK
clk => fifo[101].CLK
clk => fifo[102].CLK
clk => fifo[103].CLK
clk => fifo[104].CLK
clk => fifo[105].CLK
clk => fifo[106].CLK
clk => fifo[107].CLK
clk => fifo[108].CLK
clk => fifo[109].CLK
clk => fifo[110].CLK
clk => fifo[111].CLK
clk => fifo[112].CLK
clk => fifo[113].CLK
clk => fifo[114].CLK
clk => fifo[115].CLK
clk => fifo[116].CLK
clk => fifo[117].CLK
clk => fifo[118].CLK
clk => fifo[119].CLK
clk => fifo[120].CLK
clk => fifo[121].CLK
clk => fifo[122].CLK
clk => fifo[123].CLK
clk => fifo[124].CLK
clk => fifo[125].CLK
clk => fifo[126].CLK
clk => fifo[127].CLK
clk => fifo[128].CLK
clk => fifo[129].CLK
clk => fifo[130].CLK
clk => fifo[131].CLK
clk => fifo[132].CLK
clk => fifo[133].CLK
clk => fifo[134].CLK
clk => fifo[135].CLK
clk => fifo[136].CLK
clk => fifo[137].CLK
clk => fifo[138].CLK
clk => fifo[139].CLK
clk => fifo[140].CLK
clk => fifo[141].CLK
clk => fifo[142].CLK
clk => fifo[143].CLK
clk => fifo[144].CLK
clk => fifo[145].CLK
clk => fifo[146].CLK
clk => fifo[147].CLK
clk => fifo[148].CLK
clk => fifo[149].CLK
clk => fifo[150].CLK
clk => fifo[151].CLK
clk => fifo[152].CLK
clk => fifo[153].CLK
clk => fifo[154].CLK
clk => fifo[155].CLK
clk => fifo[156].CLK
clk => fifo[157].CLK
clk => fifo[158].CLK
clk => fifo[159].CLK
clk => fifo[160].CLK
clk => fifo[161].CLK
clk => fifo[162].CLK
clk => fifo[163].CLK
clk => fifo[164].CLK
clk => fifo[165].CLK
clk => fifo[166].CLK
clk => fifo[167].CLK
clk => fifo[168].CLK
clk => fifo[169].CLK
clk => fifo[170].CLK
clk => fifo[171].CLK
clk => fifo[172].CLK
clk => fifo[173].CLK
clk => fifo[174].CLK
clk => fifo[175].CLK
clk => fifo[176].CLK
clk => fifo[177].CLK
clk => fifo[178].CLK
clk => fifo[179].CLK
clk => fifo[180].CLK
clk => fifo[181].CLK
clk => fifo[182].CLK
clk => fifo[183].CLK
clk => fifo[184].CLK
clk => fifo[185].CLK
clk => fifo[186].CLK
clk => fifo[187].CLK
clk => fifo[188].CLK
clk => fifo[189].CLK
clk => fifo[190].CLK
clk => fifo[191].CLK
clk => fifo[192].CLK
clk => fifo[193].CLK
clk => fifo[194].CLK
clk => fifo[195].CLK
clk => fifo[196].CLK
clk => fifo[197].CLK
clk => fifo[198].CLK
clk => fifo[199].CLK
clk => fifo[200].CLK
clk => fifo[201].CLK
clk => fifo[202].CLK
clk => fifo[203].CLK
clk => fifo[204].CLK
clk => fifo[205].CLK
clk => fifo[206].CLK
clk => fifo[207].CLK
clk => fifo[208].CLK
clk => fifo[209].CLK
clk => fifo[210].CLK
clk => fifo[211].CLK
clk => fifo[212].CLK
clk => fifo[213].CLK
clk => fifo[214].CLK
clk => fifo[215].CLK
clk => fifo[216].CLK
clk => fifo[217].CLK
clk => fifo[218].CLK
clk => fifo[219].CLK
clk => fifo[220].CLK
clk => fifo[221].CLK
clk => fifo[222].CLK
clk => fifo[223].CLK
clk => fifo[224].CLK
clk => fifo[225].CLK
clk => fifo[226].CLK
clk => fifo[227].CLK
clk => fifo[228].CLK
clk => fifo[229].CLK
clk => fifo[230].CLK
clk => fifo[231].CLK
clk => fifo[232].CLK
clk => fifo[233].CLK
clk => fifo[234].CLK
clk => fifo[235].CLK
clk => fifo[236].CLK
clk => fifo[237].CLK
clk => fifo[238].CLK
clk => fifo[239].CLK
clk => fifo[240].CLK
clk => fifo[241].CLK
clk => fifo[242].CLK
clk => fifo[243].CLK
clk => fifo[244].CLK
clk => fifo[245].CLK
clk => fifo[246].CLK
clk => fifo[247].CLK
clk => fifo[248].CLK
clk => fifo[249].CLK
clk => fifo[250].CLK
clk => fifo[251].CLK
clk => fifo[252].CLK
clk => fifo[253].CLK
clk => fifo[254].CLK
clk => fifo[255].CLK
clk => fifo[256].CLK
clk => fifo[257].CLK
clk => fifo[258].CLK
clk => fifo[259].CLK
clk => fifo[260].CLK
clk => fifo[261].CLK
clk => fifo[262].CLK
clk => fifo[263].CLK
clk => fifo[264].CLK
clk => fifo[265].CLK
clk => fifo[266].CLK
clk => fifo[267].CLK
clk => fifo[268].CLK
clk => fifo[269].CLK
clk => fifo[270].CLK
clk => fifo[271].CLK
clk => fifo[272].CLK
clk => fifo[273].CLK
clk => fifo[274].CLK
clk => fifo[275].CLK
clk => fifo[276].CLK
clk => fifo[277].CLK
clk => fifo[278].CLK
clk => fifo[279].CLK
clk => fifo[280].CLK
clk => fifo[281].CLK
clk => fifo[282].CLK
clk => fifo[283].CLK
clk => fifo[284].CLK
clk => fifo[285].CLK
clk => fifo[286].CLK
clk => fifo[287].CLK
clk => fifo[288].CLK
clk => fifo[289].CLK
clk => fifo[290].CLK
clk => fifo[291].CLK
clk => fifo[292].CLK
clk => fifo[293].CLK
clk => fifo[294].CLK
clk => fifo[295].CLK
clk => fifo[296].CLK
clk => fifo[297].CLK
clk => fifo[298].CLK
clk => fifo[299].CLK
clk => fifo[300].CLK
clk => fifo[301].CLK
clk => fifo[302].CLK
clk => fifo[303].CLK
clk => fifo[304].CLK
clk => fifo[305].CLK
clk => fifo[306].CLK
clk => fifo[307].CLK
clk => fifo[308].CLK
clk => fifo[309].CLK
clk => fifo[310].CLK
clk => fifo[311].CLK
clk => fifo[312].CLK
clk => fifo[313].CLK
clk => fifo[314].CLK
clk => fifo[315].CLK
clk => fifo[316].CLK
clk => fifo[317].CLK
clk => fifo[318].CLK
clk => fifo[319].CLK
clk => fifo[320].CLK
clk => fifo[321].CLK
clk => fifo[322].CLK
clk => fifo[323].CLK
clk => fifo[324].CLK
clk => fifo[325].CLK
clk => fifo[326].CLK
clk => fifo[327].CLK
clk => fifo[328].CLK
clk => fifo[329].CLK
clk => fifo[330].CLK
clk => fifo[331].CLK
clk => fifo[332].CLK
clk => fifo[333].CLK
clk => fifo[334].CLK
clk => fifo[335].CLK
clk => fifo[336].CLK
clk => fifo[337].CLK
clk => fifo[338].CLK
clk => fifo[339].CLK
clk => fifo[340].CLK
clk => fifo[341].CLK
clk => fifo[342].CLK
clk => fifo[343].CLK
clk => fifo[344].CLK
clk => fifo[345].CLK
clk => fifo[346].CLK
clk => fifo[347].CLK
clk => fifo[348].CLK
clk => fifo[349].CLK
clk => fifo[350].CLK
clk => fifo[351].CLK
clk => fifo[352].CLK
clk => fifo[353].CLK
clk => fifo[354].CLK
clk => fifo[355].CLK
clk => fifo[356].CLK
clk => fifo[357].CLK
clk => fifo[358].CLK
clk => fifo[359].CLK
clk => fifo[360].CLK
clk => fifo[361].CLK
clk => fifo[362].CLK
clk => fifo[363].CLK
clk => fifo[364].CLK
clk => fifo[365].CLK
clk => fifo[366].CLK
clk => fifo[367].CLK
clk => fifo[368].CLK
clk => fifo[369].CLK
clk => fifo[370].CLK
clk => fifo[371].CLK
clk => fifo[372].CLK
clk => fifo[373].CLK
clk => fifo[374].CLK
clk => fifo[375].CLK
clk => fifo[376].CLK
clk => fifo[377].CLK
clk => fifo[378].CLK
clk => fifo[379].CLK
clk => fifo[380].CLK
clk => fifo[381].CLK
clk => fifo[382].CLK
clk => fifo[383].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
enable => acc[0].ENA
enable => acc[1].ENA
enable => acc[2].ENA
enable => acc[3].ENA
enable => acc[4].ENA
enable => acc[5].ENA
enable => acc[6].ENA
enable => acc[7].ENA
enable => acc[8].ENA
enable => acc[9].ENA
enable => acc[10].ENA
enable => acc[11].ENA
enable => acc[12].ENA
enable => acc[13].ENA
enable => acc[14].ENA
enable => acc[15].ENA
enable => acc[16].ENA
enable => acc[17].ENA
enable => acc[18].ENA
enable => acc[19].ENA
enable => acc[20].ENA
enable => acc[21].ENA
enable => acc[22].ENA
enable => acc[23].ENA
enable => acc[24].ENA
enable => acc[25].ENA
enable => acc[26].ENA
enable => result[0]~reg0.ENA
enable => result[1]~reg0.ENA
enable => result[2]~reg0.ENA
enable => result[3]~reg0.ENA
enable => result[4]~reg0.ENA
enable => result[5]~reg0.ENA
enable => result[6]~reg0.ENA
enable => result[7]~reg0.ENA
enable => result[8]~reg0.ENA
enable => result[9]~reg0.ENA
enable => result[10]~reg0.ENA
enable => result[11]~reg0.ENA
enable => result[12]~reg0.ENA
enable => result[13]~reg0.ENA
enable => result[14]~reg0.ENA
enable => result[15]~reg0.ENA
enable => result[16]~reg0.ENA
enable => result[17]~reg0.ENA
enable => result[18]~reg0.ENA
enable => result[19]~reg0.ENA
enable => result[20]~reg0.ENA
enable => result[21]~reg0.ENA
enable => result[22]~reg0.ENA
enable => result[23]~reg0.ENA
enable => tmp[0].ENA
enable => tmp[1].ENA
enable => tmp[2].ENA
enable => tmp[3].ENA
enable => tmp[4].ENA
enable => tmp[5].ENA
enable => tmp[6].ENA
enable => tmp[7].ENA
enable => tmp[8].ENA
enable => tmp[9].ENA
enable => tmp[10].ENA
enable => tmp[11].ENA
enable => tmp[12].ENA
enable => tmp[13].ENA
enable => tmp[14].ENA
enable => tmp[15].ENA
enable => tmp[16].ENA
enable => tmp[17].ENA
enable => tmp[18].ENA
enable => tmp[19].ENA
enable => tmp[20].ENA
enable => tmp[21].ENA
enable => tmp[22].ENA
enable => tmp[23].ENA
enable => tmp[24].ENA
enable => tmp[25].ENA
enable => tmp[26].ENA
enable => fifo[0].ENA
enable => fifo[1].ENA
enable => fifo[2].ENA
enable => fifo[3].ENA
enable => fifo[4].ENA
enable => fifo[5].ENA
enable => fifo[6].ENA
enable => fifo[7].ENA
enable => fifo[8].ENA
enable => fifo[9].ENA
enable => fifo[10].ENA
enable => fifo[11].ENA
enable => fifo[12].ENA
enable => fifo[13].ENA
enable => fifo[14].ENA
enable => fifo[15].ENA
enable => fifo[16].ENA
enable => fifo[17].ENA
enable => fifo[18].ENA
enable => fifo[19].ENA
enable => fifo[20].ENA
enable => fifo[21].ENA
enable => fifo[22].ENA
enable => fifo[23].ENA
enable => fifo[24].ENA
enable => fifo[25].ENA
enable => fifo[26].ENA
enable => fifo[27].ENA
enable => fifo[28].ENA
enable => fifo[29].ENA
enable => fifo[30].ENA
enable => fifo[31].ENA
enable => fifo[32].ENA
enable => fifo[33].ENA
enable => fifo[34].ENA
enable => fifo[35].ENA
enable => fifo[36].ENA
enable => fifo[37].ENA
enable => fifo[38].ENA
enable => fifo[39].ENA
enable => fifo[40].ENA
enable => fifo[41].ENA
enable => fifo[42].ENA
enable => fifo[43].ENA
enable => fifo[44].ENA
enable => fifo[45].ENA
enable => fifo[46].ENA
enable => fifo[47].ENA
enable => fifo[48].ENA
enable => fifo[49].ENA
enable => fifo[50].ENA
enable => fifo[51].ENA
enable => fifo[52].ENA
enable => fifo[53].ENA
enable => fifo[54].ENA
enable => fifo[55].ENA
enable => fifo[56].ENA
enable => fifo[57].ENA
enable => fifo[58].ENA
enable => fifo[59].ENA
enable => fifo[60].ENA
enable => fifo[61].ENA
enable => fifo[62].ENA
enable => fifo[63].ENA
enable => fifo[64].ENA
enable => fifo[65].ENA
enable => fifo[66].ENA
enable => fifo[67].ENA
enable => fifo[68].ENA
enable => fifo[69].ENA
enable => fifo[70].ENA
enable => fifo[71].ENA
enable => fifo[72].ENA
enable => fifo[73].ENA
enable => fifo[74].ENA
enable => fifo[75].ENA
enable => fifo[76].ENA
enable => fifo[77].ENA
enable => fifo[78].ENA
enable => fifo[79].ENA
enable => fifo[80].ENA
enable => fifo[81].ENA
enable => fifo[82].ENA
enable => fifo[83].ENA
enable => fifo[84].ENA
enable => fifo[85].ENA
enable => fifo[86].ENA
enable => fifo[87].ENA
enable => fifo[88].ENA
enable => fifo[89].ENA
enable => fifo[90].ENA
enable => fifo[91].ENA
enable => fifo[92].ENA
enable => fifo[93].ENA
enable => fifo[94].ENA
enable => fifo[95].ENA
enable => fifo[96].ENA
enable => fifo[97].ENA
enable => fifo[98].ENA
enable => fifo[99].ENA
enable => fifo[100].ENA
enable => fifo[101].ENA
enable => fifo[102].ENA
enable => fifo[103].ENA
enable => fifo[104].ENA
enable => fifo[105].ENA
enable => fifo[106].ENA
enable => fifo[107].ENA
enable => fifo[108].ENA
enable => fifo[109].ENA
enable => fifo[110].ENA
enable => fifo[111].ENA
enable => fifo[112].ENA
enable => fifo[113].ENA
enable => fifo[114].ENA
enable => fifo[115].ENA
enable => fifo[116].ENA
enable => fifo[117].ENA
enable => fifo[118].ENA
enable => fifo[119].ENA
enable => fifo[120].ENA
enable => fifo[121].ENA
enable => fifo[122].ENA
enable => fifo[123].ENA
enable => fifo[124].ENA
enable => fifo[125].ENA
enable => fifo[126].ENA
enable => fifo[127].ENA
enable => fifo[128].ENA
enable => fifo[129].ENA
enable => fifo[130].ENA
enable => fifo[131].ENA
enable => fifo[132].ENA
enable => fifo[133].ENA
enable => fifo[134].ENA
enable => fifo[135].ENA
enable => fifo[136].ENA
enable => fifo[137].ENA
enable => fifo[138].ENA
enable => fifo[139].ENA
enable => fifo[140].ENA
enable => fifo[141].ENA
enable => fifo[142].ENA
enable => fifo[143].ENA
enable => fifo[144].ENA
enable => fifo[145].ENA
enable => fifo[146].ENA
enable => fifo[147].ENA
enable => fifo[148].ENA
enable => fifo[149].ENA
enable => fifo[150].ENA
enable => fifo[151].ENA
enable => fifo[152].ENA
enable => fifo[153].ENA
enable => fifo[154].ENA
enable => fifo[155].ENA
enable => fifo[156].ENA
enable => fifo[157].ENA
enable => fifo[158].ENA
enable => fifo[159].ENA
enable => fifo[160].ENA
enable => fifo[161].ENA
enable => fifo[162].ENA
enable => fifo[163].ENA
enable => fifo[164].ENA
enable => fifo[165].ENA
enable => fifo[166].ENA
enable => fifo[167].ENA
enable => fifo[168].ENA
enable => fifo[169].ENA
enable => fifo[170].ENA
enable => fifo[171].ENA
enable => fifo[172].ENA
enable => fifo[173].ENA
enable => fifo[174].ENA
enable => fifo[175].ENA
enable => fifo[176].ENA
enable => fifo[177].ENA
enable => fifo[178].ENA
enable => fifo[179].ENA
enable => fifo[180].ENA
enable => fifo[181].ENA
enable => fifo[182].ENA
enable => fifo[183].ENA
enable => fifo[184].ENA
enable => fifo[185].ENA
enable => fifo[186].ENA
enable => fifo[187].ENA
enable => fifo[188].ENA
enable => fifo[189].ENA
enable => fifo[190].ENA
enable => fifo[191].ENA
enable => fifo[192].ENA
enable => fifo[193].ENA
enable => fifo[194].ENA
enable => fifo[195].ENA
enable => fifo[196].ENA
enable => fifo[197].ENA
enable => fifo[198].ENA
enable => fifo[199].ENA
enable => fifo[200].ENA
enable => fifo[201].ENA
enable => fifo[202].ENA
enable => fifo[203].ENA
enable => fifo[204].ENA
enable => fifo[205].ENA
enable => fifo[206].ENA
enable => fifo[207].ENA
enable => fifo[208].ENA
enable => fifo[209].ENA
enable => fifo[210].ENA
enable => fifo[211].ENA
enable => fifo[212].ENA
enable => fifo[213].ENA
enable => fifo[214].ENA
enable => fifo[215].ENA
enable => fifo[216].ENA
enable => fifo[217].ENA
enable => fifo[218].ENA
enable => fifo[219].ENA
enable => fifo[220].ENA
enable => fifo[221].ENA
enable => fifo[222].ENA
enable => fifo[223].ENA
enable => fifo[224].ENA
enable => fifo[225].ENA
enable => fifo[226].ENA
enable => fifo[227].ENA
enable => fifo[228].ENA
enable => fifo[229].ENA
enable => fifo[230].ENA
enable => fifo[231].ENA
enable => fifo[232].ENA
enable => fifo[233].ENA
enable => fifo[234].ENA
enable => fifo[235].ENA
enable => fifo[236].ENA
enable => fifo[237].ENA
enable => fifo[238].ENA
enable => fifo[239].ENA
enable => fifo[240].ENA
enable => fifo[241].ENA
enable => fifo[242].ENA
enable => fifo[243].ENA
enable => fifo[244].ENA
enable => fifo[245].ENA
enable => fifo[246].ENA
enable => fifo[247].ENA
enable => fifo[248].ENA
enable => fifo[249].ENA
enable => fifo[250].ENA
enable => fifo[251].ENA
enable => fifo[252].ENA
enable => fifo[253].ENA
enable => fifo[254].ENA
enable => fifo[255].ENA
enable => fifo[256].ENA
enable => fifo[257].ENA
enable => fifo[258].ENA
enable => fifo[259].ENA
enable => fifo[260].ENA
enable => fifo[261].ENA
enable => fifo[262].ENA
enable => fifo[263].ENA
enable => fifo[264].ENA
enable => fifo[265].ENA
enable => fifo[266].ENA
enable => fifo[267].ENA
enable => fifo[268].ENA
enable => fifo[269].ENA
enable => fifo[270].ENA
enable => fifo[271].ENA
enable => fifo[272].ENA
enable => fifo[273].ENA
enable => fifo[274].ENA
enable => fifo[275].ENA
enable => fifo[276].ENA
enable => fifo[277].ENA
enable => fifo[278].ENA
enable => fifo[279].ENA
enable => fifo[280].ENA
enable => fifo[281].ENA
enable => fifo[282].ENA
enable => fifo[283].ENA
enable => fifo[284].ENA
enable => fifo[285].ENA
enable => fifo[286].ENA
enable => fifo[287].ENA
enable => fifo[288].ENA
enable => fifo[289].ENA
enable => fifo[290].ENA
enable => fifo[291].ENA
enable => fifo[292].ENA
enable => fifo[293].ENA
enable => fifo[294].ENA
enable => fifo[295].ENA
enable => fifo[296].ENA
enable => fifo[297].ENA
enable => fifo[298].ENA
enable => fifo[299].ENA
enable => fifo[300].ENA
enable => fifo[301].ENA
enable => fifo[302].ENA
enable => fifo[303].ENA
enable => fifo[304].ENA
enable => fifo[305].ENA
enable => fifo[306].ENA
enable => fifo[307].ENA
enable => fifo[308].ENA
enable => fifo[309].ENA
enable => fifo[310].ENA
enable => fifo[311].ENA
enable => fifo[312].ENA
enable => fifo[313].ENA
enable => fifo[314].ENA
enable => fifo[315].ENA
enable => fifo[316].ENA
enable => fifo[317].ENA
enable => fifo[318].ENA
enable => fifo[319].ENA
enable => fifo[320].ENA
enable => fifo[321].ENA
enable => fifo[322].ENA
enable => fifo[323].ENA
enable => fifo[324].ENA
enable => fifo[325].ENA
enable => fifo[326].ENA
enable => fifo[327].ENA
enable => fifo[328].ENA
enable => fifo[329].ENA
enable => fifo[330].ENA
enable => fifo[331].ENA
enable => fifo[332].ENA
enable => fifo[333].ENA
enable => fifo[334].ENA
enable => fifo[335].ENA
enable => fifo[336].ENA
enable => fifo[337].ENA
enable => fifo[338].ENA
enable => fifo[339].ENA
enable => fifo[340].ENA
enable => fifo[341].ENA
enable => fifo[342].ENA
enable => fifo[343].ENA
enable => fifo[344].ENA
enable => fifo[345].ENA
enable => fifo[346].ENA
enable => fifo[347].ENA
enable => fifo[348].ENA
enable => fifo[349].ENA
enable => fifo[350].ENA
enable => fifo[351].ENA
enable => fifo[352].ENA
enable => fifo[353].ENA
enable => fifo[354].ENA
enable => fifo[355].ENA
enable => fifo[356].ENA
enable => fifo[357].ENA
enable => fifo[358].ENA
enable => fifo[359].ENA
enable => fifo[360].ENA
enable => fifo[361].ENA
enable => fifo[362].ENA
enable => fifo[363].ENA
enable => fifo[364].ENA
enable => fifo[365].ENA
enable => fifo[366].ENA
enable => fifo[367].ENA
enable => fifo[368].ENA
enable => fifo[369].ENA
enable => fifo[370].ENA
enable => fifo[371].ENA
enable => fifo[372].ENA
enable => fifo[373].ENA
enable => fifo[374].ENA
enable => fifo[375].ENA
enable => fifo[376].ENA
enable => fifo[377].ENA
enable => fifo[378].ENA
enable => fifo[379].ENA
enable => fifo[380].ENA
enable => fifo[381].ENA
enable => fifo[382].ENA
enable => fifo[383].ENA
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
enable => data[16].ENA
enable => data[17].ENA
enable => data[18].ENA
enable => data[19].ENA
enable => data[20].ENA
enable => data[21].ENA
enable => data[22].ENA
enable => data[23].ENA
signal[0] => ~NO_FANOUT~
signal[1] => ~NO_FANOUT~
signal[2] => ~NO_FANOUT~
signal[3] => ~NO_FANOUT~
signal[4] => data[0].DATAIN
signal[5] => data[1].DATAIN
signal[6] => data[2].DATAIN
signal[7] => data[3].DATAIN
signal[8] => data[4].DATAIN
signal[9] => data[5].DATAIN
signal[10] => data[6].DATAIN
signal[11] => data[7].DATAIN
signal[12] => data[8].DATAIN
signal[13] => data[9].DATAIN
signal[14] => data[10].DATAIN
signal[15] => data[11].DATAIN
signal[16] => data[12].DATAIN
signal[17] => data[13].DATAIN
signal[18] => data[14].DATAIN
signal[19] => data[15].DATAIN
signal[20] => data[16].DATAIN
signal[21] => data[17].DATAIN
signal[22] => data[18].DATAIN
signal[23] => data[19].DATAIN
signal[23] => data[20].DATAIN
signal[23] => data[21].DATAIN
signal[23] => data[22].DATAIN
signal[23] => data[23].DATAIN
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|my_circuit:mc|average_filter_16:aflr
clk => acc[0].CLK
clk => acc[1].CLK
clk => acc[2].CLK
clk => acc[3].CLK
clk => acc[4].CLK
clk => acc[5].CLK
clk => acc[6].CLK
clk => acc[7].CLK
clk => acc[8].CLK
clk => acc[9].CLK
clk => acc[10].CLK
clk => acc[11].CLK
clk => acc[12].CLK
clk => acc[13].CLK
clk => acc[14].CLK
clk => acc[15].CLK
clk => acc[16].CLK
clk => acc[17].CLK
clk => acc[18].CLK
clk => acc[19].CLK
clk => acc[20].CLK
clk => acc[21].CLK
clk => acc[22].CLK
clk => acc[23].CLK
clk => acc[24].CLK
clk => acc[25].CLK
clk => acc[26].CLK
clk => result[0]~reg0.CLK
clk => result[1]~reg0.CLK
clk => result[2]~reg0.CLK
clk => result[3]~reg0.CLK
clk => result[4]~reg0.CLK
clk => result[5]~reg0.CLK
clk => result[6]~reg0.CLK
clk => result[7]~reg0.CLK
clk => result[8]~reg0.CLK
clk => result[9]~reg0.CLK
clk => result[10]~reg0.CLK
clk => result[11]~reg0.CLK
clk => result[12]~reg0.CLK
clk => result[13]~reg0.CLK
clk => result[14]~reg0.CLK
clk => result[15]~reg0.CLK
clk => result[16]~reg0.CLK
clk => result[17]~reg0.CLK
clk => result[18]~reg0.CLK
clk => result[19]~reg0.CLK
clk => result[20]~reg0.CLK
clk => result[21]~reg0.CLK
clk => result[22]~reg0.CLK
clk => result[23]~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
clk => tmp[11].CLK
clk => tmp[12].CLK
clk => tmp[13].CLK
clk => tmp[14].CLK
clk => tmp[15].CLK
clk => tmp[16].CLK
clk => tmp[17].CLK
clk => tmp[18].CLK
clk => tmp[19].CLK
clk => tmp[20].CLK
clk => tmp[21].CLK
clk => tmp[22].CLK
clk => tmp[23].CLK
clk => tmp[24].CLK
clk => tmp[25].CLK
clk => tmp[26].CLK
clk => fifo[0].CLK
clk => fifo[1].CLK
clk => fifo[2].CLK
clk => fifo[3].CLK
clk => fifo[4].CLK
clk => fifo[5].CLK
clk => fifo[6].CLK
clk => fifo[7].CLK
clk => fifo[8].CLK
clk => fifo[9].CLK
clk => fifo[10].CLK
clk => fifo[11].CLK
clk => fifo[12].CLK
clk => fifo[13].CLK
clk => fifo[14].CLK
clk => fifo[15].CLK
clk => fifo[16].CLK
clk => fifo[17].CLK
clk => fifo[18].CLK
clk => fifo[19].CLK
clk => fifo[20].CLK
clk => fifo[21].CLK
clk => fifo[22].CLK
clk => fifo[23].CLK
clk => fifo[24].CLK
clk => fifo[25].CLK
clk => fifo[26].CLK
clk => fifo[27].CLK
clk => fifo[28].CLK
clk => fifo[29].CLK
clk => fifo[30].CLK
clk => fifo[31].CLK
clk => fifo[32].CLK
clk => fifo[33].CLK
clk => fifo[34].CLK
clk => fifo[35].CLK
clk => fifo[36].CLK
clk => fifo[37].CLK
clk => fifo[38].CLK
clk => fifo[39].CLK
clk => fifo[40].CLK
clk => fifo[41].CLK
clk => fifo[42].CLK
clk => fifo[43].CLK
clk => fifo[44].CLK
clk => fifo[45].CLK
clk => fifo[46].CLK
clk => fifo[47].CLK
clk => fifo[48].CLK
clk => fifo[49].CLK
clk => fifo[50].CLK
clk => fifo[51].CLK
clk => fifo[52].CLK
clk => fifo[53].CLK
clk => fifo[54].CLK
clk => fifo[55].CLK
clk => fifo[56].CLK
clk => fifo[57].CLK
clk => fifo[58].CLK
clk => fifo[59].CLK
clk => fifo[60].CLK
clk => fifo[61].CLK
clk => fifo[62].CLK
clk => fifo[63].CLK
clk => fifo[64].CLK
clk => fifo[65].CLK
clk => fifo[66].CLK
clk => fifo[67].CLK
clk => fifo[68].CLK
clk => fifo[69].CLK
clk => fifo[70].CLK
clk => fifo[71].CLK
clk => fifo[72].CLK
clk => fifo[73].CLK
clk => fifo[74].CLK
clk => fifo[75].CLK
clk => fifo[76].CLK
clk => fifo[77].CLK
clk => fifo[78].CLK
clk => fifo[79].CLK
clk => fifo[80].CLK
clk => fifo[81].CLK
clk => fifo[82].CLK
clk => fifo[83].CLK
clk => fifo[84].CLK
clk => fifo[85].CLK
clk => fifo[86].CLK
clk => fifo[87].CLK
clk => fifo[88].CLK
clk => fifo[89].CLK
clk => fifo[90].CLK
clk => fifo[91].CLK
clk => fifo[92].CLK
clk => fifo[93].CLK
clk => fifo[94].CLK
clk => fifo[95].CLK
clk => fifo[96].CLK
clk => fifo[97].CLK
clk => fifo[98].CLK
clk => fifo[99].CLK
clk => fifo[100].CLK
clk => fifo[101].CLK
clk => fifo[102].CLK
clk => fifo[103].CLK
clk => fifo[104].CLK
clk => fifo[105].CLK
clk => fifo[106].CLK
clk => fifo[107].CLK
clk => fifo[108].CLK
clk => fifo[109].CLK
clk => fifo[110].CLK
clk => fifo[111].CLK
clk => fifo[112].CLK
clk => fifo[113].CLK
clk => fifo[114].CLK
clk => fifo[115].CLK
clk => fifo[116].CLK
clk => fifo[117].CLK
clk => fifo[118].CLK
clk => fifo[119].CLK
clk => fifo[120].CLK
clk => fifo[121].CLK
clk => fifo[122].CLK
clk => fifo[123].CLK
clk => fifo[124].CLK
clk => fifo[125].CLK
clk => fifo[126].CLK
clk => fifo[127].CLK
clk => fifo[128].CLK
clk => fifo[129].CLK
clk => fifo[130].CLK
clk => fifo[131].CLK
clk => fifo[132].CLK
clk => fifo[133].CLK
clk => fifo[134].CLK
clk => fifo[135].CLK
clk => fifo[136].CLK
clk => fifo[137].CLK
clk => fifo[138].CLK
clk => fifo[139].CLK
clk => fifo[140].CLK
clk => fifo[141].CLK
clk => fifo[142].CLK
clk => fifo[143].CLK
clk => fifo[144].CLK
clk => fifo[145].CLK
clk => fifo[146].CLK
clk => fifo[147].CLK
clk => fifo[148].CLK
clk => fifo[149].CLK
clk => fifo[150].CLK
clk => fifo[151].CLK
clk => fifo[152].CLK
clk => fifo[153].CLK
clk => fifo[154].CLK
clk => fifo[155].CLK
clk => fifo[156].CLK
clk => fifo[157].CLK
clk => fifo[158].CLK
clk => fifo[159].CLK
clk => fifo[160].CLK
clk => fifo[161].CLK
clk => fifo[162].CLK
clk => fifo[163].CLK
clk => fifo[164].CLK
clk => fifo[165].CLK
clk => fifo[166].CLK
clk => fifo[167].CLK
clk => fifo[168].CLK
clk => fifo[169].CLK
clk => fifo[170].CLK
clk => fifo[171].CLK
clk => fifo[172].CLK
clk => fifo[173].CLK
clk => fifo[174].CLK
clk => fifo[175].CLK
clk => fifo[176].CLK
clk => fifo[177].CLK
clk => fifo[178].CLK
clk => fifo[179].CLK
clk => fifo[180].CLK
clk => fifo[181].CLK
clk => fifo[182].CLK
clk => fifo[183].CLK
clk => fifo[184].CLK
clk => fifo[185].CLK
clk => fifo[186].CLK
clk => fifo[187].CLK
clk => fifo[188].CLK
clk => fifo[189].CLK
clk => fifo[190].CLK
clk => fifo[191].CLK
clk => fifo[192].CLK
clk => fifo[193].CLK
clk => fifo[194].CLK
clk => fifo[195].CLK
clk => fifo[196].CLK
clk => fifo[197].CLK
clk => fifo[198].CLK
clk => fifo[199].CLK
clk => fifo[200].CLK
clk => fifo[201].CLK
clk => fifo[202].CLK
clk => fifo[203].CLK
clk => fifo[204].CLK
clk => fifo[205].CLK
clk => fifo[206].CLK
clk => fifo[207].CLK
clk => fifo[208].CLK
clk => fifo[209].CLK
clk => fifo[210].CLK
clk => fifo[211].CLK
clk => fifo[212].CLK
clk => fifo[213].CLK
clk => fifo[214].CLK
clk => fifo[215].CLK
clk => fifo[216].CLK
clk => fifo[217].CLK
clk => fifo[218].CLK
clk => fifo[219].CLK
clk => fifo[220].CLK
clk => fifo[221].CLK
clk => fifo[222].CLK
clk => fifo[223].CLK
clk => fifo[224].CLK
clk => fifo[225].CLK
clk => fifo[226].CLK
clk => fifo[227].CLK
clk => fifo[228].CLK
clk => fifo[229].CLK
clk => fifo[230].CLK
clk => fifo[231].CLK
clk => fifo[232].CLK
clk => fifo[233].CLK
clk => fifo[234].CLK
clk => fifo[235].CLK
clk => fifo[236].CLK
clk => fifo[237].CLK
clk => fifo[238].CLK
clk => fifo[239].CLK
clk => fifo[240].CLK
clk => fifo[241].CLK
clk => fifo[242].CLK
clk => fifo[243].CLK
clk => fifo[244].CLK
clk => fifo[245].CLK
clk => fifo[246].CLK
clk => fifo[247].CLK
clk => fifo[248].CLK
clk => fifo[249].CLK
clk => fifo[250].CLK
clk => fifo[251].CLK
clk => fifo[252].CLK
clk => fifo[253].CLK
clk => fifo[254].CLK
clk => fifo[255].CLK
clk => fifo[256].CLK
clk => fifo[257].CLK
clk => fifo[258].CLK
clk => fifo[259].CLK
clk => fifo[260].CLK
clk => fifo[261].CLK
clk => fifo[262].CLK
clk => fifo[263].CLK
clk => fifo[264].CLK
clk => fifo[265].CLK
clk => fifo[266].CLK
clk => fifo[267].CLK
clk => fifo[268].CLK
clk => fifo[269].CLK
clk => fifo[270].CLK
clk => fifo[271].CLK
clk => fifo[272].CLK
clk => fifo[273].CLK
clk => fifo[274].CLK
clk => fifo[275].CLK
clk => fifo[276].CLK
clk => fifo[277].CLK
clk => fifo[278].CLK
clk => fifo[279].CLK
clk => fifo[280].CLK
clk => fifo[281].CLK
clk => fifo[282].CLK
clk => fifo[283].CLK
clk => fifo[284].CLK
clk => fifo[285].CLK
clk => fifo[286].CLK
clk => fifo[287].CLK
clk => fifo[288].CLK
clk => fifo[289].CLK
clk => fifo[290].CLK
clk => fifo[291].CLK
clk => fifo[292].CLK
clk => fifo[293].CLK
clk => fifo[294].CLK
clk => fifo[295].CLK
clk => fifo[296].CLK
clk => fifo[297].CLK
clk => fifo[298].CLK
clk => fifo[299].CLK
clk => fifo[300].CLK
clk => fifo[301].CLK
clk => fifo[302].CLK
clk => fifo[303].CLK
clk => fifo[304].CLK
clk => fifo[305].CLK
clk => fifo[306].CLK
clk => fifo[307].CLK
clk => fifo[308].CLK
clk => fifo[309].CLK
clk => fifo[310].CLK
clk => fifo[311].CLK
clk => fifo[312].CLK
clk => fifo[313].CLK
clk => fifo[314].CLK
clk => fifo[315].CLK
clk => fifo[316].CLK
clk => fifo[317].CLK
clk => fifo[318].CLK
clk => fifo[319].CLK
clk => fifo[320].CLK
clk => fifo[321].CLK
clk => fifo[322].CLK
clk => fifo[323].CLK
clk => fifo[324].CLK
clk => fifo[325].CLK
clk => fifo[326].CLK
clk => fifo[327].CLK
clk => fifo[328].CLK
clk => fifo[329].CLK
clk => fifo[330].CLK
clk => fifo[331].CLK
clk => fifo[332].CLK
clk => fifo[333].CLK
clk => fifo[334].CLK
clk => fifo[335].CLK
clk => fifo[336].CLK
clk => fifo[337].CLK
clk => fifo[338].CLK
clk => fifo[339].CLK
clk => fifo[340].CLK
clk => fifo[341].CLK
clk => fifo[342].CLK
clk => fifo[343].CLK
clk => fifo[344].CLK
clk => fifo[345].CLK
clk => fifo[346].CLK
clk => fifo[347].CLK
clk => fifo[348].CLK
clk => fifo[349].CLK
clk => fifo[350].CLK
clk => fifo[351].CLK
clk => fifo[352].CLK
clk => fifo[353].CLK
clk => fifo[354].CLK
clk => fifo[355].CLK
clk => fifo[356].CLK
clk => fifo[357].CLK
clk => fifo[358].CLK
clk => fifo[359].CLK
clk => fifo[360].CLK
clk => fifo[361].CLK
clk => fifo[362].CLK
clk => fifo[363].CLK
clk => fifo[364].CLK
clk => fifo[365].CLK
clk => fifo[366].CLK
clk => fifo[367].CLK
clk => fifo[368].CLK
clk => fifo[369].CLK
clk => fifo[370].CLK
clk => fifo[371].CLK
clk => fifo[372].CLK
clk => fifo[373].CLK
clk => fifo[374].CLK
clk => fifo[375].CLK
clk => fifo[376].CLK
clk => fifo[377].CLK
clk => fifo[378].CLK
clk => fifo[379].CLK
clk => fifo[380].CLK
clk => fifo[381].CLK
clk => fifo[382].CLK
clk => fifo[383].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
enable => acc[0].ENA
enable => acc[1].ENA
enable => acc[2].ENA
enable => acc[3].ENA
enable => acc[4].ENA
enable => acc[5].ENA
enable => acc[6].ENA
enable => acc[7].ENA
enable => acc[8].ENA
enable => acc[9].ENA
enable => acc[10].ENA
enable => acc[11].ENA
enable => acc[12].ENA
enable => acc[13].ENA
enable => acc[14].ENA
enable => acc[15].ENA
enable => acc[16].ENA
enable => acc[17].ENA
enable => acc[18].ENA
enable => acc[19].ENA
enable => acc[20].ENA
enable => acc[21].ENA
enable => acc[22].ENA
enable => acc[23].ENA
enable => acc[24].ENA
enable => acc[25].ENA
enable => acc[26].ENA
enable => result[0]~reg0.ENA
enable => result[1]~reg0.ENA
enable => result[2]~reg0.ENA
enable => result[3]~reg0.ENA
enable => result[4]~reg0.ENA
enable => result[5]~reg0.ENA
enable => result[6]~reg0.ENA
enable => result[7]~reg0.ENA
enable => result[8]~reg0.ENA
enable => result[9]~reg0.ENA
enable => result[10]~reg0.ENA
enable => result[11]~reg0.ENA
enable => result[12]~reg0.ENA
enable => result[13]~reg0.ENA
enable => result[14]~reg0.ENA
enable => result[15]~reg0.ENA
enable => result[16]~reg0.ENA
enable => result[17]~reg0.ENA
enable => result[18]~reg0.ENA
enable => result[19]~reg0.ENA
enable => result[20]~reg0.ENA
enable => result[21]~reg0.ENA
enable => result[22]~reg0.ENA
enable => result[23]~reg0.ENA
enable => tmp[0].ENA
enable => tmp[1].ENA
enable => tmp[2].ENA
enable => tmp[3].ENA
enable => tmp[4].ENA
enable => tmp[5].ENA
enable => tmp[6].ENA
enable => tmp[7].ENA
enable => tmp[8].ENA
enable => tmp[9].ENA
enable => tmp[10].ENA
enable => tmp[11].ENA
enable => tmp[12].ENA
enable => tmp[13].ENA
enable => tmp[14].ENA
enable => tmp[15].ENA
enable => tmp[16].ENA
enable => tmp[17].ENA
enable => tmp[18].ENA
enable => tmp[19].ENA
enable => tmp[20].ENA
enable => tmp[21].ENA
enable => tmp[22].ENA
enable => tmp[23].ENA
enable => tmp[24].ENA
enable => tmp[25].ENA
enable => tmp[26].ENA
enable => fifo[0].ENA
enable => fifo[1].ENA
enable => fifo[2].ENA
enable => fifo[3].ENA
enable => fifo[4].ENA
enable => fifo[5].ENA
enable => fifo[6].ENA
enable => fifo[7].ENA
enable => fifo[8].ENA
enable => fifo[9].ENA
enable => fifo[10].ENA
enable => fifo[11].ENA
enable => fifo[12].ENA
enable => fifo[13].ENA
enable => fifo[14].ENA
enable => fifo[15].ENA
enable => fifo[16].ENA
enable => fifo[17].ENA
enable => fifo[18].ENA
enable => fifo[19].ENA
enable => fifo[20].ENA
enable => fifo[21].ENA
enable => fifo[22].ENA
enable => fifo[23].ENA
enable => fifo[24].ENA
enable => fifo[25].ENA
enable => fifo[26].ENA
enable => fifo[27].ENA
enable => fifo[28].ENA
enable => fifo[29].ENA
enable => fifo[30].ENA
enable => fifo[31].ENA
enable => fifo[32].ENA
enable => fifo[33].ENA
enable => fifo[34].ENA
enable => fifo[35].ENA
enable => fifo[36].ENA
enable => fifo[37].ENA
enable => fifo[38].ENA
enable => fifo[39].ENA
enable => fifo[40].ENA
enable => fifo[41].ENA
enable => fifo[42].ENA
enable => fifo[43].ENA
enable => fifo[44].ENA
enable => fifo[45].ENA
enable => fifo[46].ENA
enable => fifo[47].ENA
enable => fifo[48].ENA
enable => fifo[49].ENA
enable => fifo[50].ENA
enable => fifo[51].ENA
enable => fifo[52].ENA
enable => fifo[53].ENA
enable => fifo[54].ENA
enable => fifo[55].ENA
enable => fifo[56].ENA
enable => fifo[57].ENA
enable => fifo[58].ENA
enable => fifo[59].ENA
enable => fifo[60].ENA
enable => fifo[61].ENA
enable => fifo[62].ENA
enable => fifo[63].ENA
enable => fifo[64].ENA
enable => fifo[65].ENA
enable => fifo[66].ENA
enable => fifo[67].ENA
enable => fifo[68].ENA
enable => fifo[69].ENA
enable => fifo[70].ENA
enable => fifo[71].ENA
enable => fifo[72].ENA
enable => fifo[73].ENA
enable => fifo[74].ENA
enable => fifo[75].ENA
enable => fifo[76].ENA
enable => fifo[77].ENA
enable => fifo[78].ENA
enable => fifo[79].ENA
enable => fifo[80].ENA
enable => fifo[81].ENA
enable => fifo[82].ENA
enable => fifo[83].ENA
enable => fifo[84].ENA
enable => fifo[85].ENA
enable => fifo[86].ENA
enable => fifo[87].ENA
enable => fifo[88].ENA
enable => fifo[89].ENA
enable => fifo[90].ENA
enable => fifo[91].ENA
enable => fifo[92].ENA
enable => fifo[93].ENA
enable => fifo[94].ENA
enable => fifo[95].ENA
enable => fifo[96].ENA
enable => fifo[97].ENA
enable => fifo[98].ENA
enable => fifo[99].ENA
enable => fifo[100].ENA
enable => fifo[101].ENA
enable => fifo[102].ENA
enable => fifo[103].ENA
enable => fifo[104].ENA
enable => fifo[105].ENA
enable => fifo[106].ENA
enable => fifo[107].ENA
enable => fifo[108].ENA
enable => fifo[109].ENA
enable => fifo[110].ENA
enable => fifo[111].ENA
enable => fifo[112].ENA
enable => fifo[113].ENA
enable => fifo[114].ENA
enable => fifo[115].ENA
enable => fifo[116].ENA
enable => fifo[117].ENA
enable => fifo[118].ENA
enable => fifo[119].ENA
enable => fifo[120].ENA
enable => fifo[121].ENA
enable => fifo[122].ENA
enable => fifo[123].ENA
enable => fifo[124].ENA
enable => fifo[125].ENA
enable => fifo[126].ENA
enable => fifo[127].ENA
enable => fifo[128].ENA
enable => fifo[129].ENA
enable => fifo[130].ENA
enable => fifo[131].ENA
enable => fifo[132].ENA
enable => fifo[133].ENA
enable => fifo[134].ENA
enable => fifo[135].ENA
enable => fifo[136].ENA
enable => fifo[137].ENA
enable => fifo[138].ENA
enable => fifo[139].ENA
enable => fifo[140].ENA
enable => fifo[141].ENA
enable => fifo[142].ENA
enable => fifo[143].ENA
enable => fifo[144].ENA
enable => fifo[145].ENA
enable => fifo[146].ENA
enable => fifo[147].ENA
enable => fifo[148].ENA
enable => fifo[149].ENA
enable => fifo[150].ENA
enable => fifo[151].ENA
enable => fifo[152].ENA
enable => fifo[153].ENA
enable => fifo[154].ENA
enable => fifo[155].ENA
enable => fifo[156].ENA
enable => fifo[157].ENA
enable => fifo[158].ENA
enable => fifo[159].ENA
enable => fifo[160].ENA
enable => fifo[161].ENA
enable => fifo[162].ENA
enable => fifo[163].ENA
enable => fifo[164].ENA
enable => fifo[165].ENA
enable => fifo[166].ENA
enable => fifo[167].ENA
enable => fifo[168].ENA
enable => fifo[169].ENA
enable => fifo[170].ENA
enable => fifo[171].ENA
enable => fifo[172].ENA
enable => fifo[173].ENA
enable => fifo[174].ENA
enable => fifo[175].ENA
enable => fifo[176].ENA
enable => fifo[177].ENA
enable => fifo[178].ENA
enable => fifo[179].ENA
enable => fifo[180].ENA
enable => fifo[181].ENA
enable => fifo[182].ENA
enable => fifo[183].ENA
enable => fifo[184].ENA
enable => fifo[185].ENA
enable => fifo[186].ENA
enable => fifo[187].ENA
enable => fifo[188].ENA
enable => fifo[189].ENA
enable => fifo[190].ENA
enable => fifo[191].ENA
enable => fifo[192].ENA
enable => fifo[193].ENA
enable => fifo[194].ENA
enable => fifo[195].ENA
enable => fifo[196].ENA
enable => fifo[197].ENA
enable => fifo[198].ENA
enable => fifo[199].ENA
enable => fifo[200].ENA
enable => fifo[201].ENA
enable => fifo[202].ENA
enable => fifo[203].ENA
enable => fifo[204].ENA
enable => fifo[205].ENA
enable => fifo[206].ENA
enable => fifo[207].ENA
enable => fifo[208].ENA
enable => fifo[209].ENA
enable => fifo[210].ENA
enable => fifo[211].ENA
enable => fifo[212].ENA
enable => fifo[213].ENA
enable => fifo[214].ENA
enable => fifo[215].ENA
enable => fifo[216].ENA
enable => fifo[217].ENA
enable => fifo[218].ENA
enable => fifo[219].ENA
enable => fifo[220].ENA
enable => fifo[221].ENA
enable => fifo[222].ENA
enable => fifo[223].ENA
enable => fifo[224].ENA
enable => fifo[225].ENA
enable => fifo[226].ENA
enable => fifo[227].ENA
enable => fifo[228].ENA
enable => fifo[229].ENA
enable => fifo[230].ENA
enable => fifo[231].ENA
enable => fifo[232].ENA
enable => fifo[233].ENA
enable => fifo[234].ENA
enable => fifo[235].ENA
enable => fifo[236].ENA
enable => fifo[237].ENA
enable => fifo[238].ENA
enable => fifo[239].ENA
enable => fifo[240].ENA
enable => fifo[241].ENA
enable => fifo[242].ENA
enable => fifo[243].ENA
enable => fifo[244].ENA
enable => fifo[245].ENA
enable => fifo[246].ENA
enable => fifo[247].ENA
enable => fifo[248].ENA
enable => fifo[249].ENA
enable => fifo[250].ENA
enable => fifo[251].ENA
enable => fifo[252].ENA
enable => fifo[253].ENA
enable => fifo[254].ENA
enable => fifo[255].ENA
enable => fifo[256].ENA
enable => fifo[257].ENA
enable => fifo[258].ENA
enable => fifo[259].ENA
enable => fifo[260].ENA
enable => fifo[261].ENA
enable => fifo[262].ENA
enable => fifo[263].ENA
enable => fifo[264].ENA
enable => fifo[265].ENA
enable => fifo[266].ENA
enable => fifo[267].ENA
enable => fifo[268].ENA
enable => fifo[269].ENA
enable => fifo[270].ENA
enable => fifo[271].ENA
enable => fifo[272].ENA
enable => fifo[273].ENA
enable => fifo[274].ENA
enable => fifo[275].ENA
enable => fifo[276].ENA
enable => fifo[277].ENA
enable => fifo[278].ENA
enable => fifo[279].ENA
enable => fifo[280].ENA
enable => fifo[281].ENA
enable => fifo[282].ENA
enable => fifo[283].ENA
enable => fifo[284].ENA
enable => fifo[285].ENA
enable => fifo[286].ENA
enable => fifo[287].ENA
enable => fifo[288].ENA
enable => fifo[289].ENA
enable => fifo[290].ENA
enable => fifo[291].ENA
enable => fifo[292].ENA
enable => fifo[293].ENA
enable => fifo[294].ENA
enable => fifo[295].ENA
enable => fifo[296].ENA
enable => fifo[297].ENA
enable => fifo[298].ENA
enable => fifo[299].ENA
enable => fifo[300].ENA
enable => fifo[301].ENA
enable => fifo[302].ENA
enable => fifo[303].ENA
enable => fifo[304].ENA
enable => fifo[305].ENA
enable => fifo[306].ENA
enable => fifo[307].ENA
enable => fifo[308].ENA
enable => fifo[309].ENA
enable => fifo[310].ENA
enable => fifo[311].ENA
enable => fifo[312].ENA
enable => fifo[313].ENA
enable => fifo[314].ENA
enable => fifo[315].ENA
enable => fifo[316].ENA
enable => fifo[317].ENA
enable => fifo[318].ENA
enable => fifo[319].ENA
enable => fifo[320].ENA
enable => fifo[321].ENA
enable => fifo[322].ENA
enable => fifo[323].ENA
enable => fifo[324].ENA
enable => fifo[325].ENA
enable => fifo[326].ENA
enable => fifo[327].ENA
enable => fifo[328].ENA
enable => fifo[329].ENA
enable => fifo[330].ENA
enable => fifo[331].ENA
enable => fifo[332].ENA
enable => fifo[333].ENA
enable => fifo[334].ENA
enable => fifo[335].ENA
enable => fifo[336].ENA
enable => fifo[337].ENA
enable => fifo[338].ENA
enable => fifo[339].ENA
enable => fifo[340].ENA
enable => fifo[341].ENA
enable => fifo[342].ENA
enable => fifo[343].ENA
enable => fifo[344].ENA
enable => fifo[345].ENA
enable => fifo[346].ENA
enable => fifo[347].ENA
enable => fifo[348].ENA
enable => fifo[349].ENA
enable => fifo[350].ENA
enable => fifo[351].ENA
enable => fifo[352].ENA
enable => fifo[353].ENA
enable => fifo[354].ENA
enable => fifo[355].ENA
enable => fifo[356].ENA
enable => fifo[357].ENA
enable => fifo[358].ENA
enable => fifo[359].ENA
enable => fifo[360].ENA
enable => fifo[361].ENA
enable => fifo[362].ENA
enable => fifo[363].ENA
enable => fifo[364].ENA
enable => fifo[365].ENA
enable => fifo[366].ENA
enable => fifo[367].ENA
enable => fifo[368].ENA
enable => fifo[369].ENA
enable => fifo[370].ENA
enable => fifo[371].ENA
enable => fifo[372].ENA
enable => fifo[373].ENA
enable => fifo[374].ENA
enable => fifo[375].ENA
enable => fifo[376].ENA
enable => fifo[377].ENA
enable => fifo[378].ENA
enable => fifo[379].ENA
enable => fifo[380].ENA
enable => fifo[381].ENA
enable => fifo[382].ENA
enable => fifo[383].ENA
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
enable => data[16].ENA
enable => data[17].ENA
enable => data[18].ENA
enable => data[19].ENA
enable => data[20].ENA
enable => data[21].ENA
enable => data[22].ENA
enable => data[23].ENA
signal[0] => ~NO_FANOUT~
signal[1] => ~NO_FANOUT~
signal[2] => ~NO_FANOUT~
signal[3] => ~NO_FANOUT~
signal[4] => data[0].DATAIN
signal[5] => data[1].DATAIN
signal[6] => data[2].DATAIN
signal[7] => data[3].DATAIN
signal[8] => data[4].DATAIN
signal[9] => data[5].DATAIN
signal[10] => data[6].DATAIN
signal[11] => data[7].DATAIN
signal[12] => data[8].DATAIN
signal[13] => data[9].DATAIN
signal[14] => data[10].DATAIN
signal[15] => data[11].DATAIN
signal[16] => data[12].DATAIN
signal[17] => data[13].DATAIN
signal[18] => data[14].DATAIN
signal[19] => data[15].DATAIN
signal[20] => data[16].DATAIN
signal[21] => data[17].DATAIN
signal[22] => data[18].DATAIN
signal[23] => data[19].DATAIN
signal[23] => data[20].DATAIN
signal[23] => data[21].DATAIN
signal[23] => data[22].DATAIN
signal[23] => data[23].DATAIN
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|audio_codec:codec
clk => clk.IN5
reset => reset.IN5
read => comb.IN1
read => comb.IN1
write => comb.IN1
write => comb.IN1
writedata_left[0] => writedata_left[0].IN1
writedata_left[1] => writedata_left[1].IN1
writedata_left[2] => writedata_left[2].IN1
writedata_left[3] => writedata_left[3].IN1
writedata_left[4] => writedata_left[4].IN1
writedata_left[5] => writedata_left[5].IN1
writedata_left[6] => writedata_left[6].IN1
writedata_left[7] => writedata_left[7].IN1
writedata_left[8] => writedata_left[8].IN1
writedata_left[9] => writedata_left[9].IN1
writedata_left[10] => writedata_left[10].IN1
writedata_left[11] => writedata_left[11].IN1
writedata_left[12] => writedata_left[12].IN1
writedata_left[13] => writedata_left[13].IN1
writedata_left[14] => writedata_left[14].IN1
writedata_left[15] => writedata_left[15].IN1
writedata_left[16] => writedata_left[16].IN1
writedata_left[17] => writedata_left[17].IN1
writedata_left[18] => writedata_left[18].IN1
writedata_left[19] => writedata_left[19].IN1
writedata_left[20] => writedata_left[20].IN1
writedata_left[21] => writedata_left[21].IN1
writedata_left[22] => writedata_left[22].IN1
writedata_left[23] => writedata_left[23].IN1
writedata_right[0] => writedata_right[0].IN1
writedata_right[1] => writedata_right[1].IN1
writedata_right[2] => writedata_right[2].IN1
writedata_right[3] => writedata_right[3].IN1
writedata_right[4] => writedata_right[4].IN1
writedata_right[5] => writedata_right[5].IN1
writedata_right[6] => writedata_right[6].IN1
writedata_right[7] => writedata_right[7].IN1
writedata_right[8] => writedata_right[8].IN1
writedata_right[9] => writedata_right[9].IN1
writedata_right[10] => writedata_right[10].IN1
writedata_right[11] => writedata_right[11].IN1
writedata_right[12] => writedata_right[12].IN1
writedata_right[13] => writedata_right[13].IN1
writedata_right[14] => writedata_right[14].IN1
writedata_right[15] => writedata_right[15].IN1
writedata_right[16] => writedata_right[16].IN1
writedata_right[17] => writedata_right[17].IN1
writedata_right[18] => writedata_right[18].IN1
writedata_right[19] => writedata_right[19].IN1
writedata_right[20] => writedata_right[20].IN1
writedata_right[21] => writedata_right[21].IN1
writedata_right[22] => writedata_right[22].IN1
writedata_right[23] => writedata_right[23].IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_DACLRCK => AUD_DACLRCK.IN1
read_ready <= read_ready.DB_MAX_OUTPUT_PORT_TYPE
write_ready <= write_ready.DB_MAX_OUTPUT_PORT_TYPE
readdata_left[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_right[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|part1|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|part1|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|part1|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_6041:auto_generated.data[0]
data[1] => scfifo_6041:auto_generated.data[1]
data[2] => scfifo_6041:auto_generated.data[2]
data[3] => scfifo_6041:auto_generated.data[3]
data[4] => scfifo_6041:auto_generated.data[4]
data[5] => scfifo_6041:auto_generated.data[5]
data[6] => scfifo_6041:auto_generated.data[6]
data[7] => scfifo_6041:auto_generated.data[7]
data[8] => scfifo_6041:auto_generated.data[8]
data[9] => scfifo_6041:auto_generated.data[9]
data[10] => scfifo_6041:auto_generated.data[10]
data[11] => scfifo_6041:auto_generated.data[11]
data[12] => scfifo_6041:auto_generated.data[12]
data[13] => scfifo_6041:auto_generated.data[13]
data[14] => scfifo_6041:auto_generated.data[14]
data[15] => scfifo_6041:auto_generated.data[15]
data[16] => scfifo_6041:auto_generated.data[16]
data[17] => scfifo_6041:auto_generated.data[17]
data[18] => scfifo_6041:auto_generated.data[18]
data[19] => scfifo_6041:auto_generated.data[19]
data[20] => scfifo_6041:auto_generated.data[20]
data[21] => scfifo_6041:auto_generated.data[21]
data[22] => scfifo_6041:auto_generated.data[22]
data[23] => scfifo_6041:auto_generated.data[23]
q[0] <= scfifo_6041:auto_generated.q[0]
q[1] <= scfifo_6041:auto_generated.q[1]
q[2] <= scfifo_6041:auto_generated.q[2]
q[3] <= scfifo_6041:auto_generated.q[3]
q[4] <= scfifo_6041:auto_generated.q[4]
q[5] <= scfifo_6041:auto_generated.q[5]
q[6] <= scfifo_6041:auto_generated.q[6]
q[7] <= scfifo_6041:auto_generated.q[7]
q[8] <= scfifo_6041:auto_generated.q[8]
q[9] <= scfifo_6041:auto_generated.q[9]
q[10] <= scfifo_6041:auto_generated.q[10]
q[11] <= scfifo_6041:auto_generated.q[11]
q[12] <= scfifo_6041:auto_generated.q[12]
q[13] <= scfifo_6041:auto_generated.q[13]
q[14] <= scfifo_6041:auto_generated.q[14]
q[15] <= scfifo_6041:auto_generated.q[15]
q[16] <= scfifo_6041:auto_generated.q[16]
q[17] <= scfifo_6041:auto_generated.q[17]
q[18] <= scfifo_6041:auto_generated.q[18]
q[19] <= scfifo_6041:auto_generated.q[19]
q[20] <= scfifo_6041:auto_generated.q[20]
q[21] <= scfifo_6041:auto_generated.q[21]
q[22] <= scfifo_6041:auto_generated.q[22]
q[23] <= scfifo_6041:auto_generated.q[23]
wrreq => scfifo_6041:auto_generated.wrreq
rdreq => scfifo_6041:auto_generated.rdreq
clock => scfifo_6041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_6041:auto_generated.sclr
empty <= scfifo_6041:auto_generated.empty
full <= scfifo_6041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_6041:auto_generated.usedw[0]
usedw[1] <= scfifo_6041:auto_generated.usedw[1]
usedw[2] <= scfifo_6041:auto_generated.usedw[2]
usedw[3] <= scfifo_6041:auto_generated.usedw[3]
usedw[4] <= scfifo_6041:auto_generated.usedw[4]
usedw[5] <= scfifo_6041:auto_generated.usedw[5]
usedw[6] <= scfifo_6041:auto_generated.usedw[6]


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated
clock => a_dpfifo_pn31:dpfifo.clock
data[0] => a_dpfifo_pn31:dpfifo.data[0]
data[1] => a_dpfifo_pn31:dpfifo.data[1]
data[2] => a_dpfifo_pn31:dpfifo.data[2]
data[3] => a_dpfifo_pn31:dpfifo.data[3]
data[4] => a_dpfifo_pn31:dpfifo.data[4]
data[5] => a_dpfifo_pn31:dpfifo.data[5]
data[6] => a_dpfifo_pn31:dpfifo.data[6]
data[7] => a_dpfifo_pn31:dpfifo.data[7]
data[8] => a_dpfifo_pn31:dpfifo.data[8]
data[9] => a_dpfifo_pn31:dpfifo.data[9]
data[10] => a_dpfifo_pn31:dpfifo.data[10]
data[11] => a_dpfifo_pn31:dpfifo.data[11]
data[12] => a_dpfifo_pn31:dpfifo.data[12]
data[13] => a_dpfifo_pn31:dpfifo.data[13]
data[14] => a_dpfifo_pn31:dpfifo.data[14]
data[15] => a_dpfifo_pn31:dpfifo.data[15]
data[16] => a_dpfifo_pn31:dpfifo.data[16]
data[17] => a_dpfifo_pn31:dpfifo.data[17]
data[18] => a_dpfifo_pn31:dpfifo.data[18]
data[19] => a_dpfifo_pn31:dpfifo.data[19]
data[20] => a_dpfifo_pn31:dpfifo.data[20]
data[21] => a_dpfifo_pn31:dpfifo.data[21]
data[22] => a_dpfifo_pn31:dpfifo.data[22]
data[23] => a_dpfifo_pn31:dpfifo.data[23]
empty <= a_dpfifo_pn31:dpfifo.empty
full <= a_dpfifo_pn31:dpfifo.full
q[0] <= a_dpfifo_pn31:dpfifo.q[0]
q[1] <= a_dpfifo_pn31:dpfifo.q[1]
q[2] <= a_dpfifo_pn31:dpfifo.q[2]
q[3] <= a_dpfifo_pn31:dpfifo.q[3]
q[4] <= a_dpfifo_pn31:dpfifo.q[4]
q[5] <= a_dpfifo_pn31:dpfifo.q[5]
q[6] <= a_dpfifo_pn31:dpfifo.q[6]
q[7] <= a_dpfifo_pn31:dpfifo.q[7]
q[8] <= a_dpfifo_pn31:dpfifo.q[8]
q[9] <= a_dpfifo_pn31:dpfifo.q[9]
q[10] <= a_dpfifo_pn31:dpfifo.q[10]
q[11] <= a_dpfifo_pn31:dpfifo.q[11]
q[12] <= a_dpfifo_pn31:dpfifo.q[12]
q[13] <= a_dpfifo_pn31:dpfifo.q[13]
q[14] <= a_dpfifo_pn31:dpfifo.q[14]
q[15] <= a_dpfifo_pn31:dpfifo.q[15]
q[16] <= a_dpfifo_pn31:dpfifo.q[16]
q[17] <= a_dpfifo_pn31:dpfifo.q[17]
q[18] <= a_dpfifo_pn31:dpfifo.q[18]
q[19] <= a_dpfifo_pn31:dpfifo.q[19]
q[20] <= a_dpfifo_pn31:dpfifo.q[20]
q[21] <= a_dpfifo_pn31:dpfifo.q[21]
q[22] <= a_dpfifo_pn31:dpfifo.q[22]
q[23] <= a_dpfifo_pn31:dpfifo.q[23]
rdreq => a_dpfifo_pn31:dpfifo.rreq
sclr => a_dpfifo_pn31:dpfifo.sclr
usedw[0] <= a_dpfifo_pn31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_pn31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_pn31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_pn31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_pn31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_pn31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_pn31:dpfifo.usedw[6]
wrreq => a_dpfifo_pn31:dpfifo.wreq


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo
clock => altsyncram_tc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_tc81:FIFOram.data_a[0]
data[1] => altsyncram_tc81:FIFOram.data_a[1]
data[2] => altsyncram_tc81:FIFOram.data_a[2]
data[3] => altsyncram_tc81:FIFOram.data_a[3]
data[4] => altsyncram_tc81:FIFOram.data_a[4]
data[5] => altsyncram_tc81:FIFOram.data_a[5]
data[6] => altsyncram_tc81:FIFOram.data_a[6]
data[7] => altsyncram_tc81:FIFOram.data_a[7]
data[8] => altsyncram_tc81:FIFOram.data_a[8]
data[9] => altsyncram_tc81:FIFOram.data_a[9]
data[10] => altsyncram_tc81:FIFOram.data_a[10]
data[11] => altsyncram_tc81:FIFOram.data_a[11]
data[12] => altsyncram_tc81:FIFOram.data_a[12]
data[13] => altsyncram_tc81:FIFOram.data_a[13]
data[14] => altsyncram_tc81:FIFOram.data_a[14]
data[15] => altsyncram_tc81:FIFOram.data_a[15]
data[16] => altsyncram_tc81:FIFOram.data_a[16]
data[17] => altsyncram_tc81:FIFOram.data_a[17]
data[18] => altsyncram_tc81:FIFOram.data_a[18]
data[19] => altsyncram_tc81:FIFOram.data_a[19]
data[20] => altsyncram_tc81:FIFOram.data_a[20]
data[21] => altsyncram_tc81:FIFOram.data_a[21]
data[22] => altsyncram_tc81:FIFOram.data_a[22]
data[23] => altsyncram_tc81:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_tc81:FIFOram.q_b[0]
q[1] <= altsyncram_tc81:FIFOram.q_b[1]
q[2] <= altsyncram_tc81:FIFOram.q_b[2]
q[3] <= altsyncram_tc81:FIFOram.q_b[3]
q[4] <= altsyncram_tc81:FIFOram.q_b[4]
q[5] <= altsyncram_tc81:FIFOram.q_b[5]
q[6] <= altsyncram_tc81:FIFOram.q_b[6]
q[7] <= altsyncram_tc81:FIFOram.q_b[7]
q[8] <= altsyncram_tc81:FIFOram.q_b[8]
q[9] <= altsyncram_tc81:FIFOram.q_b[9]
q[10] <= altsyncram_tc81:FIFOram.q_b[10]
q[11] <= altsyncram_tc81:FIFOram.q_b[11]
q[12] <= altsyncram_tc81:FIFOram.q_b[12]
q[13] <= altsyncram_tc81:FIFOram.q_b[13]
q[14] <= altsyncram_tc81:FIFOram.q_b[14]
q[15] <= altsyncram_tc81:FIFOram.q_b[15]
q[16] <= altsyncram_tc81:FIFOram.q_b[16]
q[17] <= altsyncram_tc81:FIFOram.q_b[17]
q[18] <= altsyncram_tc81:FIFOram.q_b[18]
q[19] <= altsyncram_tc81:FIFOram.q_b[19]
q[20] <= altsyncram_tc81:FIFOram.q_b[20]
q[21] <= altsyncram_tc81:FIFOram.q_b[21]
q[22] <= altsyncram_tc81:FIFOram.q_b[22]
q[23] <= altsyncram_tc81:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_tc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_6041:auto_generated.data[0]
data[1] => scfifo_6041:auto_generated.data[1]
data[2] => scfifo_6041:auto_generated.data[2]
data[3] => scfifo_6041:auto_generated.data[3]
data[4] => scfifo_6041:auto_generated.data[4]
data[5] => scfifo_6041:auto_generated.data[5]
data[6] => scfifo_6041:auto_generated.data[6]
data[7] => scfifo_6041:auto_generated.data[7]
data[8] => scfifo_6041:auto_generated.data[8]
data[9] => scfifo_6041:auto_generated.data[9]
data[10] => scfifo_6041:auto_generated.data[10]
data[11] => scfifo_6041:auto_generated.data[11]
data[12] => scfifo_6041:auto_generated.data[12]
data[13] => scfifo_6041:auto_generated.data[13]
data[14] => scfifo_6041:auto_generated.data[14]
data[15] => scfifo_6041:auto_generated.data[15]
data[16] => scfifo_6041:auto_generated.data[16]
data[17] => scfifo_6041:auto_generated.data[17]
data[18] => scfifo_6041:auto_generated.data[18]
data[19] => scfifo_6041:auto_generated.data[19]
data[20] => scfifo_6041:auto_generated.data[20]
data[21] => scfifo_6041:auto_generated.data[21]
data[22] => scfifo_6041:auto_generated.data[22]
data[23] => scfifo_6041:auto_generated.data[23]
q[0] <= scfifo_6041:auto_generated.q[0]
q[1] <= scfifo_6041:auto_generated.q[1]
q[2] <= scfifo_6041:auto_generated.q[2]
q[3] <= scfifo_6041:auto_generated.q[3]
q[4] <= scfifo_6041:auto_generated.q[4]
q[5] <= scfifo_6041:auto_generated.q[5]
q[6] <= scfifo_6041:auto_generated.q[6]
q[7] <= scfifo_6041:auto_generated.q[7]
q[8] <= scfifo_6041:auto_generated.q[8]
q[9] <= scfifo_6041:auto_generated.q[9]
q[10] <= scfifo_6041:auto_generated.q[10]
q[11] <= scfifo_6041:auto_generated.q[11]
q[12] <= scfifo_6041:auto_generated.q[12]
q[13] <= scfifo_6041:auto_generated.q[13]
q[14] <= scfifo_6041:auto_generated.q[14]
q[15] <= scfifo_6041:auto_generated.q[15]
q[16] <= scfifo_6041:auto_generated.q[16]
q[17] <= scfifo_6041:auto_generated.q[17]
q[18] <= scfifo_6041:auto_generated.q[18]
q[19] <= scfifo_6041:auto_generated.q[19]
q[20] <= scfifo_6041:auto_generated.q[20]
q[21] <= scfifo_6041:auto_generated.q[21]
q[22] <= scfifo_6041:auto_generated.q[22]
q[23] <= scfifo_6041:auto_generated.q[23]
wrreq => scfifo_6041:auto_generated.wrreq
rdreq => scfifo_6041:auto_generated.rdreq
clock => scfifo_6041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_6041:auto_generated.sclr
empty <= scfifo_6041:auto_generated.empty
full <= scfifo_6041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_6041:auto_generated.usedw[0]
usedw[1] <= scfifo_6041:auto_generated.usedw[1]
usedw[2] <= scfifo_6041:auto_generated.usedw[2]
usedw[3] <= scfifo_6041:auto_generated.usedw[3]
usedw[4] <= scfifo_6041:auto_generated.usedw[4]
usedw[5] <= scfifo_6041:auto_generated.usedw[5]
usedw[6] <= scfifo_6041:auto_generated.usedw[6]


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated
clock => a_dpfifo_pn31:dpfifo.clock
data[0] => a_dpfifo_pn31:dpfifo.data[0]
data[1] => a_dpfifo_pn31:dpfifo.data[1]
data[2] => a_dpfifo_pn31:dpfifo.data[2]
data[3] => a_dpfifo_pn31:dpfifo.data[3]
data[4] => a_dpfifo_pn31:dpfifo.data[4]
data[5] => a_dpfifo_pn31:dpfifo.data[5]
data[6] => a_dpfifo_pn31:dpfifo.data[6]
data[7] => a_dpfifo_pn31:dpfifo.data[7]
data[8] => a_dpfifo_pn31:dpfifo.data[8]
data[9] => a_dpfifo_pn31:dpfifo.data[9]
data[10] => a_dpfifo_pn31:dpfifo.data[10]
data[11] => a_dpfifo_pn31:dpfifo.data[11]
data[12] => a_dpfifo_pn31:dpfifo.data[12]
data[13] => a_dpfifo_pn31:dpfifo.data[13]
data[14] => a_dpfifo_pn31:dpfifo.data[14]
data[15] => a_dpfifo_pn31:dpfifo.data[15]
data[16] => a_dpfifo_pn31:dpfifo.data[16]
data[17] => a_dpfifo_pn31:dpfifo.data[17]
data[18] => a_dpfifo_pn31:dpfifo.data[18]
data[19] => a_dpfifo_pn31:dpfifo.data[19]
data[20] => a_dpfifo_pn31:dpfifo.data[20]
data[21] => a_dpfifo_pn31:dpfifo.data[21]
data[22] => a_dpfifo_pn31:dpfifo.data[22]
data[23] => a_dpfifo_pn31:dpfifo.data[23]
empty <= a_dpfifo_pn31:dpfifo.empty
full <= a_dpfifo_pn31:dpfifo.full
q[0] <= a_dpfifo_pn31:dpfifo.q[0]
q[1] <= a_dpfifo_pn31:dpfifo.q[1]
q[2] <= a_dpfifo_pn31:dpfifo.q[2]
q[3] <= a_dpfifo_pn31:dpfifo.q[3]
q[4] <= a_dpfifo_pn31:dpfifo.q[4]
q[5] <= a_dpfifo_pn31:dpfifo.q[5]
q[6] <= a_dpfifo_pn31:dpfifo.q[6]
q[7] <= a_dpfifo_pn31:dpfifo.q[7]
q[8] <= a_dpfifo_pn31:dpfifo.q[8]
q[9] <= a_dpfifo_pn31:dpfifo.q[9]
q[10] <= a_dpfifo_pn31:dpfifo.q[10]
q[11] <= a_dpfifo_pn31:dpfifo.q[11]
q[12] <= a_dpfifo_pn31:dpfifo.q[12]
q[13] <= a_dpfifo_pn31:dpfifo.q[13]
q[14] <= a_dpfifo_pn31:dpfifo.q[14]
q[15] <= a_dpfifo_pn31:dpfifo.q[15]
q[16] <= a_dpfifo_pn31:dpfifo.q[16]
q[17] <= a_dpfifo_pn31:dpfifo.q[17]
q[18] <= a_dpfifo_pn31:dpfifo.q[18]
q[19] <= a_dpfifo_pn31:dpfifo.q[19]
q[20] <= a_dpfifo_pn31:dpfifo.q[20]
q[21] <= a_dpfifo_pn31:dpfifo.q[21]
q[22] <= a_dpfifo_pn31:dpfifo.q[22]
q[23] <= a_dpfifo_pn31:dpfifo.q[23]
rdreq => a_dpfifo_pn31:dpfifo.rreq
sclr => a_dpfifo_pn31:dpfifo.sclr
usedw[0] <= a_dpfifo_pn31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_pn31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_pn31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_pn31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_pn31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_pn31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_pn31:dpfifo.usedw[6]
wrreq => a_dpfifo_pn31:dpfifo.wreq


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo
clock => altsyncram_tc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_tc81:FIFOram.data_a[0]
data[1] => altsyncram_tc81:FIFOram.data_a[1]
data[2] => altsyncram_tc81:FIFOram.data_a[2]
data[3] => altsyncram_tc81:FIFOram.data_a[3]
data[4] => altsyncram_tc81:FIFOram.data_a[4]
data[5] => altsyncram_tc81:FIFOram.data_a[5]
data[6] => altsyncram_tc81:FIFOram.data_a[6]
data[7] => altsyncram_tc81:FIFOram.data_a[7]
data[8] => altsyncram_tc81:FIFOram.data_a[8]
data[9] => altsyncram_tc81:FIFOram.data_a[9]
data[10] => altsyncram_tc81:FIFOram.data_a[10]
data[11] => altsyncram_tc81:FIFOram.data_a[11]
data[12] => altsyncram_tc81:FIFOram.data_a[12]
data[13] => altsyncram_tc81:FIFOram.data_a[13]
data[14] => altsyncram_tc81:FIFOram.data_a[14]
data[15] => altsyncram_tc81:FIFOram.data_a[15]
data[16] => altsyncram_tc81:FIFOram.data_a[16]
data[17] => altsyncram_tc81:FIFOram.data_a[17]
data[18] => altsyncram_tc81:FIFOram.data_a[18]
data[19] => altsyncram_tc81:FIFOram.data_a[19]
data[20] => altsyncram_tc81:FIFOram.data_a[20]
data[21] => altsyncram_tc81:FIFOram.data_a[21]
data[22] => altsyncram_tc81:FIFOram.data_a[22]
data[23] => altsyncram_tc81:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_tc81:FIFOram.q_b[0]
q[1] <= altsyncram_tc81:FIFOram.q_b[1]
q[2] <= altsyncram_tc81:FIFOram.q_b[2]
q[3] <= altsyncram_tc81:FIFOram.q_b[3]
q[4] <= altsyncram_tc81:FIFOram.q_b[4]
q[5] <= altsyncram_tc81:FIFOram.q_b[5]
q[6] <= altsyncram_tc81:FIFOram.q_b[6]
q[7] <= altsyncram_tc81:FIFOram.q_b[7]
q[8] <= altsyncram_tc81:FIFOram.q_b[8]
q[9] <= altsyncram_tc81:FIFOram.q_b[9]
q[10] <= altsyncram_tc81:FIFOram.q_b[10]
q[11] <= altsyncram_tc81:FIFOram.q_b[11]
q[12] <= altsyncram_tc81:FIFOram.q_b[12]
q[13] <= altsyncram_tc81:FIFOram.q_b[13]
q[14] <= altsyncram_tc81:FIFOram.q_b[14]
q[15] <= altsyncram_tc81:FIFOram.q_b[15]
q[16] <= altsyncram_tc81:FIFOram.q_b[16]
q[17] <= altsyncram_tc81:FIFOram.q_b[17]
q[18] <= altsyncram_tc81:FIFOram.q_b[18]
q[19] <= altsyncram_tc81:FIFOram.q_b[19]
q[20] <= altsyncram_tc81:FIFOram.q_b[20]
q[21] <= altsyncram_tc81:FIFOram.q_b[21]
q[22] <= altsyncram_tc81:FIFOram.q_b[22]
q[23] <= altsyncram_tc81:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_tc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_6041:auto_generated.data[0]
data[1] => scfifo_6041:auto_generated.data[1]
data[2] => scfifo_6041:auto_generated.data[2]
data[3] => scfifo_6041:auto_generated.data[3]
data[4] => scfifo_6041:auto_generated.data[4]
data[5] => scfifo_6041:auto_generated.data[5]
data[6] => scfifo_6041:auto_generated.data[6]
data[7] => scfifo_6041:auto_generated.data[7]
data[8] => scfifo_6041:auto_generated.data[8]
data[9] => scfifo_6041:auto_generated.data[9]
data[10] => scfifo_6041:auto_generated.data[10]
data[11] => scfifo_6041:auto_generated.data[11]
data[12] => scfifo_6041:auto_generated.data[12]
data[13] => scfifo_6041:auto_generated.data[13]
data[14] => scfifo_6041:auto_generated.data[14]
data[15] => scfifo_6041:auto_generated.data[15]
data[16] => scfifo_6041:auto_generated.data[16]
data[17] => scfifo_6041:auto_generated.data[17]
data[18] => scfifo_6041:auto_generated.data[18]
data[19] => scfifo_6041:auto_generated.data[19]
data[20] => scfifo_6041:auto_generated.data[20]
data[21] => scfifo_6041:auto_generated.data[21]
data[22] => scfifo_6041:auto_generated.data[22]
data[23] => scfifo_6041:auto_generated.data[23]
q[0] <= scfifo_6041:auto_generated.q[0]
q[1] <= scfifo_6041:auto_generated.q[1]
q[2] <= scfifo_6041:auto_generated.q[2]
q[3] <= scfifo_6041:auto_generated.q[3]
q[4] <= scfifo_6041:auto_generated.q[4]
q[5] <= scfifo_6041:auto_generated.q[5]
q[6] <= scfifo_6041:auto_generated.q[6]
q[7] <= scfifo_6041:auto_generated.q[7]
q[8] <= scfifo_6041:auto_generated.q[8]
q[9] <= scfifo_6041:auto_generated.q[9]
q[10] <= scfifo_6041:auto_generated.q[10]
q[11] <= scfifo_6041:auto_generated.q[11]
q[12] <= scfifo_6041:auto_generated.q[12]
q[13] <= scfifo_6041:auto_generated.q[13]
q[14] <= scfifo_6041:auto_generated.q[14]
q[15] <= scfifo_6041:auto_generated.q[15]
q[16] <= scfifo_6041:auto_generated.q[16]
q[17] <= scfifo_6041:auto_generated.q[17]
q[18] <= scfifo_6041:auto_generated.q[18]
q[19] <= scfifo_6041:auto_generated.q[19]
q[20] <= scfifo_6041:auto_generated.q[20]
q[21] <= scfifo_6041:auto_generated.q[21]
q[22] <= scfifo_6041:auto_generated.q[22]
q[23] <= scfifo_6041:auto_generated.q[23]
wrreq => scfifo_6041:auto_generated.wrreq
rdreq => scfifo_6041:auto_generated.rdreq
clock => scfifo_6041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_6041:auto_generated.sclr
empty <= scfifo_6041:auto_generated.empty
full <= scfifo_6041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_6041:auto_generated.usedw[0]
usedw[1] <= scfifo_6041:auto_generated.usedw[1]
usedw[2] <= scfifo_6041:auto_generated.usedw[2]
usedw[3] <= scfifo_6041:auto_generated.usedw[3]
usedw[4] <= scfifo_6041:auto_generated.usedw[4]
usedw[5] <= scfifo_6041:auto_generated.usedw[5]
usedw[6] <= scfifo_6041:auto_generated.usedw[6]


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated
clock => a_dpfifo_pn31:dpfifo.clock
data[0] => a_dpfifo_pn31:dpfifo.data[0]
data[1] => a_dpfifo_pn31:dpfifo.data[1]
data[2] => a_dpfifo_pn31:dpfifo.data[2]
data[3] => a_dpfifo_pn31:dpfifo.data[3]
data[4] => a_dpfifo_pn31:dpfifo.data[4]
data[5] => a_dpfifo_pn31:dpfifo.data[5]
data[6] => a_dpfifo_pn31:dpfifo.data[6]
data[7] => a_dpfifo_pn31:dpfifo.data[7]
data[8] => a_dpfifo_pn31:dpfifo.data[8]
data[9] => a_dpfifo_pn31:dpfifo.data[9]
data[10] => a_dpfifo_pn31:dpfifo.data[10]
data[11] => a_dpfifo_pn31:dpfifo.data[11]
data[12] => a_dpfifo_pn31:dpfifo.data[12]
data[13] => a_dpfifo_pn31:dpfifo.data[13]
data[14] => a_dpfifo_pn31:dpfifo.data[14]
data[15] => a_dpfifo_pn31:dpfifo.data[15]
data[16] => a_dpfifo_pn31:dpfifo.data[16]
data[17] => a_dpfifo_pn31:dpfifo.data[17]
data[18] => a_dpfifo_pn31:dpfifo.data[18]
data[19] => a_dpfifo_pn31:dpfifo.data[19]
data[20] => a_dpfifo_pn31:dpfifo.data[20]
data[21] => a_dpfifo_pn31:dpfifo.data[21]
data[22] => a_dpfifo_pn31:dpfifo.data[22]
data[23] => a_dpfifo_pn31:dpfifo.data[23]
empty <= a_dpfifo_pn31:dpfifo.empty
full <= a_dpfifo_pn31:dpfifo.full
q[0] <= a_dpfifo_pn31:dpfifo.q[0]
q[1] <= a_dpfifo_pn31:dpfifo.q[1]
q[2] <= a_dpfifo_pn31:dpfifo.q[2]
q[3] <= a_dpfifo_pn31:dpfifo.q[3]
q[4] <= a_dpfifo_pn31:dpfifo.q[4]
q[5] <= a_dpfifo_pn31:dpfifo.q[5]
q[6] <= a_dpfifo_pn31:dpfifo.q[6]
q[7] <= a_dpfifo_pn31:dpfifo.q[7]
q[8] <= a_dpfifo_pn31:dpfifo.q[8]
q[9] <= a_dpfifo_pn31:dpfifo.q[9]
q[10] <= a_dpfifo_pn31:dpfifo.q[10]
q[11] <= a_dpfifo_pn31:dpfifo.q[11]
q[12] <= a_dpfifo_pn31:dpfifo.q[12]
q[13] <= a_dpfifo_pn31:dpfifo.q[13]
q[14] <= a_dpfifo_pn31:dpfifo.q[14]
q[15] <= a_dpfifo_pn31:dpfifo.q[15]
q[16] <= a_dpfifo_pn31:dpfifo.q[16]
q[17] <= a_dpfifo_pn31:dpfifo.q[17]
q[18] <= a_dpfifo_pn31:dpfifo.q[18]
q[19] <= a_dpfifo_pn31:dpfifo.q[19]
q[20] <= a_dpfifo_pn31:dpfifo.q[20]
q[21] <= a_dpfifo_pn31:dpfifo.q[21]
q[22] <= a_dpfifo_pn31:dpfifo.q[22]
q[23] <= a_dpfifo_pn31:dpfifo.q[23]
rdreq => a_dpfifo_pn31:dpfifo.rreq
sclr => a_dpfifo_pn31:dpfifo.sclr
usedw[0] <= a_dpfifo_pn31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_pn31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_pn31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_pn31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_pn31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_pn31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_pn31:dpfifo.usedw[6]
wrreq => a_dpfifo_pn31:dpfifo.wreq


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo
clock => altsyncram_tc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_tc81:FIFOram.data_a[0]
data[1] => altsyncram_tc81:FIFOram.data_a[1]
data[2] => altsyncram_tc81:FIFOram.data_a[2]
data[3] => altsyncram_tc81:FIFOram.data_a[3]
data[4] => altsyncram_tc81:FIFOram.data_a[4]
data[5] => altsyncram_tc81:FIFOram.data_a[5]
data[6] => altsyncram_tc81:FIFOram.data_a[6]
data[7] => altsyncram_tc81:FIFOram.data_a[7]
data[8] => altsyncram_tc81:FIFOram.data_a[8]
data[9] => altsyncram_tc81:FIFOram.data_a[9]
data[10] => altsyncram_tc81:FIFOram.data_a[10]
data[11] => altsyncram_tc81:FIFOram.data_a[11]
data[12] => altsyncram_tc81:FIFOram.data_a[12]
data[13] => altsyncram_tc81:FIFOram.data_a[13]
data[14] => altsyncram_tc81:FIFOram.data_a[14]
data[15] => altsyncram_tc81:FIFOram.data_a[15]
data[16] => altsyncram_tc81:FIFOram.data_a[16]
data[17] => altsyncram_tc81:FIFOram.data_a[17]
data[18] => altsyncram_tc81:FIFOram.data_a[18]
data[19] => altsyncram_tc81:FIFOram.data_a[19]
data[20] => altsyncram_tc81:FIFOram.data_a[20]
data[21] => altsyncram_tc81:FIFOram.data_a[21]
data[22] => altsyncram_tc81:FIFOram.data_a[22]
data[23] => altsyncram_tc81:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_tc81:FIFOram.q_b[0]
q[1] <= altsyncram_tc81:FIFOram.q_b[1]
q[2] <= altsyncram_tc81:FIFOram.q_b[2]
q[3] <= altsyncram_tc81:FIFOram.q_b[3]
q[4] <= altsyncram_tc81:FIFOram.q_b[4]
q[5] <= altsyncram_tc81:FIFOram.q_b[5]
q[6] <= altsyncram_tc81:FIFOram.q_b[6]
q[7] <= altsyncram_tc81:FIFOram.q_b[7]
q[8] <= altsyncram_tc81:FIFOram.q_b[8]
q[9] <= altsyncram_tc81:FIFOram.q_b[9]
q[10] <= altsyncram_tc81:FIFOram.q_b[10]
q[11] <= altsyncram_tc81:FIFOram.q_b[11]
q[12] <= altsyncram_tc81:FIFOram.q_b[12]
q[13] <= altsyncram_tc81:FIFOram.q_b[13]
q[14] <= altsyncram_tc81:FIFOram.q_b[14]
q[15] <= altsyncram_tc81:FIFOram.q_b[15]
q[16] <= altsyncram_tc81:FIFOram.q_b[16]
q[17] <= altsyncram_tc81:FIFOram.q_b[17]
q[18] <= altsyncram_tc81:FIFOram.q_b[18]
q[19] <= altsyncram_tc81:FIFOram.q_b[19]
q[20] <= altsyncram_tc81:FIFOram.q_b[20]
q[21] <= altsyncram_tc81:FIFOram.q_b[21]
q[22] <= altsyncram_tc81:FIFOram.q_b[22]
q[23] <= altsyncram_tc81:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_tc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_6041:auto_generated.data[0]
data[1] => scfifo_6041:auto_generated.data[1]
data[2] => scfifo_6041:auto_generated.data[2]
data[3] => scfifo_6041:auto_generated.data[3]
data[4] => scfifo_6041:auto_generated.data[4]
data[5] => scfifo_6041:auto_generated.data[5]
data[6] => scfifo_6041:auto_generated.data[6]
data[7] => scfifo_6041:auto_generated.data[7]
data[8] => scfifo_6041:auto_generated.data[8]
data[9] => scfifo_6041:auto_generated.data[9]
data[10] => scfifo_6041:auto_generated.data[10]
data[11] => scfifo_6041:auto_generated.data[11]
data[12] => scfifo_6041:auto_generated.data[12]
data[13] => scfifo_6041:auto_generated.data[13]
data[14] => scfifo_6041:auto_generated.data[14]
data[15] => scfifo_6041:auto_generated.data[15]
data[16] => scfifo_6041:auto_generated.data[16]
data[17] => scfifo_6041:auto_generated.data[17]
data[18] => scfifo_6041:auto_generated.data[18]
data[19] => scfifo_6041:auto_generated.data[19]
data[20] => scfifo_6041:auto_generated.data[20]
data[21] => scfifo_6041:auto_generated.data[21]
data[22] => scfifo_6041:auto_generated.data[22]
data[23] => scfifo_6041:auto_generated.data[23]
q[0] <= scfifo_6041:auto_generated.q[0]
q[1] <= scfifo_6041:auto_generated.q[1]
q[2] <= scfifo_6041:auto_generated.q[2]
q[3] <= scfifo_6041:auto_generated.q[3]
q[4] <= scfifo_6041:auto_generated.q[4]
q[5] <= scfifo_6041:auto_generated.q[5]
q[6] <= scfifo_6041:auto_generated.q[6]
q[7] <= scfifo_6041:auto_generated.q[7]
q[8] <= scfifo_6041:auto_generated.q[8]
q[9] <= scfifo_6041:auto_generated.q[9]
q[10] <= scfifo_6041:auto_generated.q[10]
q[11] <= scfifo_6041:auto_generated.q[11]
q[12] <= scfifo_6041:auto_generated.q[12]
q[13] <= scfifo_6041:auto_generated.q[13]
q[14] <= scfifo_6041:auto_generated.q[14]
q[15] <= scfifo_6041:auto_generated.q[15]
q[16] <= scfifo_6041:auto_generated.q[16]
q[17] <= scfifo_6041:auto_generated.q[17]
q[18] <= scfifo_6041:auto_generated.q[18]
q[19] <= scfifo_6041:auto_generated.q[19]
q[20] <= scfifo_6041:auto_generated.q[20]
q[21] <= scfifo_6041:auto_generated.q[21]
q[22] <= scfifo_6041:auto_generated.q[22]
q[23] <= scfifo_6041:auto_generated.q[23]
wrreq => scfifo_6041:auto_generated.wrreq
rdreq => scfifo_6041:auto_generated.rdreq
clock => scfifo_6041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_6041:auto_generated.sclr
empty <= scfifo_6041:auto_generated.empty
full <= scfifo_6041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_6041:auto_generated.usedw[0]
usedw[1] <= scfifo_6041:auto_generated.usedw[1]
usedw[2] <= scfifo_6041:auto_generated.usedw[2]
usedw[3] <= scfifo_6041:auto_generated.usedw[3]
usedw[4] <= scfifo_6041:auto_generated.usedw[4]
usedw[5] <= scfifo_6041:auto_generated.usedw[5]
usedw[6] <= scfifo_6041:auto_generated.usedw[6]


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated
clock => a_dpfifo_pn31:dpfifo.clock
data[0] => a_dpfifo_pn31:dpfifo.data[0]
data[1] => a_dpfifo_pn31:dpfifo.data[1]
data[2] => a_dpfifo_pn31:dpfifo.data[2]
data[3] => a_dpfifo_pn31:dpfifo.data[3]
data[4] => a_dpfifo_pn31:dpfifo.data[4]
data[5] => a_dpfifo_pn31:dpfifo.data[5]
data[6] => a_dpfifo_pn31:dpfifo.data[6]
data[7] => a_dpfifo_pn31:dpfifo.data[7]
data[8] => a_dpfifo_pn31:dpfifo.data[8]
data[9] => a_dpfifo_pn31:dpfifo.data[9]
data[10] => a_dpfifo_pn31:dpfifo.data[10]
data[11] => a_dpfifo_pn31:dpfifo.data[11]
data[12] => a_dpfifo_pn31:dpfifo.data[12]
data[13] => a_dpfifo_pn31:dpfifo.data[13]
data[14] => a_dpfifo_pn31:dpfifo.data[14]
data[15] => a_dpfifo_pn31:dpfifo.data[15]
data[16] => a_dpfifo_pn31:dpfifo.data[16]
data[17] => a_dpfifo_pn31:dpfifo.data[17]
data[18] => a_dpfifo_pn31:dpfifo.data[18]
data[19] => a_dpfifo_pn31:dpfifo.data[19]
data[20] => a_dpfifo_pn31:dpfifo.data[20]
data[21] => a_dpfifo_pn31:dpfifo.data[21]
data[22] => a_dpfifo_pn31:dpfifo.data[22]
data[23] => a_dpfifo_pn31:dpfifo.data[23]
empty <= a_dpfifo_pn31:dpfifo.empty
full <= a_dpfifo_pn31:dpfifo.full
q[0] <= a_dpfifo_pn31:dpfifo.q[0]
q[1] <= a_dpfifo_pn31:dpfifo.q[1]
q[2] <= a_dpfifo_pn31:dpfifo.q[2]
q[3] <= a_dpfifo_pn31:dpfifo.q[3]
q[4] <= a_dpfifo_pn31:dpfifo.q[4]
q[5] <= a_dpfifo_pn31:dpfifo.q[5]
q[6] <= a_dpfifo_pn31:dpfifo.q[6]
q[7] <= a_dpfifo_pn31:dpfifo.q[7]
q[8] <= a_dpfifo_pn31:dpfifo.q[8]
q[9] <= a_dpfifo_pn31:dpfifo.q[9]
q[10] <= a_dpfifo_pn31:dpfifo.q[10]
q[11] <= a_dpfifo_pn31:dpfifo.q[11]
q[12] <= a_dpfifo_pn31:dpfifo.q[12]
q[13] <= a_dpfifo_pn31:dpfifo.q[13]
q[14] <= a_dpfifo_pn31:dpfifo.q[14]
q[15] <= a_dpfifo_pn31:dpfifo.q[15]
q[16] <= a_dpfifo_pn31:dpfifo.q[16]
q[17] <= a_dpfifo_pn31:dpfifo.q[17]
q[18] <= a_dpfifo_pn31:dpfifo.q[18]
q[19] <= a_dpfifo_pn31:dpfifo.q[19]
q[20] <= a_dpfifo_pn31:dpfifo.q[20]
q[21] <= a_dpfifo_pn31:dpfifo.q[21]
q[22] <= a_dpfifo_pn31:dpfifo.q[22]
q[23] <= a_dpfifo_pn31:dpfifo.q[23]
rdreq => a_dpfifo_pn31:dpfifo.rreq
sclr => a_dpfifo_pn31:dpfifo.sclr
usedw[0] <= a_dpfifo_pn31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_pn31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_pn31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_pn31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_pn31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_pn31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_pn31:dpfifo.usedw[6]
wrreq => a_dpfifo_pn31:dpfifo.wreq


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo
clock => altsyncram_tc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_tc81:FIFOram.data_a[0]
data[1] => altsyncram_tc81:FIFOram.data_a[1]
data[2] => altsyncram_tc81:FIFOram.data_a[2]
data[3] => altsyncram_tc81:FIFOram.data_a[3]
data[4] => altsyncram_tc81:FIFOram.data_a[4]
data[5] => altsyncram_tc81:FIFOram.data_a[5]
data[6] => altsyncram_tc81:FIFOram.data_a[6]
data[7] => altsyncram_tc81:FIFOram.data_a[7]
data[8] => altsyncram_tc81:FIFOram.data_a[8]
data[9] => altsyncram_tc81:FIFOram.data_a[9]
data[10] => altsyncram_tc81:FIFOram.data_a[10]
data[11] => altsyncram_tc81:FIFOram.data_a[11]
data[12] => altsyncram_tc81:FIFOram.data_a[12]
data[13] => altsyncram_tc81:FIFOram.data_a[13]
data[14] => altsyncram_tc81:FIFOram.data_a[14]
data[15] => altsyncram_tc81:FIFOram.data_a[15]
data[16] => altsyncram_tc81:FIFOram.data_a[16]
data[17] => altsyncram_tc81:FIFOram.data_a[17]
data[18] => altsyncram_tc81:FIFOram.data_a[18]
data[19] => altsyncram_tc81:FIFOram.data_a[19]
data[20] => altsyncram_tc81:FIFOram.data_a[20]
data[21] => altsyncram_tc81:FIFOram.data_a[21]
data[22] => altsyncram_tc81:FIFOram.data_a[22]
data[23] => altsyncram_tc81:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_tc81:FIFOram.q_b[0]
q[1] <= altsyncram_tc81:FIFOram.q_b[1]
q[2] <= altsyncram_tc81:FIFOram.q_b[2]
q[3] <= altsyncram_tc81:FIFOram.q_b[3]
q[4] <= altsyncram_tc81:FIFOram.q_b[4]
q[5] <= altsyncram_tc81:FIFOram.q_b[5]
q[6] <= altsyncram_tc81:FIFOram.q_b[6]
q[7] <= altsyncram_tc81:FIFOram.q_b[7]
q[8] <= altsyncram_tc81:FIFOram.q_b[8]
q[9] <= altsyncram_tc81:FIFOram.q_b[9]
q[10] <= altsyncram_tc81:FIFOram.q_b[10]
q[11] <= altsyncram_tc81:FIFOram.q_b[11]
q[12] <= altsyncram_tc81:FIFOram.q_b[12]
q[13] <= altsyncram_tc81:FIFOram.q_b[13]
q[14] <= altsyncram_tc81:FIFOram.q_b[14]
q[15] <= altsyncram_tc81:FIFOram.q_b[15]
q[16] <= altsyncram_tc81:FIFOram.q_b[16]
q[17] <= altsyncram_tc81:FIFOram.q_b[17]
q[18] <= altsyncram_tc81:FIFOram.q_b[18]
q[19] <= altsyncram_tc81:FIFOram.q_b[19]
q[20] <= altsyncram_tc81:FIFOram.q_b[20]
q[21] <= altsyncram_tc81:FIFOram.q_b[21]
q[22] <= altsyncram_tc81:FIFOram.q_b[22]
q[23] <= altsyncram_tc81:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_tc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


