// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [15:0] p_read4;
input  [15:0] p_read5;
input  [15:0] p_read6;
input  [15:0] p_read7;
input  [15:0] p_read8;
input  [15:0] p_read9;
output  [5:0] ap_return_0;
output  [5:0] ap_return_1;
output  [5:0] ap_return_2;
output  [5:0] ap_return_3;
output  [5:0] ap_return_4;
output  [5:0] ap_return_5;
output  [5:0] ap_return_6;
output  [5:0] ap_return_7;
output  [5:0] ap_return_8;
output  [5:0] ap_return_9;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] ap_return_0;
reg[5:0] ap_return_1;
reg[5:0] ap_return_2;
reg[5:0] ap_return_3;
reg[5:0] ap_return_4;
reg[5:0] ap_return_5;
reg[5:0] ap_return_6;
reg[5:0] ap_return_7;
reg[5:0] ap_return_8;
reg[5:0] ap_return_9;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [15:0] p_read919_reg_1448;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] p_read818_reg_1454;
reg   [15:0] p_read717_reg_1460;
reg   [15:0] p_read616_reg_1466;
reg   [15:0] p_read515_reg_1472;
reg   [15:0] p_read414_reg_1478;
reg   [15:0] p_read313_reg_1484;
reg   [15:0] p_read212_reg_1490;
reg   [15:0] p_read111_reg_1496;
reg   [15:0] p_read_90_reg_1502;
wire   [5:0] p_Val2_222_fu_170_p2;
reg   [5:0] p_Val2_222_reg_1508;
wire   [0:0] Range1_all_ones_fu_186_p2;
reg   [0:0] Range1_all_ones_reg_1514;
wire   [0:0] Range1_all_zeros_fu_192_p2;
reg   [0:0] Range1_all_zeros_reg_1519;
wire   [5:0] p_Val2_224_fu_250_p2;
reg   [5:0] p_Val2_224_reg_1525;
wire   [0:0] Range1_all_ones_110_fu_266_p2;
reg   [0:0] Range1_all_ones_110_reg_1531;
wire   [0:0] Range1_all_zeros_110_fu_272_p2;
reg   [0:0] Range1_all_zeros_110_reg_1536;
wire   [5:0] p_Val2_226_fu_330_p2;
reg   [5:0] p_Val2_226_reg_1542;
wire   [0:0] Range1_all_ones_111_fu_346_p2;
reg   [0:0] Range1_all_ones_111_reg_1548;
wire   [0:0] Range1_all_zeros_111_fu_352_p2;
reg   [0:0] Range1_all_zeros_111_reg_1553;
wire   [5:0] p_Val2_228_fu_410_p2;
reg   [5:0] p_Val2_228_reg_1559;
wire   [0:0] Range1_all_ones_112_fu_426_p2;
reg   [0:0] Range1_all_ones_112_reg_1565;
wire   [0:0] Range1_all_zeros_112_fu_432_p2;
reg   [0:0] Range1_all_zeros_112_reg_1570;
wire   [5:0] p_Val2_230_fu_490_p2;
reg   [5:0] p_Val2_230_reg_1576;
wire   [0:0] Range1_all_ones_113_fu_506_p2;
reg   [0:0] Range1_all_ones_113_reg_1582;
wire   [0:0] Range1_all_zeros_113_fu_512_p2;
reg   [0:0] Range1_all_zeros_113_reg_1587;
wire   [5:0] p_Val2_232_fu_570_p2;
reg   [5:0] p_Val2_232_reg_1593;
wire   [0:0] Range1_all_ones_114_fu_586_p2;
reg   [0:0] Range1_all_ones_114_reg_1599;
wire   [0:0] Range1_all_zeros_114_fu_592_p2;
reg   [0:0] Range1_all_zeros_114_reg_1604;
wire   [5:0] p_Val2_234_fu_650_p2;
reg   [5:0] p_Val2_234_reg_1610;
wire   [0:0] Range1_all_ones_115_fu_666_p2;
reg   [0:0] Range1_all_ones_115_reg_1616;
wire   [0:0] Range1_all_zeros_115_fu_672_p2;
reg   [0:0] Range1_all_zeros_115_reg_1621;
wire   [5:0] p_Val2_236_fu_730_p2;
reg   [5:0] p_Val2_236_reg_1627;
wire   [0:0] Range1_all_ones_116_fu_746_p2;
reg   [0:0] Range1_all_ones_116_reg_1633;
wire   [0:0] Range1_all_zeros_116_fu_752_p2;
reg   [0:0] Range1_all_zeros_116_reg_1638;
wire   [5:0] p_Val2_238_fu_810_p2;
reg   [5:0] p_Val2_238_reg_1644;
wire   [0:0] Range1_all_ones_117_fu_826_p2;
reg   [0:0] Range1_all_ones_117_reg_1650;
wire   [0:0] Range1_all_zeros_117_fu_832_p2;
reg   [0:0] Range1_all_zeros_117_reg_1655;
wire   [5:0] p_Val2_240_fu_890_p2;
reg   [5:0] p_Val2_240_reg_1661;
wire   [0:0] Range1_all_ones_118_fu_906_p2;
reg   [0:0] Range1_all_ones_118_reg_1667;
wire   [0:0] Range1_all_zeros_118_fu_912_p2;
reg   [0:0] Range1_all_zeros_118_reg_1672;
wire    ap_block_pp0_stage0;
wire   [2:0] trunc_ln828_fu_144_p1;
wire   [0:0] p_Result_s_fu_128_p3;
wire   [0:0] r_fu_148_p2;
wire   [0:0] or_ln374_fu_154_p2;
wire   [0:0] p_Result_579_fu_136_p3;
wire   [0:0] and_ln374_fu_160_p2;
wire   [5:0] p_Val2_s_fu_118_p4;
wire   [5:0] zext_ln377_fu_166_p1;
wire   [5:0] tmp_23_fu_176_p4;
wire   [2:0] trunc_ln828_110_fu_224_p1;
wire   [0:0] p_Result_554_fu_208_p3;
wire   [0:0] r_110_fu_228_p2;
wire   [0:0] or_ln374_110_fu_234_p2;
wire   [0:0] p_Result_581_fu_216_p3;
wire   [0:0] and_ln374_110_fu_240_p2;
wire   [5:0] p_Val2_223_fu_198_p4;
wire   [5:0] zext_ln377_110_fu_246_p1;
wire   [5:0] tmp_s_fu_256_p4;
wire   [2:0] trunc_ln828_111_fu_304_p1;
wire   [0:0] p_Result_557_fu_288_p3;
wire   [0:0] r_111_fu_308_p2;
wire   [0:0] or_ln374_111_fu_314_p2;
wire   [0:0] p_Result_583_fu_296_p3;
wire   [0:0] and_ln374_111_fu_320_p2;
wire   [5:0] p_Val2_225_fu_278_p4;
wire   [5:0] zext_ln377_111_fu_326_p1;
wire   [5:0] tmp_118_fu_336_p4;
wire   [2:0] trunc_ln828_112_fu_384_p1;
wire   [0:0] p_Result_560_fu_368_p3;
wire   [0:0] r_112_fu_388_p2;
wire   [0:0] or_ln374_112_fu_394_p2;
wire   [0:0] p_Result_585_fu_376_p3;
wire   [0:0] and_ln374_112_fu_400_p2;
wire   [5:0] p_Val2_227_fu_358_p4;
wire   [5:0] zext_ln377_112_fu_406_p1;
wire   [5:0] tmp_119_fu_416_p4;
wire   [2:0] trunc_ln828_113_fu_464_p1;
wire   [0:0] p_Result_563_fu_448_p3;
wire   [0:0] r_113_fu_468_p2;
wire   [0:0] or_ln374_113_fu_474_p2;
wire   [0:0] p_Result_587_fu_456_p3;
wire   [0:0] and_ln374_113_fu_480_p2;
wire   [5:0] p_Val2_229_fu_438_p4;
wire   [5:0] zext_ln377_113_fu_486_p1;
wire   [5:0] tmp_120_fu_496_p4;
wire   [2:0] trunc_ln828_114_fu_544_p1;
wire   [0:0] p_Result_566_fu_528_p3;
wire   [0:0] r_114_fu_548_p2;
wire   [0:0] or_ln374_114_fu_554_p2;
wire   [0:0] p_Result_589_fu_536_p3;
wire   [0:0] and_ln374_114_fu_560_p2;
wire   [5:0] p_Val2_231_fu_518_p4;
wire   [5:0] zext_ln377_114_fu_566_p1;
wire   [5:0] tmp_121_fu_576_p4;
wire   [2:0] trunc_ln828_115_fu_624_p1;
wire   [0:0] p_Result_569_fu_608_p3;
wire   [0:0] r_115_fu_628_p2;
wire   [0:0] or_ln374_115_fu_634_p2;
wire   [0:0] p_Result_591_fu_616_p3;
wire   [0:0] and_ln374_115_fu_640_p2;
wire   [5:0] p_Val2_233_fu_598_p4;
wire   [5:0] zext_ln377_115_fu_646_p1;
wire   [5:0] tmp_122_fu_656_p4;
wire   [2:0] trunc_ln828_116_fu_704_p1;
wire   [0:0] p_Result_572_fu_688_p3;
wire   [0:0] r_116_fu_708_p2;
wire   [0:0] or_ln374_116_fu_714_p2;
wire   [0:0] p_Result_593_fu_696_p3;
wire   [0:0] and_ln374_116_fu_720_p2;
wire   [5:0] p_Val2_235_fu_678_p4;
wire   [5:0] zext_ln377_116_fu_726_p1;
wire   [5:0] tmp_123_fu_736_p4;
wire   [2:0] trunc_ln828_117_fu_784_p1;
wire   [0:0] p_Result_575_fu_768_p3;
wire   [0:0] r_117_fu_788_p2;
wire   [0:0] or_ln374_117_fu_794_p2;
wire   [0:0] p_Result_595_fu_776_p3;
wire   [0:0] and_ln374_117_fu_800_p2;
wire   [5:0] p_Val2_237_fu_758_p4;
wire   [5:0] zext_ln377_117_fu_806_p1;
wire   [5:0] tmp_124_fu_816_p4;
wire   [2:0] trunc_ln828_118_fu_864_p1;
wire   [0:0] p_Result_578_fu_848_p3;
wire   [0:0] r_118_fu_868_p2;
wire   [0:0] or_ln374_118_fu_874_p2;
wire   [0:0] p_Result_597_fu_856_p3;
wire   [0:0] and_ln374_118_fu_880_p2;
wire   [5:0] p_Val2_239_fu_838_p4;
wire   [5:0] zext_ln377_118_fu_886_p1;
wire   [5:0] tmp_125_fu_896_p4;
wire   [0:0] tmp_fu_930_p3;
wire   [0:0] p_Result_580_fu_923_p3;
wire   [0:0] select_ln888_fu_937_p3;
wire   [0:0] deleted_zeros_fu_943_p3;
wire   [0:0] icmp_ln1649_fu_918_p2;
wire   [5:0] select_ln302_fu_950_p3;
wire   [0:0] tmp_448_fu_977_p3;
wire   [0:0] p_Result_582_fu_970_p3;
wire   [0:0] select_ln888_110_fu_984_p3;
wire   [0:0] deleted_zeros_110_fu_990_p3;
wire   [0:0] icmp_ln1649_110_fu_965_p2;
wire   [5:0] select_ln302_110_fu_997_p3;
wire   [0:0] tmp_452_fu_1024_p3;
wire   [0:0] p_Result_584_fu_1017_p3;
wire   [0:0] select_ln888_111_fu_1031_p3;
wire   [0:0] deleted_zeros_111_fu_1037_p3;
wire   [0:0] icmp_ln1649_111_fu_1012_p2;
wire   [5:0] select_ln302_111_fu_1044_p3;
wire   [0:0] tmp_456_fu_1071_p3;
wire   [0:0] p_Result_586_fu_1064_p3;
wire   [0:0] select_ln888_112_fu_1078_p3;
wire   [0:0] deleted_zeros_112_fu_1084_p3;
wire   [0:0] icmp_ln1649_112_fu_1059_p2;
wire   [5:0] select_ln302_112_fu_1091_p3;
wire   [0:0] tmp_460_fu_1118_p3;
wire   [0:0] p_Result_588_fu_1111_p3;
wire   [0:0] select_ln888_113_fu_1125_p3;
wire   [0:0] deleted_zeros_113_fu_1131_p3;
wire   [0:0] icmp_ln1649_113_fu_1106_p2;
wire   [5:0] select_ln302_113_fu_1138_p3;
wire   [0:0] tmp_464_fu_1165_p3;
wire   [0:0] p_Result_590_fu_1158_p3;
wire   [0:0] select_ln888_114_fu_1172_p3;
wire   [0:0] deleted_zeros_114_fu_1178_p3;
wire   [0:0] icmp_ln1649_114_fu_1153_p2;
wire   [5:0] select_ln302_114_fu_1185_p3;
wire   [0:0] tmp_468_fu_1212_p3;
wire   [0:0] p_Result_592_fu_1205_p3;
wire   [0:0] select_ln888_115_fu_1219_p3;
wire   [0:0] deleted_zeros_115_fu_1225_p3;
wire   [0:0] icmp_ln1649_115_fu_1200_p2;
wire   [5:0] select_ln302_115_fu_1232_p3;
wire   [0:0] tmp_472_fu_1259_p3;
wire   [0:0] p_Result_594_fu_1252_p3;
wire   [0:0] select_ln888_116_fu_1266_p3;
wire   [0:0] deleted_zeros_116_fu_1272_p3;
wire   [0:0] icmp_ln1649_116_fu_1247_p2;
wire   [5:0] select_ln302_116_fu_1279_p3;
wire   [0:0] tmp_476_fu_1306_p3;
wire   [0:0] p_Result_596_fu_1299_p3;
wire   [0:0] select_ln888_117_fu_1313_p3;
wire   [0:0] deleted_zeros_117_fu_1319_p3;
wire   [0:0] icmp_ln1649_117_fu_1294_p2;
wire   [5:0] select_ln302_117_fu_1326_p3;
wire   [0:0] tmp_480_fu_1353_p3;
wire   [0:0] p_Result_598_fu_1346_p3;
wire   [0:0] select_ln888_118_fu_1360_p3;
wire   [0:0] deleted_zeros_118_fu_1366_p3;
wire   [0:0] icmp_ln1649_118_fu_1341_p2;
wire   [5:0] select_ln302_118_fu_1373_p3;
wire   [5:0] select_ln1649_fu_957_p3;
wire   [5:0] select_ln1649_110_fu_1004_p3;
wire   [5:0] select_ln1649_111_fu_1051_p3;
wire   [5:0] select_ln1649_112_fu_1098_p3;
wire   [5:0] select_ln1649_113_fu_1145_p3;
wire   [5:0] select_ln1649_114_fu_1192_p3;
wire   [5:0] select_ln1649_115_fu_1239_p3;
wire   [5:0] select_ln1649_116_fu_1286_p3;
wire   [5:0] select_ln1649_117_fu_1333_p3;
wire   [5:0] select_ln1649_118_fu_1380_p3;
reg   [5:0] ap_return_0_preg;
reg   [5:0] ap_return_1_preg;
reg   [5:0] ap_return_2_preg;
reg   [5:0] ap_return_3_preg;
reg   [5:0] ap_return_4_preg;
reg   [5:0] ap_return_5_preg;
reg   [5:0] ap_return_6_preg;
reg   [5:0] ap_return_7_preg;
reg   [5:0] ap_return_8_preg;
reg   [5:0] ap_return_9_preg;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_return_0_preg = 6'd0;
#0 ap_return_1_preg = 6'd0;
#0 ap_return_2_preg = 6'd0;
#0 ap_return_3_preg = 6'd0;
#0 ap_return_4_preg = 6'd0;
#0 ap_return_5_preg = 6'd0;
#0 ap_return_6_preg = 6'd0;
#0 ap_return_7_preg = 6'd0;
#0 ap_return_8_preg = 6'd0;
#0 ap_return_9_preg = 6'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 6'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_0_preg <= select_ln1649_fu_957_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 6'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_1_preg <= select_ln1649_110_fu_1004_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 6'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_2_preg <= select_ln1649_111_fu_1051_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 6'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_3_preg <= select_ln1649_112_fu_1098_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 6'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_4_preg <= select_ln1649_113_fu_1145_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 6'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_5_preg <= select_ln1649_114_fu_1192_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 6'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_6_preg <= select_ln1649_115_fu_1239_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 6'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_7_preg <= select_ln1649_116_fu_1286_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 6'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_8_preg <= select_ln1649_117_fu_1333_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 6'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_9_preg <= select_ln1649_118_fu_1380_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Range1_all_ones_110_reg_1531 <= Range1_all_ones_110_fu_266_p2;
        Range1_all_ones_111_reg_1548 <= Range1_all_ones_111_fu_346_p2;
        Range1_all_ones_112_reg_1565 <= Range1_all_ones_112_fu_426_p2;
        Range1_all_ones_113_reg_1582 <= Range1_all_ones_113_fu_506_p2;
        Range1_all_ones_114_reg_1599 <= Range1_all_ones_114_fu_586_p2;
        Range1_all_ones_115_reg_1616 <= Range1_all_ones_115_fu_666_p2;
        Range1_all_ones_116_reg_1633 <= Range1_all_ones_116_fu_746_p2;
        Range1_all_ones_117_reg_1650 <= Range1_all_ones_117_fu_826_p2;
        Range1_all_ones_118_reg_1667 <= Range1_all_ones_118_fu_906_p2;
        Range1_all_ones_reg_1514 <= Range1_all_ones_fu_186_p2;
        Range1_all_zeros_110_reg_1536 <= Range1_all_zeros_110_fu_272_p2;
        Range1_all_zeros_111_reg_1553 <= Range1_all_zeros_111_fu_352_p2;
        Range1_all_zeros_112_reg_1570 <= Range1_all_zeros_112_fu_432_p2;
        Range1_all_zeros_113_reg_1587 <= Range1_all_zeros_113_fu_512_p2;
        Range1_all_zeros_114_reg_1604 <= Range1_all_zeros_114_fu_592_p2;
        Range1_all_zeros_115_reg_1621 <= Range1_all_zeros_115_fu_672_p2;
        Range1_all_zeros_116_reg_1638 <= Range1_all_zeros_116_fu_752_p2;
        Range1_all_zeros_117_reg_1655 <= Range1_all_zeros_117_fu_832_p2;
        Range1_all_zeros_118_reg_1672 <= Range1_all_zeros_118_fu_912_p2;
        Range1_all_zeros_reg_1519 <= Range1_all_zeros_fu_192_p2;
        p_Val2_222_reg_1508 <= p_Val2_222_fu_170_p2;
        p_Val2_224_reg_1525 <= p_Val2_224_fu_250_p2;
        p_Val2_226_reg_1542 <= p_Val2_226_fu_330_p2;
        p_Val2_228_reg_1559 <= p_Val2_228_fu_410_p2;
        p_Val2_230_reg_1576 <= p_Val2_230_fu_490_p2;
        p_Val2_232_reg_1593 <= p_Val2_232_fu_570_p2;
        p_Val2_234_reg_1610 <= p_Val2_234_fu_650_p2;
        p_Val2_236_reg_1627 <= p_Val2_236_fu_730_p2;
        p_Val2_238_reg_1644 <= p_Val2_238_fu_810_p2;
        p_Val2_240_reg_1661 <= p_Val2_240_fu_890_p2;
        p_read111_reg_1496 <= p_read1;
        p_read212_reg_1490 <= p_read2;
        p_read313_reg_1484 <= p_read3;
        p_read414_reg_1478 <= p_read4;
        p_read515_reg_1472 <= p_read5;
        p_read616_reg_1466 <= p_read6;
        p_read717_reg_1460 <= p_read7;
        p_read818_reg_1454 <= p_read8;
        p_read919_reg_1448 <= p_read9;
        p_read_90_reg_1502 <= p_read;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_0 = select_ln1649_fu_957_p3;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_1 = select_ln1649_110_fu_1004_p3;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_2 = select_ln1649_111_fu_1051_p3;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_3 = select_ln1649_112_fu_1098_p3;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_4 = select_ln1649_113_fu_1145_p3;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_5 = select_ln1649_114_fu_1192_p3;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_6 = select_ln1649_115_fu_1239_p3;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_7 = select_ln1649_116_fu_1286_p3;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_8 = select_ln1649_117_fu_1333_p3;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_9 = select_ln1649_118_fu_1380_p3;
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_110_fu_266_p2 = ((tmp_s_fu_256_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_111_fu_346_p2 = ((tmp_118_fu_336_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_112_fu_426_p2 = ((tmp_119_fu_416_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_113_fu_506_p2 = ((tmp_120_fu_496_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_114_fu_586_p2 = ((tmp_121_fu_576_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_115_fu_666_p2 = ((tmp_122_fu_656_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_116_fu_746_p2 = ((tmp_123_fu_736_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_117_fu_826_p2 = ((tmp_124_fu_816_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_118_fu_906_p2 = ((tmp_125_fu_896_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_186_p2 = ((tmp_23_fu_176_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_zeros_110_fu_272_p2 = ((tmp_s_fu_256_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_111_fu_352_p2 = ((tmp_118_fu_336_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_112_fu_432_p2 = ((tmp_119_fu_416_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_113_fu_512_p2 = ((tmp_120_fu_496_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_114_fu_592_p2 = ((tmp_121_fu_576_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_115_fu_672_p2 = ((tmp_122_fu_656_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_116_fu_752_p2 = ((tmp_123_fu_736_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_117_fu_832_p2 = ((tmp_124_fu_816_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_118_fu_912_p2 = ((tmp_125_fu_896_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_192_p2 = ((tmp_23_fu_176_p4 == 6'd0) ? 1'b1 : 1'b0);

assign and_ln374_110_fu_240_p2 = (p_Result_581_fu_216_p3 & or_ln374_110_fu_234_p2);

assign and_ln374_111_fu_320_p2 = (p_Result_583_fu_296_p3 & or_ln374_111_fu_314_p2);

assign and_ln374_112_fu_400_p2 = (p_Result_585_fu_376_p3 & or_ln374_112_fu_394_p2);

assign and_ln374_113_fu_480_p2 = (p_Result_587_fu_456_p3 & or_ln374_113_fu_474_p2);

assign and_ln374_114_fu_560_p2 = (p_Result_589_fu_536_p3 & or_ln374_114_fu_554_p2);

assign and_ln374_115_fu_640_p2 = (p_Result_591_fu_616_p3 & or_ln374_115_fu_634_p2);

assign and_ln374_116_fu_720_p2 = (p_Result_593_fu_696_p3 & or_ln374_116_fu_714_p2);

assign and_ln374_117_fu_800_p2 = (p_Result_595_fu_776_p3 & or_ln374_117_fu_794_p2);

assign and_ln374_118_fu_880_p2 = (p_Result_597_fu_856_p3 & or_ln374_118_fu_874_p2);

assign and_ln374_fu_160_p2 = (p_Result_579_fu_136_p3 & or_ln374_fu_154_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_done_reg == 1'b1) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_done_reg == 1'b1) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign deleted_zeros_110_fu_990_p3 = ((p_Result_582_fu_970_p3[0:0] == 1'b1) ? select_ln888_110_fu_984_p3 : Range1_all_zeros_110_reg_1536);

assign deleted_zeros_111_fu_1037_p3 = ((p_Result_584_fu_1017_p3[0:0] == 1'b1) ? select_ln888_111_fu_1031_p3 : Range1_all_zeros_111_reg_1553);

assign deleted_zeros_112_fu_1084_p3 = ((p_Result_586_fu_1064_p3[0:0] == 1'b1) ? select_ln888_112_fu_1078_p3 : Range1_all_zeros_112_reg_1570);

assign deleted_zeros_113_fu_1131_p3 = ((p_Result_588_fu_1111_p3[0:0] == 1'b1) ? select_ln888_113_fu_1125_p3 : Range1_all_zeros_113_reg_1587);

assign deleted_zeros_114_fu_1178_p3 = ((p_Result_590_fu_1158_p3[0:0] == 1'b1) ? select_ln888_114_fu_1172_p3 : Range1_all_zeros_114_reg_1604);

assign deleted_zeros_115_fu_1225_p3 = ((p_Result_592_fu_1205_p3[0:0] == 1'b1) ? select_ln888_115_fu_1219_p3 : Range1_all_zeros_115_reg_1621);

assign deleted_zeros_116_fu_1272_p3 = ((p_Result_594_fu_1252_p3[0:0] == 1'b1) ? select_ln888_116_fu_1266_p3 : Range1_all_zeros_116_reg_1638);

assign deleted_zeros_117_fu_1319_p3 = ((p_Result_596_fu_1299_p3[0:0] == 1'b1) ? select_ln888_117_fu_1313_p3 : Range1_all_zeros_117_reg_1655);

assign deleted_zeros_118_fu_1366_p3 = ((p_Result_598_fu_1346_p3[0:0] == 1'b1) ? select_ln888_118_fu_1360_p3 : Range1_all_zeros_118_reg_1672);

assign deleted_zeros_fu_943_p3 = ((p_Result_580_fu_923_p3[0:0] == 1'b1) ? select_ln888_fu_937_p3 : Range1_all_zeros_reg_1519);

assign icmp_ln1649_110_fu_965_p2 = (($signed(p_read111_reg_1496) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_111_fu_1012_p2 = (($signed(p_read212_reg_1490) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_112_fu_1059_p2 = (($signed(p_read313_reg_1484) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_113_fu_1106_p2 = (($signed(p_read414_reg_1478) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_114_fu_1153_p2 = (($signed(p_read515_reg_1472) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_115_fu_1200_p2 = (($signed(p_read616_reg_1466) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_116_fu_1247_p2 = (($signed(p_read717_reg_1460) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_117_fu_1294_p2 = (($signed(p_read818_reg_1454) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_118_fu_1341_p2 = (($signed(p_read919_reg_1448) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_fu_918_p2 = (($signed(p_read_90_reg_1502) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign or_ln374_110_fu_234_p2 = (r_110_fu_228_p2 | p_Result_554_fu_208_p3);

assign or_ln374_111_fu_314_p2 = (r_111_fu_308_p2 | p_Result_557_fu_288_p3);

assign or_ln374_112_fu_394_p2 = (r_112_fu_388_p2 | p_Result_560_fu_368_p3);

assign or_ln374_113_fu_474_p2 = (r_113_fu_468_p2 | p_Result_563_fu_448_p3);

assign or_ln374_114_fu_554_p2 = (r_114_fu_548_p2 | p_Result_566_fu_528_p3);

assign or_ln374_115_fu_634_p2 = (r_115_fu_628_p2 | p_Result_569_fu_608_p3);

assign or_ln374_116_fu_714_p2 = (r_116_fu_708_p2 | p_Result_572_fu_688_p3);

assign or_ln374_117_fu_794_p2 = (r_117_fu_788_p2 | p_Result_575_fu_768_p3);

assign or_ln374_118_fu_874_p2 = (r_118_fu_868_p2 | p_Result_578_fu_848_p3);

assign or_ln374_fu_154_p2 = (r_fu_148_p2 | p_Result_s_fu_128_p3);

assign p_Result_554_fu_208_p3 = p_read1[32'd4];

assign p_Result_557_fu_288_p3 = p_read2[32'd4];

assign p_Result_560_fu_368_p3 = p_read3[32'd4];

assign p_Result_563_fu_448_p3 = p_read4[32'd4];

assign p_Result_566_fu_528_p3 = p_read5[32'd4];

assign p_Result_569_fu_608_p3 = p_read6[32'd4];

assign p_Result_572_fu_688_p3 = p_read7[32'd4];

assign p_Result_575_fu_768_p3 = p_read8[32'd4];

assign p_Result_578_fu_848_p3 = p_read9[32'd4];

assign p_Result_579_fu_136_p3 = p_read[32'd3];

assign p_Result_580_fu_923_p3 = p_read_90_reg_1502[32'd9];

assign p_Result_581_fu_216_p3 = p_read1[32'd3];

assign p_Result_582_fu_970_p3 = p_read111_reg_1496[32'd9];

assign p_Result_583_fu_296_p3 = p_read2[32'd3];

assign p_Result_584_fu_1017_p3 = p_read212_reg_1490[32'd9];

assign p_Result_585_fu_376_p3 = p_read3[32'd3];

assign p_Result_586_fu_1064_p3 = p_read313_reg_1484[32'd9];

assign p_Result_587_fu_456_p3 = p_read4[32'd3];

assign p_Result_588_fu_1111_p3 = p_read414_reg_1478[32'd9];

assign p_Result_589_fu_536_p3 = p_read5[32'd3];

assign p_Result_590_fu_1158_p3 = p_read515_reg_1472[32'd9];

assign p_Result_591_fu_616_p3 = p_read6[32'd3];

assign p_Result_592_fu_1205_p3 = p_read616_reg_1466[32'd9];

assign p_Result_593_fu_696_p3 = p_read7[32'd3];

assign p_Result_594_fu_1252_p3 = p_read717_reg_1460[32'd9];

assign p_Result_595_fu_776_p3 = p_read8[32'd3];

assign p_Result_596_fu_1299_p3 = p_read818_reg_1454[32'd9];

assign p_Result_597_fu_856_p3 = p_read9[32'd3];

assign p_Result_598_fu_1346_p3 = p_read919_reg_1448[32'd9];

assign p_Result_s_fu_128_p3 = p_read[32'd4];

assign p_Val2_222_fu_170_p2 = (p_Val2_s_fu_118_p4 + zext_ln377_fu_166_p1);

assign p_Val2_223_fu_198_p4 = {{p_read1[9:4]}};

assign p_Val2_224_fu_250_p2 = (p_Val2_223_fu_198_p4 + zext_ln377_110_fu_246_p1);

assign p_Val2_225_fu_278_p4 = {{p_read2[9:4]}};

assign p_Val2_226_fu_330_p2 = (p_Val2_225_fu_278_p4 + zext_ln377_111_fu_326_p1);

assign p_Val2_227_fu_358_p4 = {{p_read3[9:4]}};

assign p_Val2_228_fu_410_p2 = (p_Val2_227_fu_358_p4 + zext_ln377_112_fu_406_p1);

assign p_Val2_229_fu_438_p4 = {{p_read4[9:4]}};

assign p_Val2_230_fu_490_p2 = (p_Val2_229_fu_438_p4 + zext_ln377_113_fu_486_p1);

assign p_Val2_231_fu_518_p4 = {{p_read5[9:4]}};

assign p_Val2_232_fu_570_p2 = (p_Val2_231_fu_518_p4 + zext_ln377_114_fu_566_p1);

assign p_Val2_233_fu_598_p4 = {{p_read6[9:4]}};

assign p_Val2_234_fu_650_p2 = (p_Val2_233_fu_598_p4 + zext_ln377_115_fu_646_p1);

assign p_Val2_235_fu_678_p4 = {{p_read7[9:4]}};

assign p_Val2_236_fu_730_p2 = (p_Val2_235_fu_678_p4 + zext_ln377_116_fu_726_p1);

assign p_Val2_237_fu_758_p4 = {{p_read8[9:4]}};

assign p_Val2_238_fu_810_p2 = (p_Val2_237_fu_758_p4 + zext_ln377_117_fu_806_p1);

assign p_Val2_239_fu_838_p4 = {{p_read9[9:4]}};

assign p_Val2_240_fu_890_p2 = (p_Val2_239_fu_838_p4 + zext_ln377_118_fu_886_p1);

assign p_Val2_s_fu_118_p4 = {{p_read[9:4]}};

assign r_110_fu_228_p2 = ((trunc_ln828_110_fu_224_p1 != 3'd0) ? 1'b1 : 1'b0);

assign r_111_fu_308_p2 = ((trunc_ln828_111_fu_304_p1 != 3'd0) ? 1'b1 : 1'b0);

assign r_112_fu_388_p2 = ((trunc_ln828_112_fu_384_p1 != 3'd0) ? 1'b1 : 1'b0);

assign r_113_fu_468_p2 = ((trunc_ln828_113_fu_464_p1 != 3'd0) ? 1'b1 : 1'b0);

assign r_114_fu_548_p2 = ((trunc_ln828_114_fu_544_p1 != 3'd0) ? 1'b1 : 1'b0);

assign r_115_fu_628_p2 = ((trunc_ln828_115_fu_624_p1 != 3'd0) ? 1'b1 : 1'b0);

assign r_116_fu_708_p2 = ((trunc_ln828_116_fu_704_p1 != 3'd0) ? 1'b1 : 1'b0);

assign r_117_fu_788_p2 = ((trunc_ln828_117_fu_784_p1 != 3'd0) ? 1'b1 : 1'b0);

assign r_118_fu_868_p2 = ((trunc_ln828_118_fu_864_p1 != 3'd0) ? 1'b1 : 1'b0);

assign r_fu_148_p2 = ((trunc_ln828_fu_144_p1 != 3'd0) ? 1'b1 : 1'b0);

assign select_ln1649_110_fu_1004_p3 = ((icmp_ln1649_110_fu_965_p2[0:0] == 1'b1) ? select_ln302_110_fu_997_p3 : 6'd0);

assign select_ln1649_111_fu_1051_p3 = ((icmp_ln1649_111_fu_1012_p2[0:0] == 1'b1) ? select_ln302_111_fu_1044_p3 : 6'd0);

assign select_ln1649_112_fu_1098_p3 = ((icmp_ln1649_112_fu_1059_p2[0:0] == 1'b1) ? select_ln302_112_fu_1091_p3 : 6'd0);

assign select_ln1649_113_fu_1145_p3 = ((icmp_ln1649_113_fu_1106_p2[0:0] == 1'b1) ? select_ln302_113_fu_1138_p3 : 6'd0);

assign select_ln1649_114_fu_1192_p3 = ((icmp_ln1649_114_fu_1153_p2[0:0] == 1'b1) ? select_ln302_114_fu_1185_p3 : 6'd0);

assign select_ln1649_115_fu_1239_p3 = ((icmp_ln1649_115_fu_1200_p2[0:0] == 1'b1) ? select_ln302_115_fu_1232_p3 : 6'd0);

assign select_ln1649_116_fu_1286_p3 = ((icmp_ln1649_116_fu_1247_p2[0:0] == 1'b1) ? select_ln302_116_fu_1279_p3 : 6'd0);

assign select_ln1649_117_fu_1333_p3 = ((icmp_ln1649_117_fu_1294_p2[0:0] == 1'b1) ? select_ln302_117_fu_1326_p3 : 6'd0);

assign select_ln1649_118_fu_1380_p3 = ((icmp_ln1649_118_fu_1341_p2[0:0] == 1'b1) ? select_ln302_118_fu_1373_p3 : 6'd0);

assign select_ln1649_fu_957_p3 = ((icmp_ln1649_fu_918_p2[0:0] == 1'b1) ? select_ln302_fu_950_p3 : 6'd0);

assign select_ln302_110_fu_997_p3 = ((deleted_zeros_110_fu_990_p3[0:0] == 1'b1) ? p_Val2_224_reg_1525 : 6'd63);

assign select_ln302_111_fu_1044_p3 = ((deleted_zeros_111_fu_1037_p3[0:0] == 1'b1) ? p_Val2_226_reg_1542 : 6'd63);

assign select_ln302_112_fu_1091_p3 = ((deleted_zeros_112_fu_1084_p3[0:0] == 1'b1) ? p_Val2_228_reg_1559 : 6'd63);

assign select_ln302_113_fu_1138_p3 = ((deleted_zeros_113_fu_1131_p3[0:0] == 1'b1) ? p_Val2_230_reg_1576 : 6'd63);

assign select_ln302_114_fu_1185_p3 = ((deleted_zeros_114_fu_1178_p3[0:0] == 1'b1) ? p_Val2_232_reg_1593 : 6'd63);

assign select_ln302_115_fu_1232_p3 = ((deleted_zeros_115_fu_1225_p3[0:0] == 1'b1) ? p_Val2_234_reg_1610 : 6'd63);

assign select_ln302_116_fu_1279_p3 = ((deleted_zeros_116_fu_1272_p3[0:0] == 1'b1) ? p_Val2_236_reg_1627 : 6'd63);

assign select_ln302_117_fu_1326_p3 = ((deleted_zeros_117_fu_1319_p3[0:0] == 1'b1) ? p_Val2_238_reg_1644 : 6'd63);

assign select_ln302_118_fu_1373_p3 = ((deleted_zeros_118_fu_1366_p3[0:0] == 1'b1) ? p_Val2_240_reg_1661 : 6'd63);

assign select_ln302_fu_950_p3 = ((deleted_zeros_fu_943_p3[0:0] == 1'b1) ? p_Val2_222_reg_1508 : 6'd63);

assign select_ln888_110_fu_984_p3 = ((tmp_448_fu_977_p3[0:0] == 1'b1) ? Range1_all_zeros_110_reg_1536 : Range1_all_ones_110_reg_1531);

assign select_ln888_111_fu_1031_p3 = ((tmp_452_fu_1024_p3[0:0] == 1'b1) ? Range1_all_zeros_111_reg_1553 : Range1_all_ones_111_reg_1548);

assign select_ln888_112_fu_1078_p3 = ((tmp_456_fu_1071_p3[0:0] == 1'b1) ? Range1_all_zeros_112_reg_1570 : Range1_all_ones_112_reg_1565);

assign select_ln888_113_fu_1125_p3 = ((tmp_460_fu_1118_p3[0:0] == 1'b1) ? Range1_all_zeros_113_reg_1587 : Range1_all_ones_113_reg_1582);

assign select_ln888_114_fu_1172_p3 = ((tmp_464_fu_1165_p3[0:0] == 1'b1) ? Range1_all_zeros_114_reg_1604 : Range1_all_ones_114_reg_1599);

assign select_ln888_115_fu_1219_p3 = ((tmp_468_fu_1212_p3[0:0] == 1'b1) ? Range1_all_zeros_115_reg_1621 : Range1_all_ones_115_reg_1616);

assign select_ln888_116_fu_1266_p3 = ((tmp_472_fu_1259_p3[0:0] == 1'b1) ? Range1_all_zeros_116_reg_1638 : Range1_all_ones_116_reg_1633);

assign select_ln888_117_fu_1313_p3 = ((tmp_476_fu_1306_p3[0:0] == 1'b1) ? Range1_all_zeros_117_reg_1655 : Range1_all_ones_117_reg_1650);

assign select_ln888_118_fu_1360_p3 = ((tmp_480_fu_1353_p3[0:0] == 1'b1) ? Range1_all_zeros_118_reg_1672 : Range1_all_ones_118_reg_1667);

assign select_ln888_fu_937_p3 = ((tmp_fu_930_p3[0:0] == 1'b1) ? Range1_all_zeros_reg_1519 : Range1_all_ones_reg_1514);

assign tmp_118_fu_336_p4 = {{p_read2[15:10]}};

assign tmp_119_fu_416_p4 = {{p_read3[15:10]}};

assign tmp_120_fu_496_p4 = {{p_read4[15:10]}};

assign tmp_121_fu_576_p4 = {{p_read5[15:10]}};

assign tmp_122_fu_656_p4 = {{p_read6[15:10]}};

assign tmp_123_fu_736_p4 = {{p_read7[15:10]}};

assign tmp_124_fu_816_p4 = {{p_read8[15:10]}};

assign tmp_125_fu_896_p4 = {{p_read9[15:10]}};

assign tmp_23_fu_176_p4 = {{p_read[15:10]}};

assign tmp_448_fu_977_p3 = p_Val2_224_reg_1525[32'd5];

assign tmp_452_fu_1024_p3 = p_Val2_226_reg_1542[32'd5];

assign tmp_456_fu_1071_p3 = p_Val2_228_reg_1559[32'd5];

assign tmp_460_fu_1118_p3 = p_Val2_230_reg_1576[32'd5];

assign tmp_464_fu_1165_p3 = p_Val2_232_reg_1593[32'd5];

assign tmp_468_fu_1212_p3 = p_Val2_234_reg_1610[32'd5];

assign tmp_472_fu_1259_p3 = p_Val2_236_reg_1627[32'd5];

assign tmp_476_fu_1306_p3 = p_Val2_238_reg_1644[32'd5];

assign tmp_480_fu_1353_p3 = p_Val2_240_reg_1661[32'd5];

assign tmp_fu_930_p3 = p_Val2_222_reg_1508[32'd5];

assign tmp_s_fu_256_p4 = {{p_read1[15:10]}};

assign trunc_ln828_110_fu_224_p1 = p_read1[2:0];

assign trunc_ln828_111_fu_304_p1 = p_read2[2:0];

assign trunc_ln828_112_fu_384_p1 = p_read3[2:0];

assign trunc_ln828_113_fu_464_p1 = p_read4[2:0];

assign trunc_ln828_114_fu_544_p1 = p_read5[2:0];

assign trunc_ln828_115_fu_624_p1 = p_read6[2:0];

assign trunc_ln828_116_fu_704_p1 = p_read7[2:0];

assign trunc_ln828_117_fu_784_p1 = p_read8[2:0];

assign trunc_ln828_118_fu_864_p1 = p_read9[2:0];

assign trunc_ln828_fu_144_p1 = p_read[2:0];

assign zext_ln377_110_fu_246_p1 = and_ln374_110_fu_240_p2;

assign zext_ln377_111_fu_326_p1 = and_ln374_111_fu_320_p2;

assign zext_ln377_112_fu_406_p1 = and_ln374_112_fu_400_p2;

assign zext_ln377_113_fu_486_p1 = and_ln374_113_fu_480_p2;

assign zext_ln377_114_fu_566_p1 = and_ln374_114_fu_560_p2;

assign zext_ln377_115_fu_646_p1 = and_ln374_115_fu_640_p2;

assign zext_ln377_116_fu_726_p1 = and_ln374_116_fu_720_p2;

assign zext_ln377_117_fu_806_p1 = and_ln374_117_fu_800_p2;

assign zext_ln377_118_fu_886_p1 = and_ln374_118_fu_880_p2;

assign zext_ln377_fu_166_p1 = and_ln374_fu_160_p2;

endmodule //alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_s
