Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project.qsys --block-symbol-file --output-directory=/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Proyecto2/project.qsys
Progress: Reading input file
Progress: Adding button [altera_avalon_pio 17.0]
Progress: Parameterizing module button
Progress: Adding clk [clock_source 17.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu
Progress: Adding led [altera_avalon_pio 17.0]
Progress: Parameterizing module led
Progress: Adding ram [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module ram
Progress: Adding sseg0 [altera_avalon_pio 17.0]
Progress: Parameterizing module sseg0
Progress: Adding sseg1 [altera_avalon_pio 17.0]
Progress: Parameterizing module sseg1
Progress: Adding sseg2 [altera_avalon_pio 17.0]
Progress: Parameterizing module sseg2
Progress: Adding sseg3 [altera_avalon_pio 17.0]
Progress: Parameterizing module sseg3
Progress: Adding switch [altera_avalon_pio 17.0]
Progress: Parameterizing module switch
Progress: Adding timer [altera_avalon_timer 17.0]
Progress: Parameterizing module timer
Progress: Adding uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: project.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: project.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: project.uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project.qsys --synthesis=VERILOG --output-directory=/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Proyecto2/project.qsys
Progress: Reading input file
Progress: Adding button [altera_avalon_pio 17.0]
Progress: Parameterizing module button
Progress: Adding clk [clock_source 17.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu
Progress: Adding led [altera_avalon_pio 17.0]
Progress: Parameterizing module led
Progress: Adding ram [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module ram
Progress: Adding sseg0 [altera_avalon_pio 17.0]
Progress: Parameterizing module sseg0
Progress: Adding sseg1 [altera_avalon_pio 17.0]
Progress: Parameterizing module sseg1
Progress: Adding sseg2 [altera_avalon_pio 17.0]
Progress: Parameterizing module sseg2
Progress: Adding sseg3 [altera_avalon_pio 17.0]
Progress: Parameterizing module sseg3
Progress: Adding switch [altera_avalon_pio 17.0]
Progress: Parameterizing module switch
Progress: Adding timer [altera_avalon_timer 17.0]
Progress: Parameterizing module timer
Progress: Adding uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: project.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: project.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: project.uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: project: Generating project "project" for QUARTUS_SYNTH
Info: button: Starting RTL generation for module 'project_button'
Info: button:   Generation command is [exec /home/carlos/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/carlos/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=project_button --dir=/tmp/alt7443_8409229180753806979.dir/0001_button_gen/ --quartus_dir=/home/carlos/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7443_8409229180753806979.dir/0001_button_gen//project_button_component_configuration.pl  --do_build_sim=0  ]
Info: button: Done RTL generation for module 'project_button'
Info: button: "project" instantiated altera_avalon_pio "button"
Info: cpu: "project" instantiated altera_nios2_gen2 "cpu"
Info: led: Starting RTL generation for module 'project_led'
Info: led:   Generation command is [exec /home/carlos/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/carlos/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=project_led --dir=/tmp/alt7443_8409229180753806979.dir/0002_led_gen/ --quartus_dir=/home/carlos/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7443_8409229180753806979.dir/0002_led_gen//project_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'project_led'
Info: led: "project" instantiated altera_avalon_pio "led"
Info: ram: Starting RTL generation for module 'project_ram'
Info: ram:   Generation command is [exec /home/carlos/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/carlos/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=project_ram --dir=/tmp/alt7443_8409229180753806979.dir/0003_ram_gen/ --quartus_dir=/home/carlos/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7443_8409229180753806979.dir/0003_ram_gen//project_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'project_ram'
Info: ram: "project" instantiated altera_avalon_onchip_memory2 "ram"
Info: switch: Starting RTL generation for module 'project_switch'
Info: switch:   Generation command is [exec /home/carlos/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/carlos/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=project_switch --dir=/tmp/alt7443_8409229180753806979.dir/0004_switch_gen/ --quartus_dir=/home/carlos/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7443_8409229180753806979.dir/0004_switch_gen//project_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'project_switch'
Info: switch: "project" instantiated altera_avalon_pio "switch"
Info: timer: Starting RTL generation for module 'project_timer'
Info: timer:   Generation command is [exec /home/carlos/intelFPGA_lite/17.0/quartus/linux64//perl/bin/perl -I /home/carlos/intelFPGA_lite/17.0/quartus/linux64//perl/lib -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=project_timer --dir=/tmp/alt7443_8409229180753806979.dir/0005_timer_gen/ --quartus_dir=/home/carlos/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7443_8409229180753806979.dir/0005_timer_gen//project_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'project_timer'
Info: timer: "project" instantiated altera_avalon_timer "timer"
Info: uart: Starting RTL generation for module 'project_uart'
Info: uart:   Generation command is [exec /home/carlos/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/carlos/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=project_uart --dir=/tmp/alt7443_8409229180753806979.dir/0006_uart_gen/ --quartus_dir=/home/carlos/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7443_8409229180753806979.dir/0006_uart_gen//project_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'project_uart'
Info: uart: "project" instantiated altera_avalon_jtag_uart "uart"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "project" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "project" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "project" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'project_cpu_cpu'
Info: cpu:   Generation command is [exec /home/carlos/intelFPGA_lite/17.0/quartus/linux64//eperlcmd -I /home/carlos/intelFPGA_lite/17.0/quartus/linux64//perl/lib -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/carlos/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/carlos/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=project_cpu_cpu --dir=/tmp/alt7443_8409229180753806979.dir/0009_cpu_gen/ --quartus_bindir=/home/carlos/intelFPGA_lite/17.0/quartus/linux64/ --verilog --config=/tmp/alt7443_8409229180753806979.dir/0009_cpu_gen//project_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.10.04 17:26:08 (*) Starting Nios II generation
Info: cpu: # 2017.10.04 17:26:08 (*)   Checking for plaintext license.
Info: cpu: # 2017.10.04 17:26:10 (*)   Couldn't query license setup in Quartus directory /home/carlos/intelFPGA_lite/17.0/quartus/linux64/
Info: cpu: # 2017.10.04 17:26:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.10.04 17:26:10 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.10.04 17:26:10 (*)   Plaintext license not found.
Info: cpu: # 2017.10.04 17:26:10 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.10.04 17:26:10 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.10.04 17:26:10 (*)   Creating all objects for CPU
Info: cpu: # 2017.10.04 17:26:12 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.10.04 17:26:12 (*)   Creating plain-text RTL
Info: cpu: # 2017.10.04 17:26:13 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'project_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "uart_avalon_jtag_slave_agent"
Info: uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: project: Done "project" with 30 modules, 43 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
