{
  "cd27a42e": {
    "file_id": "cd27a42e",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754191724/artifacts/designs/adder_16bit.v",
    "file_type": "verilog",
    "content_hash": "7939198313530999050",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T11:29:52.482596",
    "description": "由enhanced_real_verilog_agent创建的verilog文件",
    "metadata": {}
  },
  "c3a3e1d0": {
    "file_id": "c3a3e1d0",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754191724/artifacts/testbenches/adder_16bit_tb.v",
    "file_type": "testbench",
    "content_hash": "-2766937225915064726",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T11:29:52.475747",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  },
  "3c29425d": {
    "file_id": "3c29425d",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754191724/artifacts/testbenches/testbench_adder_16bit.v",
    "file_type": "testbench",
    "content_hash": "3332376815932100206",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T11:29:52.489526",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  }
}