

================================================================
== Vitis HLS Report for 'rx_fifo'
================================================================
* Date:           Mon Dec 19 09:55:03 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        maclogger
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       10|     6799|  0.100 us|  67.990 us|   10|  6799|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 32 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 32 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.08>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%fifo_axi_lite_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %fifo_axi_lite"   --->   Operation 33 'read' 'fifo_axi_lite_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_buf = alloca i64 1" [mac_logger.cpp:70]   --->   Operation 34 'alloca' 'tmp_buf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 35 [1/1] (1.08ns)   --->   "%add_ln53 = add i64 %fifo_axi_lite_read, i64 28" [mac_logger.cpp:53]   --->   Operation 35 'add' 'add_ln53' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln53 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln53, i32 2, i32 63" [mac_logger.cpp:53]   --->   Operation 36 'partselect' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i62 %trunc_ln53" [mac_logger.cpp:53]   --->   Operation 37 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mac_fifo_addr = getelementptr i32 %mac_fifo, i64 %sext_ln53" [mac_logger.cpp:53]   --->   Operation 38 'getelementptr' 'mac_fifo_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 39 [7/7] (7.30ns)   --->   "%mac_fifo_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr, i32 1" [mac_logger.cpp:53]   --->   Operation 39 'readreq' 'mac_fifo_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 40 [6/7] (7.30ns)   --->   "%mac_fifo_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr, i32 1" [mac_logger.cpp:53]   --->   Operation 40 'readreq' 'mac_fifo_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 41 [5/7] (7.30ns)   --->   "%mac_fifo_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr, i32 1" [mac_logger.cpp:53]   --->   Operation 41 'readreq' 'mac_fifo_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 42 [4/7] (7.30ns)   --->   "%mac_fifo_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr, i32 1" [mac_logger.cpp:53]   --->   Operation 42 'readreq' 'mac_fifo_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 43 [3/7] (7.30ns)   --->   "%mac_fifo_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr, i32 1" [mac_logger.cpp:53]   --->   Operation 43 'readreq' 'mac_fifo_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 44 [2/7] (7.30ns)   --->   "%mac_fifo_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr, i32 1" [mac_logger.cpp:53]   --->   Operation 44 'readreq' 'mac_fifo_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%data_buf_addr = getelementptr i32 %data_buf, i64 0, i64 0" [mac_logger.cpp:50]   --->   Operation 45 'getelementptr' 'data_buf_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 0, i9 %data_buf_addr" [mac_logger.cpp:50]   --->   Operation 46 'store' 'store_ln50' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_8 : Operation 47 [1/7] (7.30ns)   --->   "%mac_fifo_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr, i32 1" [mac_logger.cpp:53]   --->   Operation 47 'readreq' 'mac_fifo_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%data_buf_addr_41 = getelementptr i32 %data_buf, i64 0, i64 1" [mac_logger.cpp:51]   --->   Operation 48 'getelementptr' 'data_buf_addr_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 0, i9 %data_buf_addr_41" [mac_logger.cpp:51]   --->   Operation 49 'store' 'store_ln51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%data_buf_addr_42 = getelementptr i32 %data_buf, i64 0, i64 2" [mac_logger.cpp:52]   --->   Operation 50 'getelementptr' 'data_buf_addr_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (1.23ns)   --->   "%store_ln52 = store i32 0, i9 %data_buf_addr_42" [mac_logger.cpp:52]   --->   Operation 51 'store' 'store_ln52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_9 : Operation 52 [1/1] (7.30ns)   --->   "%mac_fifo_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %mac_fifo_addr" [mac_logger.cpp:53]   --->   Operation 52 'read' 'mac_fifo_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.22>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_axi_full, void @empty_52, i32 0, i32 0, void @empty_54, i32 0, i32 1028, void @empty_44, void @empty_58, void @empty_54, i32 16, i32 16, i32 16, i32 16, void @empty_54, void @empty_54, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mac_fifo, void @empty_52, i32 0, i32 0, void @empty_54, i32 0, i32 5120, void @empty_55, void @empty_58, void @empty_54, i32 16, i32 16, i32 16, i32 16, void @empty_54, void @empty_54, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp"   --->   Operation 55 'read' 'timestamp_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%fifo_axi_full1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %fifo_axi_full1"   --->   Operation 56 'read' 'fifo_axi_full1_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.99ns)   --->   "%icmp_ln53 = icmp_eq  i32 %mac_fifo_addr_read, i32 0" [mac_logger.cpp:53]   --->   Operation 57 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %if.then, void %if.end107" [mac_logger.cpp:53]   --->   Operation 58 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (1.08ns)   --->   "%add_ln54 = add i64 %fifo_axi_lite_read, i64 36" [mac_logger.cpp:54]   --->   Operation 59 'add' 'add_ln54' <Predicate = (!icmp_ln53)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln54 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln54, i32 2, i32 63" [mac_logger.cpp:54]   --->   Operation 60 'partselect' 'trunc_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i62 %trunc_ln54" [mac_logger.cpp:54]   --->   Operation 61 'sext' 'sext_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%mac_fifo_addr_1 = getelementptr i32 %mac_fifo, i64 %sext_ln54" [mac_logger.cpp:54]   --->   Operation 62 'getelementptr' 'mac_fifo_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 32, i32 39" [mac_logger.cpp:66]   --->   Operation 63 'partselect' 'tmp_17' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 40, i32 47" [mac_logger.cpp:66]   --->   Operation 64 'partselect' 'tmp_18' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 48, i32 55" [mac_logger.cpp:66]   --->   Operation 65 'partselect' 'tmp_19' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 56, i32 63" [mac_logger.cpp:66]   --->   Operation 66 'partselect' 'tmp_20' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln66_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %tmp_17, i8 %tmp_18, i8 %tmp_19, i8 %tmp_20" [mac_logger.cpp:66]   --->   Operation 67 'bitconcatenate' 'or_ln66_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln66 = store i32 %or_ln66_2, i9 %data_buf_addr" [mac_logger.cpp:66]   --->   Operation 68 'store' 'store_ln66' <Predicate = (!icmp_ln53)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%empty = trunc i64 %timestamp_read"   --->   Operation 69 'trunc' 'empty' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 24, i32 31"   --->   Operation 70 'partselect' 'trunc_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 8, i32 15"   --->   Operation 71 'partselect' 'trunc_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 16, i32 23"   --->   Operation 72 'partselect' 'trunc_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %empty, i8 %trunc_1, i8 %trunc_2, i8 %trunc_3"   --->   Operation 73 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln67 = store i32 %tmp_s, i9 %data_buf_addr_41" [mac_logger.cpp:67]   --->   Operation 74 'store' 'store_ln67' <Predicate = (!icmp_ln53)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 75 [1/1] (1.08ns)   --->   "%empty_150 = add i64 %fifo_axi_full1_read, i64 4096"   --->   Operation 75 'add' 'empty_150' <Predicate = (!icmp_ln53)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln73 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_150, i32 2, i32 63" [mac_logger.cpp:73]   --->   Operation 76 'partselect' 'trunc_ln73' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln73 = call void @rx_fifo_Pipeline_VITIS_LOOP_71_1, i32 %fifo_axi_full, i62 %trunc_ln73, i32 %tmp_buf" [mac_logger.cpp:73]   --->   Operation 77 'call' 'call_ln73' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 78 [7/7] (7.30ns)   --->   "%frame_len_bytes_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr_1, i32 1" [mac_logger.cpp:54]   --->   Operation 78 'readreq' 'frame_len_bytes_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln73 = call void @rx_fifo_Pipeline_VITIS_LOOP_71_1, i32 %fifo_axi_full, i62 %trunc_ln73, i32 %tmp_buf" [mac_logger.cpp:73]   --->   Operation 79 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 80 [6/7] (7.30ns)   --->   "%frame_len_bytes_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr_1, i32 1" [mac_logger.cpp:54]   --->   Operation 80 'readreq' 'frame_len_bytes_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 81 [5/7] (7.30ns)   --->   "%frame_len_bytes_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr_1, i32 1" [mac_logger.cpp:54]   --->   Operation 81 'readreq' 'frame_len_bytes_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 82 [4/7] (7.30ns)   --->   "%frame_len_bytes_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr_1, i32 1" [mac_logger.cpp:54]   --->   Operation 82 'readreq' 'frame_len_bytes_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 83 [3/7] (7.30ns)   --->   "%frame_len_bytes_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr_1, i32 1" [mac_logger.cpp:54]   --->   Operation 83 'readreq' 'frame_len_bytes_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 84 [2/7] (7.30ns)   --->   "%frame_len_bytes_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr_1, i32 1" [mac_logger.cpp:54]   --->   Operation 84 'readreq' 'frame_len_bytes_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 85 [1/7] (7.30ns)   --->   "%frame_len_bytes_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr_1, i32 1" [mac_logger.cpp:54]   --->   Operation 85 'readreq' 'frame_len_bytes_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 86 [1/1] (7.30ns)   --->   "%frame_len_bytes = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %mac_fifo_addr_1" [mac_logger.cpp:54]   --->   Operation 86 'read' 'frame_len_bytes' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i32 %frame_len_bytes" [mac_logger.cpp:54]   --->   Operation 87 'trunc' 'trunc_ln54_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln54_2 = trunc i32 %frame_len_bytes" [mac_logger.cpp:54]   --->   Operation 88 'trunc' 'trunc_ln54_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln55 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %frame_len_bytes, i32 2, i32 10" [mac_logger.cpp:55]   --->   Operation 89 'partselect' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %frame_len_bytes, i32 2, i32 5" [mac_logger.cpp:55]   --->   Operation 90 'partselect' 'trunc_ln55_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_buf_addr = getelementptr i32 %tmp_buf, i64 0, i64 3" [mac_logger.cpp:80]   --->   Operation 91 'getelementptr' 'tmp_buf_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 92 [2/2] (0.67ns)   --->   "%tmp_buf_load = load i2 %tmp_buf_addr" [mac_logger.cpp:80]   --->   Operation 92 'load' 'tmp_buf_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 19 <SV = 18> <Delay = 3.46>
ST_19 : Operation 93 [1/1] (0.44ns)   --->   "%icmp_ln55 = icmp_ne  i2 %trunc_ln54_2, i2 0" [mac_logger.cpp:55]   --->   Operation 93 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i1 %icmp_ln55" [mac_logger.cpp:55]   --->   Operation 94 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i1 %icmp_ln55" [mac_logger.cpp:55]   --->   Operation 95 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.77ns)   --->   "%WordLength = add i9 %trunc_ln55, i9 %zext_ln55" [mac_logger.cpp:55]   --->   Operation 96 'add' 'WordLength' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 97 [1/2] (0.67ns)   --->   "%tmp_buf_load = load i2 %tmp_buf_addr" [mac_logger.cpp:80]   --->   Operation 97 'load' 'tmp_buf_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%empty_151 = trunc i32 %tmp_buf_load" [mac_logger.cpp:80]   --->   Operation 98 'trunc' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 99 [1/1] (1.10ns)   --->   "%icmp_ln80 = icmp_eq  i16 %empty_151, i16 34952" [mac_logger.cpp:80]   --->   Operation 99 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_buf_load, i32 24, i32 31" [mac_logger.cpp:83]   --->   Operation 100 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %tmp_buf_load, i32 16, i32 19" [mac_logger.cpp:83]   --->   Operation 101 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i8.i8, i4 %tmp_22, i8 %tmp_21, i8 0" [mac_logger.cpp:83]   --->   Operation 102 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i20 %or_ln" [mac_logger.cpp:83]   --->   Operation 103 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.89ns)   --->   "%add_ln83 = add i21 %zext_ln83, i21 2071552" [mac_logger.cpp:83]   --->   Operation 104 'add' 'add_ln83' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%sext_ln84 = sext i21 %add_ln83" [mac_logger.cpp:84]   --->   Operation 105 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (0.85ns)   --->   "%add_ln84 = add i16 %trunc_ln54_1, i16 65532" [mac_logger.cpp:84]   --->   Operation 106 'add' 'add_ln84' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln84, i32 8, i32 15" [mac_logger.cpp:84]   --->   Operation 107 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%trunc_ln84 = trunc i16 %add_ln84" [mac_logger.cpp:84]   --->   Operation 108 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%or_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i16, i8 %trunc_ln84, i8 %tmp_23, i16 0" [mac_logger.cpp:84]   --->   Operation 109 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%or_ln84 = or i32 %sext_ln84, i32 %or_ln1" [mac_logger.cpp:84]   --->   Operation 110 'or' 'or_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%or_ln84_1 = or i32 %or_ln84, i32 1" [mac_logger.cpp:84]   --->   Operation 111 'or' 'or_ln84_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%trunc_ln88 = trunc i32 %frame_len_bytes" [mac_logger.cpp:88]   --->   Operation 112 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%or_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i16.i8, i8 %trunc_ln88, i16 %trunc_ln54_1, i8 0" [mac_logger.cpp:88]   --->   Operation 113 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%or_ln88 = or i32 %or_ln2, i32 65281" [mac_logger.cpp:88]   --->   Operation 114 'or' 'or_ln88' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln80 = select i1 %icmp_ln80, i32 %or_ln84_1, i32 %or_ln88" [mac_logger.cpp:80]   --->   Operation 115 'select' 'select_ln80' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 116 [1/1] (1.23ns)   --->   "%store_ln82 = store i32 %select_ln80, i9 %data_buf_addr_42" [mac_logger.cpp:82]   --->   Operation 116 'store' 'store_ln82' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_19 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_1 = add i4 %trunc_ln55_1, i4 %zext_ln55_1" [mac_logger.cpp:97]   --->   Operation 117 'add' 'add_ln97_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 118 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%M = add i4 %add_ln97_1, i4 12" [mac_logger.cpp:97]   --->   Operation 118 'add' 'M' <Predicate = true> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 1.21>
ST_20 : Operation 119 [1/1] (0.20ns)   --->   "%select_ln91 = select i1 %icmp_ln80, i3 3, i3 4" [mac_logger.cpp:91]   --->   Operation 119 'select' 'select_ln91' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 120 [2/2] (1.01ns)   --->   "%call_ln91 = call void @rx_fifo_Pipeline_VITIS_LOOP_91_2, i3 %select_ln91, i32 %tmp_buf, i32 %data_buf" [mac_logger.cpp:91]   --->   Operation 120 'call' 'call_ln91' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 121 [1/2] (0.00ns)   --->   "%call_ln91 = call void @rx_fifo_Pipeline_VITIS_LOOP_91_2, i3 %select_ln91, i32 %tmp_buf, i32 %data_buf" [mac_logger.cpp:91]   --->   Operation 121 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.22>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "%WordLength_cast_cast = zext i9 %WordLength" [mac_logger.cpp:55]   --->   Operation 122 'zext' 'WordLength_cast_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.28ns)   --->   "%offset = xor i1 %icmp_ln80, i1 1" [mac_logger.cpp:80]   --->   Operation 123 'xor' 'offset' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 124 [1/1] (0.77ns)   --->   "%add_ln97 = add i10 %WordLength_cast_cast, i10 1020" [mac_logger.cpp:97]   --->   Operation 124 'add' 'add_ln97' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 125 [1/1] (0.77ns)   --->   "%add_ln97_2 = add i9 %WordLength, i9 508" [mac_logger.cpp:97]   --->   Operation 125 'add' 'add_ln97_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln97 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %add_ln97, i32 4, i32 9" [mac_logger.cpp:97]   --->   Operation 126 'partselect' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%add = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 1, i1 %offset" [mac_logger.cpp:80]   --->   Operation 127 'bitconcatenate' 'add' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [2/2] (1.44ns)   --->   "%call_ln73 = call void @rx_fifo_Pipeline_rx_macfifo_data, i32 %fifo_axi_full, i62 %trunc_ln73, i6 %trunc_ln97, i2 %add, i32 %data_buf" [mac_logger.cpp:73]   --->   Operation 128 'call' 'call_ln73' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln97_2, i32 4, i32 8" [mac_logger.cpp:105]   --->   Operation 129 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 0.72>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i62 %trunc_ln73" [mac_logger.cpp:73]   --->   Operation 130 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 131 [1/1] (0.00ns)   --->   "%fifo_axi_full_addr = getelementptr i32 %fifo_axi_full, i64 %sext_ln73" [mac_logger.cpp:73]   --->   Operation 131 'getelementptr' 'fifo_axi_full_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i4 %M" [mac_logger.cpp:98]   --->   Operation 132 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i2 %add" [mac_logger.cpp:100]   --->   Operation 133 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln73 = call void @rx_fifo_Pipeline_rx_macfifo_data, i32 %fifo_axi_full, i62 %trunc_ln73, i6 %trunc_ln97, i2 %add, i32 %data_buf" [mac_logger.cpp:73]   --->   Operation 134 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i1.i3, i5 %tmp_24, i1 0, i3 %sext_ln100" [mac_logger.cpp:105]   --->   Operation 135 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (0.72ns)   --->   "%icmp_ln105 = icmp_eq  i4 %M, i4 0" [mac_logger.cpp:105]   --->   Operation 136 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %loop-memcpy-expansion.preheader, void %post-loop-memcpy-expansion" [mac_logger.cpp:105]   --->   Operation 137 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 138 [7/7] (7.30ns)   --->   "%empty_152 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 %zext_ln98" [mac_logger.cpp:73]   --->   Operation 138 'readreq' 'empty_152' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 139 [6/7] (7.30ns)   --->   "%empty_152 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 %zext_ln98" [mac_logger.cpp:73]   --->   Operation 139 'readreq' 'empty_152' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 140 [5/7] (7.30ns)   --->   "%empty_152 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 %zext_ln98" [mac_logger.cpp:73]   --->   Operation 140 'readreq' 'empty_152' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 141 [4/7] (7.30ns)   --->   "%empty_152 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 %zext_ln98" [mac_logger.cpp:73]   --->   Operation 141 'readreq' 'empty_152' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 142 [3/7] (7.30ns)   --->   "%empty_152 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 %zext_ln98" [mac_logger.cpp:73]   --->   Operation 142 'readreq' 'empty_152' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 143 [2/7] (7.30ns)   --->   "%empty_152 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 %zext_ln98" [mac_logger.cpp:73]   --->   Operation 143 'readreq' 'empty_152' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 144 [1/7] (7.30ns)   --->   "%empty_152 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 %zext_ln98" [mac_logger.cpp:73]   --->   Operation 144 'readreq' 'empty_152' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 145 [2/2] (7.30ns)   --->   "%call_ln73 = call void @rx_fifo_Pipeline_4, i32 %fifo_axi_full, i62 %trunc_ln73, i9 %or_ln3, i32 %data_buf, i4 %M" [mac_logger.cpp:73]   --->   Operation 145 'call' 'call_ln73' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 146 [1/2] (0.00ns)   --->   "%call_ln73 = call void @rx_fifo_Pipeline_4, i32 %fifo_axi_full, i62 %trunc_ln73, i9 %or_ln3, i32 %data_buf, i4 %M" [mac_logger.cpp:73]   --->   Operation 146 'call' 'call_ln73' <Predicate = (!icmp_ln53 & !icmp_ln105)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br void %post-loop-memcpy-expansion"   --->   Operation 147 'br' 'br_ln0' <Predicate = (!icmp_ln53 & !icmp_ln105)> <Delay = 0.00>
ST_32 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln145 = br void %if.end107" [mac_logger.cpp:145]   --->   Operation 148 'br' 'br_ln145' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_32 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln146 = ret" [mac_logger.cpp:146]   --->   Operation 149 'ret' 'ret_ln146' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.08ns
The critical path consists of the following:
	wire read operation ('fifo_axi_lite_read') on port 'fifo_axi_lite' [11]  (0 ns)
	'add' operation ('add_ln53', mac_logger.cpp:53) [19]  (1.08 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('mac_fifo_load_req', mac_logger.cpp:53) on port 'mac_fifo' (mac_logger.cpp:53) [23]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('mac_fifo_load_req', mac_logger.cpp:53) on port 'mac_fifo' (mac_logger.cpp:53) [23]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('mac_fifo_load_req', mac_logger.cpp:53) on port 'mac_fifo' (mac_logger.cpp:53) [23]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('mac_fifo_load_req', mac_logger.cpp:53) on port 'mac_fifo' (mac_logger.cpp:53) [23]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('mac_fifo_load_req', mac_logger.cpp:53) on port 'mac_fifo' (mac_logger.cpp:53) [23]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('mac_fifo_load_req', mac_logger.cpp:53) on port 'mac_fifo' (mac_logger.cpp:53) [23]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('mac_fifo_load_req', mac_logger.cpp:53) on port 'mac_fifo' (mac_logger.cpp:53) [23]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('mac_fifo_addr_read', mac_logger.cpp:53) on port 'mac_fifo' (mac_logger.cpp:53) [24]  (7.3 ns)

 <State 10>: 2.23ns
The critical path consists of the following:
	wire read operation ('timestamp_read') on port 'timestamp' [9]  (0 ns)
	'store' operation ('store_ln66', mac_logger.cpp:66) of variable 'or_ln66_2', mac_logger.cpp:66 on array 'data_buf' [48]  (1.24 ns)
	blocking operation 0.991 ns on control path)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('frame_len_bytes_req', mac_logger.cpp:54) on port 'mac_fifo' (mac_logger.cpp:54) [32]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('frame_len_bytes_req', mac_logger.cpp:54) on port 'mac_fifo' (mac_logger.cpp:54) [32]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('frame_len_bytes_req', mac_logger.cpp:54) on port 'mac_fifo' (mac_logger.cpp:54) [32]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('frame_len_bytes_req', mac_logger.cpp:54) on port 'mac_fifo' (mac_logger.cpp:54) [32]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('frame_len_bytes_req', mac_logger.cpp:54) on port 'mac_fifo' (mac_logger.cpp:54) [32]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('frame_len_bytes_req', mac_logger.cpp:54) on port 'mac_fifo' (mac_logger.cpp:54) [32]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request operation ('frame_len_bytes_req', mac_logger.cpp:54) on port 'mac_fifo' (mac_logger.cpp:54) [32]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read operation ('frame_len_bytes', mac_logger.cpp:54) on port 'mac_fifo' (mac_logger.cpp:54) [33]  (7.3 ns)

 <State 19>: 3.47ns
The critical path consists of the following:
	'load' operation ('tmp_buf_load', mac_logger.cpp:80) on array 'tmp_buf', mac_logger.cpp:70 [61]  (0.677 ns)
	'icmp' operation ('icmp_ln80', mac_logger.cpp:80) [63]  (1.1 ns)
	'select' operation ('select_ln80', mac_logger.cpp:80) [79]  (0.449 ns)
	'store' operation ('store_ln82', mac_logger.cpp:82) of variable 'select_ln80', mac_logger.cpp:80 on array 'data_buf' [81]  (1.24 ns)

 <State 20>: 1.22ns
The critical path consists of the following:
	'select' operation ('select_ln91', mac_logger.cpp:91) [82]  (0.208 ns)
	'call' operation ('call_ln91', mac_logger.cpp:91) to 'rx_fifo_Pipeline_VITIS_LOOP_91_2' [83]  (1.01 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 2.22ns
The critical path consists of the following:
	'add' operation ('add_ln97', mac_logger.cpp:97) [85]  (0.776 ns)
	'call' operation ('call_ln73', mac_logger.cpp:73) to 'rx_fifo_Pipeline_rx_macfifo_data' [92]  (1.45 ns)

 <State 23>: 0.721ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln105', mac_logger.cpp:105) [95]  (0.721 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_152', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [98]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_152', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [98]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_152', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [98]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_152', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [98]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_152', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [98]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_152', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [98]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_152', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [98]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln73', mac_logger.cpp:73) to 'rx_fifo_Pipeline_4' [99]  (7.3 ns)

 <State 32>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
