
ubuntu-preinstalled/kbxutil:     file format elf32-littlearm


Disassembly of section .init:

000021ec <.init>:
    21ec:	push	{r3, lr}
    21f0:	bl	2df0 <ftello64@plt+0x2f0>
    21f4:	pop	{r3, pc}

Disassembly of section .plt:

000021f8 <gcry_xmalloc@plt-0x14>:
    21f8:	push	{lr}		; (str lr, [sp, #-4]!)
    21fc:	ldr	lr, [pc, #4]	; 2208 <gcry_xmalloc@plt-0x4>
    2200:	add	lr, pc, lr
    2204:	ldr	pc, [lr, #8]!
    2208:	andeq	r6, r2, ip, asr #21

0000220c <gcry_xmalloc@plt>:
    220c:	add	ip, pc, #0, 12
    2210:	add	ip, ip, #155648	; 0x26000
    2214:	ldr	pc, [ip, #2764]!	; 0xacc

00002218 <strstr@plt>:
    2218:	add	ip, pc, #0, 12
    221c:	add	ip, ip, #155648	; 0x26000
    2220:	ldr	pc, [ip, #2756]!	; 0xac4

00002224 <raise@plt>:
    2224:			; <UNDEFINED> instruction: 0xe7fd4778
    2228:	add	ip, pc, #0, 12
    222c:	add	ip, ip, #155648	; 0x26000
    2230:	ldr	pc, [ip, #2744]!	; 0xab8

00002234 <gpgrt_funlockfile@plt>:
    2234:			; <UNDEFINED> instruction: 0xe7fd4778
    2238:	add	ip, pc, #0, 12
    223c:	add	ip, ip, #155648	; 0x26000
    2240:	ldr	pc, [ip, #2732]!	; 0xaac

00002244 <ksba_cert_release@plt>:
    2244:	add	ip, pc, #0, 12
    2248:	add	ip, ip, #155648	; 0x26000
    224c:	ldr	pc, [ip, #2724]!	; 0xaa4

00002250 <gcry_malloc@plt>:
    2250:	add	ip, pc, #0, 12
    2254:	add	ip, ip, #155648	; 0x26000
    2258:	ldr	pc, [ip, #2716]!	; 0xa9c

0000225c <gmtime_r@plt>:
    225c:			; <UNDEFINED> instruction: 0xe7fd4778
    2260:	add	ip, pc, #0, 12
    2264:	add	ip, ip, #155648	; 0x26000
    2268:	ldr	pc, [ip, #2704]!	; 0xa90

0000226c <gpgrt_write@plt>:
    226c:	add	ip, pc, #0, 12
    2270:	add	ip, ip, #155648	; 0x26000
    2274:	ldr	pc, [ip, #2696]!	; 0xa88

00002278 <getpwnam@plt>:
    2278:	add	ip, pc, #0, 12
    227c:	add	ip, ip, #155648	; 0x26000
    2280:	ldr	pc, [ip, #2688]!	; 0xa80

00002284 <fsync@plt>:
    2284:	add	ip, pc, #0, 12
    2288:	add	ip, ip, #155648	; 0x26000
    228c:	ldr	pc, [ip, #2680]!	; 0xa78

00002290 <iconv_close@plt>:
    2290:			; <UNDEFINED> instruction: 0xe7fd4778
    2294:	add	ip, pc, #0, 12
    2298:	add	ip, ip, #155648	; 0x26000
    229c:	ldr	pc, [ip, #2668]!	; 0xa6c

000022a0 <iconv@plt>:
    22a0:			; <UNDEFINED> instruction: 0xe7fd4778
    22a4:	add	ip, pc, #0, 12
    22a8:	add	ip, ip, #155648	; 0x26000
    22ac:	ldr	pc, [ip, #2656]!	; 0xa60

000022b0 <ksba_reader_release@plt>:
    22b0:	add	ip, pc, #0, 12
    22b4:	add	ip, ip, #155648	; 0x26000
    22b8:	ldr	pc, [ip, #2648]!	; 0xa58

000022bc <strcmp@plt>:
    22bc:			; <UNDEFINED> instruction: 0xe7fd4778
    22c0:	add	ip, pc, #0, 12
    22c4:	add	ip, ip, #155648	; 0x26000
    22c8:	ldr	pc, [ip, #2636]!	; 0xa4c

000022cc <__cxa_finalize@plt>:
    22cc:	add	ip, pc, #0, 12
    22d0:	add	ip, ip, #155648	; 0x26000
    22d4:	ldr	pc, [ip, #2628]!	; 0xa44

000022d8 <gpgrt_vfprintf_unlocked@plt>:
    22d8:	add	ip, pc, #0, 12
    22dc:	add	ip, ip, #155648	; 0x26000
    22e0:	ldr	pc, [ip, #2620]!	; 0xa3c

000022e4 <strtol@plt>:
    22e4:			; <UNDEFINED> instruction: 0xe7fd4778
    22e8:	add	ip, pc, #0, 12
    22ec:	add	ip, ip, #155648	; 0x26000
    22f0:	ldr	pc, [ip, #2608]!	; 0xa30

000022f4 <getpwuid@plt>:
    22f4:	add	ip, pc, #0, 12
    22f8:	add	ip, ip, #155648	; 0x26000
    22fc:	ldr	pc, [ip, #2600]!	; 0xa28

00002300 <strcspn@plt>:
    2300:	add	ip, pc, #0, 12
    2304:	add	ip, ip, #155648	; 0x26000
    2308:	ldr	pc, [ip, #2592]!	; 0xa20

0000230c <gcry_md_close@plt>:
    230c:	add	ip, pc, #0, 12
    2310:	add	ip, ip, #155648	; 0x26000
    2314:	ldr	pc, [ip, #2584]!	; 0xa18

00002318 <setrlimit64@plt>:
    2318:	add	ip, pc, #0, 12
    231c:	add	ip, ip, #155648	; 0x26000
    2320:	ldr	pc, [ip, #2576]!	; 0xa10

00002324 <read@plt>:
    2324:	add	ip, pc, #0, 12
    2328:	add	ip, ip, #155648	; 0x26000
    232c:	ldr	pc, [ip, #2568]!	; 0xa08

00002330 <mktime@plt>:
    2330:	add	ip, pc, #0, 12
    2334:	add	ip, ip, #155648	; 0x26000
    2338:	ldr	pc, [ip, #2560]!	; 0xa00

0000233c <fflush@plt>:
    233c:			; <UNDEFINED> instruction: 0xe7fd4778
    2340:	add	ip, pc, #0, 12
    2344:	add	ip, ip, #155648	; 0x26000
    2348:	ldr	pc, [ip, #2548]!	; 0x9f4

0000234c <getuid@plt>:
    234c:	add	ip, pc, #0, 12
    2350:	add	ip, ip, #155648	; 0x26000
    2354:	ldr	pc, [ip, #2540]!	; 0x9ec

00002358 <sigprocmask@plt>:
    2358:	add	ip, pc, #0, 12
    235c:	add	ip, ip, #155648	; 0x26000
    2360:	ldr	pc, [ip, #2532]!	; 0x9e4

00002364 <memmove@plt>:
    2364:			; <UNDEFINED> instruction: 0xe7fd4778
    2368:	add	ip, pc, #0, 12
    236c:	add	ip, ip, #155648	; 0x26000
    2370:	ldr	pc, [ip, #2520]!	; 0x9d8

00002374 <ksba_cert_get_issuer@plt>:
    2374:	add	ip, pc, #0, 12
    2378:	add	ip, ip, #155648	; 0x26000
    237c:	ldr	pc, [ip, #2512]!	; 0x9d0

00002380 <gcry_md_read@plt>:
    2380:	add	ip, pc, #0, 12
    2384:	add	ip, ip, #155648	; 0x26000
    2388:	ldr	pc, [ip, #2504]!	; 0x9c8

0000238c <free@plt>:
    238c:	add	ip, pc, #0, 12
    2390:	add	ip, ip, #155648	; 0x26000
    2394:	ldr	pc, [ip, #2496]!	; 0x9c0

00002398 <_gpgrt_putc_overflow@plt>:
    2398:	add	ip, pc, #0, 12
    239c:	add	ip, ip, #155648	; 0x26000
    23a0:	ldr	pc, [ip, #2488]!	; 0x9b8

000023a4 <nanosleep@plt>:
    23a4:	add	ip, pc, #0, 12
    23a8:	add	ip, ip, #155648	; 0x26000
    23ac:	ldr	pc, [ip, #2480]!	; 0x9b0

000023b0 <ferror@plt>:
    23b0:	add	ip, pc, #0, 12
    23b4:	add	ip, ip, #155648	; 0x26000
    23b8:	ldr	pc, [ip, #2472]!	; 0x9a8

000023bc <gcry_sexp_release@plt>:
    23bc:	add	ip, pc, #0, 12
    23c0:	add	ip, ip, #155648	; 0x26000
    23c4:	ldr	pc, [ip, #2464]!	; 0x9a0

000023c8 <gcry_mpi_get_flag@plt>:
    23c8:	add	ip, pc, #0, 12
    23cc:	add	ip, ip, #155648	; 0x26000
    23d0:	ldr	pc, [ip, #2456]!	; 0x998

000023d4 <inet_pton@plt>:
    23d4:	add	ip, pc, #0, 12
    23d8:	add	ip, ip, #155648	; 0x26000
    23dc:	ldr	pc, [ip, #2448]!	; 0x990

000023e0 <memcpy@plt>:
    23e0:	add	ip, pc, #0, 12
    23e4:	add	ip, ip, #155648	; 0x26000
    23e8:	ldr	pc, [ip, #2440]!	; 0x988

000023ec <gcry_sexp_sscan@plt>:
    23ec:	add	ip, pc, #0, 12
    23f0:	add	ip, ip, #155648	; 0x26000
    23f4:	ldr	pc, [ip, #2432]!	; 0x980

000023f8 <gcry_md_open@plt>:
    23f8:	add	ip, pc, #0, 12
    23fc:	add	ip, ip, #155648	; 0x26000
    2400:	ldr	pc, [ip, #2424]!	; 0x978

00002404 <gpgrt_read@plt>:
    2404:	add	ip, pc, #0, 12
    2408:	add	ip, ip, #155648	; 0x26000
    240c:	ldr	pc, [ip, #2416]!	; 0x970

00002410 <time@plt>:
    2410:	add	ip, pc, #0, 12
    2414:	add	ip, ip, #155648	; 0x26000
    2418:	ldr	pc, [ip, #2408]!	; 0x968

0000241c <gcry_md_write@plt>:
    241c:	add	ip, pc, #0, 12
    2420:	add	ip, ip, #155648	; 0x26000
    2424:	ldr	pc, [ip, #2400]!	; 0x960

00002428 <gcry_free@plt>:
    2428:			; <UNDEFINED> instruction: 0xe7fd4778
    242c:	add	ip, pc, #0, 12
    2430:	add	ip, ip, #155648	; 0x26000
    2434:	ldr	pc, [ip, #2388]!	; 0x954

00002438 <memcmp@plt>:
    2438:			; <UNDEFINED> instruction: 0xe7fd4778
    243c:	add	ip, pc, #0, 12
    2440:	add	ip, ip, #155648	; 0x26000
    2444:	ldr	pc, [ip, #2376]!	; 0x948

00002448 <select@plt>:
    2448:	add	ip, pc, #0, 12
    244c:	add	ip, ip, #155648	; 0x26000
    2450:	ldr	pc, [ip, #2368]!	; 0x940

00002454 <sleep@plt>:
    2454:			; <UNDEFINED> instruction: 0xe7fd4778
    2458:	add	ip, pc, #0, 12
    245c:	add	ip, ip, #155648	; 0x26000
    2460:	ldr	pc, [ip, #2356]!	; 0x934

00002464 <stpcpy@plt>:
    2464:	add	ip, pc, #0, 12
    2468:	add	ip, ip, #155648	; 0x26000
    246c:	ldr	pc, [ip, #2348]!	; 0x92c

00002470 <ksba_reader_set_mem@plt>:
    2470:	add	ip, pc, #0, 12
    2474:	add	ip, ip, #155648	; 0x26000
    2478:	ldr	pc, [ip, #2340]!	; 0x924

0000247c <uname@plt>:
    247c:	add	ip, pc, #0, 12
    2480:	add	ip, ip, #155648	; 0x26000
    2484:	ldr	pc, [ip, #2332]!	; 0x91c

00002488 <dcgettext@plt>:
    2488:			; <UNDEFINED> instruction: 0xe7fd4778
    248c:	add	ip, pc, #0, 12
    2490:	add	ip, ip, #155648	; 0x26000
    2494:	ldr	pc, [ip, #2320]!	; 0x910

00002498 <__stack_chk_fail@plt>:
    2498:	add	ip, pc, #0, 12
    249c:	add	ip, ip, #155648	; 0x26000
    24a0:	ldr	pc, [ip, #2312]!	; 0x908

000024a4 <gpgrt_set_alloc_func@plt>:
    24a4:	add	ip, pc, #0, 12
    24a8:	add	ip, ip, #155648	; 0x26000
    24ac:	ldr	pc, [ip, #2304]!	; 0x900

000024b0 <unlink@plt>:
    24b0:	add	ip, pc, #0, 12
    24b4:	add	ip, ip, #155648	; 0x26000
    24b8:	ldr	pc, [ip, #2296]!	; 0x8f8

000024bc <getrlimit64@plt>:
    24bc:	add	ip, pc, #0, 12
    24c0:	add	ip, ip, #155648	; 0x26000
    24c4:	ldr	pc, [ip, #2288]!	; 0x8f0

000024c8 <gcry_pk_get_curve@plt>:
    24c8:	add	ip, pc, #0, 12
    24cc:	add	ip, ip, #155648	; 0x26000
    24d0:	ldr	pc, [ip, #2280]!	; 0x8e8

000024d4 <realloc@plt>:
    24d4:	add	ip, pc, #0, 12
    24d8:	add	ip, ip, #155648	; 0x26000
    24dc:	ldr	pc, [ip, #2272]!	; 0x8e0

000024e0 <gpgrt_fflush@plt>:
    24e0:			; <UNDEFINED> instruction: 0xe7fd4778
    24e4:	add	ip, pc, #0, 12
    24e8:	add	ip, ip, #155648	; 0x26000
    24ec:	ldr	pc, [ip, #2260]!	; 0x8d4

000024f0 <dup@plt>:
    24f0:	add	ip, pc, #0, 12
    24f4:	add	ip, ip, #155648	; 0x26000
    24f8:	ldr	pc, [ip, #2252]!	; 0x8cc

000024fc <textdomain@plt>:
    24fc:			; <UNDEFINED> instruction: 0xe7fd4778
    2500:	add	ip, pc, #0, 12
    2504:	add	ip, ip, #155648	; 0x26000
    2508:	ldr	pc, [ip, #2240]!	; 0x8c0

0000250c <tmpfile64@plt>:
    250c:			; <UNDEFINED> instruction: 0xe7fd4778
    2510:	add	ip, pc, #0, 12
    2514:	add	ip, ip, #155648	; 0x26000
    2518:	ldr	pc, [ip, #2228]!	; 0x8b4

0000251c <chdir@plt>:
    251c:			; <UNDEFINED> instruction: 0xe7fd4778
    2520:	add	ip, pc, #0, 12
    2524:	add	ip, ip, #155648	; 0x26000
    2528:	ldr	pc, [ip, #2216]!	; 0x8a8

0000252c <gpgrt_fputs_unlocked@plt>:
    252c:	add	ip, pc, #0, 12
    2530:	add	ip, ip, #155648	; 0x26000
    2534:	ldr	pc, [ip, #2208]!	; 0x8a0

00002538 <ksba_cert_get_public_key@plt>:
    2538:	add	ip, pc, #0, 12
    253c:	add	ip, ip, #155648	; 0x26000
    2540:	ldr	pc, [ip, #2200]!	; 0x898

00002544 <__fxstat64@plt>:
    2544:	add	ip, pc, #0, 12
    2548:	add	ip, ip, #155648	; 0x26000
    254c:	ldr	pc, [ip, #2192]!	; 0x890

00002550 <sigaction@plt>:
    2550:	add	ip, pc, #0, 12
    2554:	add	ip, ip, #155648	; 0x26000
    2558:	ldr	pc, [ip, #2184]!	; 0x888

0000255c <__memcpy_chk@plt>:
    255c:	add	ip, pc, #0, 12
    2560:	add	ip, ip, #155648	; 0x26000
    2564:	ldr	pc, [ip, #2176]!	; 0x880

00002568 <gpg_err_code_from_errno@plt>:
    2568:	add	ip, pc, #0, 12
    256c:	add	ip, ip, #155648	; 0x26000
    2570:	ldr	pc, [ip, #2168]!	; 0x878

00002574 <fwrite@plt>:
    2574:	add	ip, pc, #0, 12
    2578:	add	ip, ip, #155648	; 0x26000
    257c:	ldr	pc, [ip, #2160]!	; 0x870

00002580 <lseek64@plt>:
    2580:	add	ip, pc, #0, 12
    2584:	add	ip, ip, #155648	; 0x26000
    2588:	ldr	pc, [ip, #2152]!	; 0x868

0000258c <gcry_check_version@plt>:
    258c:	add	ip, pc, #0, 12
    2590:	add	ip, ip, #155648	; 0x26000
    2594:	ldr	pc, [ip, #2144]!	; 0x860

00002598 <strcpy@plt>:
    2598:	add	ip, pc, #0, 12
    259c:	add	ip, ip, #155648	; 0x26000
    25a0:	ldr	pc, [ip, #2136]!	; 0x858

000025a4 <fread@plt>:
    25a4:	add	ip, pc, #0, 12
    25a8:	add	ip, ip, #155648	; 0x26000
    25ac:	ldr	pc, [ip, #2128]!	; 0x850

000025b0 <bind_textdomain_codeset@plt>:
    25b0:	add	ip, pc, #0, 12
    25b4:	add	ip, ip, #155648	; 0x26000
    25b8:	ldr	pc, [ip, #2120]!	; 0x848

000025bc <gpgrt_flockfile@plt>:
    25bc:	add	ip, pc, #0, 12
    25c0:	add	ip, ip, #155648	; 0x26000
    25c4:	ldr	pc, [ip, #2112]!	; 0x840

000025c8 <gpgrt_fclose@plt>:
    25c8:	add	ip, pc, #0, 12
    25cc:	add	ip, ip, #155648	; 0x26000
    25d0:	ldr	pc, [ip, #2104]!	; 0x838

000025d4 <gpgrt_setvbuf@plt>:
    25d4:	add	ip, pc, #0, 12
    25d8:	add	ip, ip, #155648	; 0x26000
    25dc:	ldr	pc, [ip, #2096]!	; 0x830

000025e0 <open64@plt>:
    25e0:			; <UNDEFINED> instruction: 0xe7fd4778
    25e4:	add	ip, pc, #0, 12
    25e8:	add	ip, ip, #155648	; 0x26000
    25ec:	ldr	pc, [ip, #2084]!	; 0x824

000025f0 <getenv@plt>:
    25f0:	add	ip, pc, #0, 12
    25f4:	add	ip, ip, #155648	; 0x26000
    25f8:	ldr	pc, [ip, #2076]!	; 0x81c

000025fc <gcry_malloc_secure@plt>:
    25fc:	add	ip, pc, #0, 12
    2600:	add	ip, ip, #155648	; 0x26000
    2604:	ldr	pc, [ip, #2068]!	; 0x814

00002608 <gcry_xrealloc@plt>:
    2608:	add	ip, pc, #0, 12
    260c:	add	ip, ip, #155648	; 0x26000
    2610:	ldr	pc, [ip, #2060]!	; 0x80c

00002614 <ksba_cert_get_subject@plt>:
    2614:	add	ip, pc, #0, 12
    2618:	add	ip, ip, #155648	; 0x26000
    261c:	ldr	pc, [ip, #2052]!	; 0x804

00002620 <malloc@plt>:
    2620:	add	ip, pc, #0, 12
    2624:	add	ip, ip, #155648	; 0x26000
    2628:	ldr	pc, [ip, #2044]!	; 0x7fc

0000262c <iconv_open@plt>:
    262c:			; <UNDEFINED> instruction: 0xe7fd4778
    2630:	add	ip, pc, #0, 12
    2634:	add	ip, ip, #155648	; 0x26000
    2638:	ldr	pc, [ip, #2032]!	; 0x7f0

0000263c <__libc_start_main@plt>:
    263c:	add	ip, pc, #0, 12
    2640:	add	ip, ip, #155648	; 0x26000
    2644:	ldr	pc, [ip, #2024]!	; 0x7e8

00002648 <strerror@plt>:
    2648:	add	ip, pc, #0, 12
    264c:	add	ip, ip, #155648	; 0x26000
    2650:	ldr	pc, [ip, #2016]!	; 0x7e0

00002654 <strftime@plt>:
    2654:	add	ip, pc, #0, 12
    2658:	add	ip, ip, #155648	; 0x26000
    265c:	ldr	pc, [ip, #2008]!	; 0x7d8

00002660 <ksba_cert_get_serial@plt>:
    2660:	add	ip, pc, #0, 12
    2664:	add	ip, ip, #155648	; 0x26000
    2668:	ldr	pc, [ip, #2000]!	; 0x7d0

0000266c <localtime@plt>:
    266c:	add	ip, pc, #0, 12
    2670:	add	ip, ip, #155648	; 0x26000
    2674:	ldr	pc, [ip, #1992]!	; 0x7c8

00002678 <__ctype_tolower_loc@plt>:
    2678:	add	ip, pc, #0, 12
    267c:	add	ip, ip, #155648	; 0x26000
    2680:	ldr	pc, [ip, #1984]!	; 0x7c0

00002684 <__ctype_toupper_loc@plt>:
    2684:	add	ip, pc, #0, 12
    2688:	add	ip, ip, #155648	; 0x26000
    268c:	ldr	pc, [ip, #1976]!	; 0x7b8

00002690 <__gmon_start__@plt>:
    2690:	add	ip, pc, #0, 12
    2694:	add	ip, ip, #155648	; 0x26000
    2698:	ldr	pc, [ip, #1968]!	; 0x7b0

0000269c <rename@plt>:
    269c:	add	ip, pc, #0, 12
    26a0:	add	ip, ip, #155648	; 0x26000
    26a4:	ldr	pc, [ip, #1960]!	; 0x7a8

000026a8 <kill@plt>:
    26a8:	add	ip, pc, #0, 12
    26ac:	add	ip, ip, #155648	; 0x26000
    26b0:	ldr	pc, [ip, #1952]!	; 0x7a0

000026b4 <__ctype_b_loc@plt>:
    26b4:	add	ip, pc, #0, 12
    26b8:	add	ip, ip, #155648	; 0x26000
    26bc:	ldr	pc, [ip, #1944]!	; 0x798

000026c0 <_gpgrt_get_std_stream@plt>:
    26c0:	add	ip, pc, #0, 12
    26c4:	add	ip, ip, #155648	; 0x26000
    26c8:	ldr	pc, [ip, #1936]!	; 0x790

000026cc <getcwd@plt>:
    26cc:	add	ip, pc, #0, 12
    26d0:	add	ip, ip, #155648	; 0x26000
    26d4:	ldr	pc, [ip, #1928]!	; 0x788

000026d8 <getpid@plt>:
    26d8:	add	ip, pc, #0, 12
    26dc:	add	ip, ip, #155648	; 0x26000
    26e0:	ldr	pc, [ip, #1920]!	; 0x780

000026e4 <exit@plt>:
    26e4:	add	ip, pc, #0, 12
    26e8:	add	ip, ip, #155648	; 0x26000
    26ec:	ldr	pc, [ip, #1912]!	; 0x778

000026f0 <gpgrt_fprintf_unlocked@plt>:
    26f0:	add	ip, pc, #0, 12
    26f4:	add	ip, ip, #155648	; 0x26000
    26f8:	ldr	pc, [ip, #1904]!	; 0x770

000026fc <strtoul@plt>:
    26fc:	add	ip, pc, #0, 12
    2700:	add	ip, ip, #155648	; 0x26000
    2704:	ldr	pc, [ip, #1896]!	; 0x768

00002708 <strlen@plt>:
    2708:	add	ip, pc, #0, 12
    270c:	add	ip, ip, #155648	; 0x26000
    2710:	ldr	pc, [ip, #1888]!	; 0x760

00002714 <inotify_init@plt>:
    2714:	add	ip, pc, #0, 12
    2718:	add	ip, ip, #155648	; 0x26000
    271c:	ldr	pc, [ip, #1880]!	; 0x758

00002720 <strchr@plt>:
    2720:	add	ip, pc, #0, 12
    2724:	add	ip, ip, #155648	; 0x26000
    2728:	ldr	pc, [ip, #1872]!	; 0x750

0000272c <setenv@plt>:
    272c:			; <UNDEFINED> instruction: 0xe7fd4778
    2730:	add	ip, pc, #0, 12
    2734:	add	ip, ip, #155648	; 0x26000
    2738:	ldr	pc, [ip, #1860]!	; 0x744

0000273c <gpg_err_code_from_syserror@plt>:
    273c:	add	ip, pc, #0, 12
    2740:	add	ip, ip, #155648	; 0x26000
    2744:	ldr	pc, [ip, #1852]!	; 0x73c

00002748 <ksba_cert_new@plt>:
    2748:	add	ip, pc, #0, 12
    274c:	add	ip, ip, #155648	; 0x26000
    2750:	ldr	pc, [ip, #1844]!	; 0x734

00002754 <sigfillset@plt>:
    2754:	add	ip, pc, #0, 12
    2758:	add	ip, ip, #155648	; 0x26000
    275c:	ldr	pc, [ip, #1836]!	; 0x72c

00002760 <ksba_cert_read_der@plt>:
    2760:	add	ip, pc, #0, 12
    2764:	add	ip, ip, #155648	; 0x26000
    2768:	ldr	pc, [ip, #1828]!	; 0x724

0000276c <inotify_add_watch@plt>:
    276c:	add	ip, pc, #0, 12
    2770:	add	ip, ip, #155648	; 0x26000
    2774:	ldr	pc, [ip, #1820]!	; 0x71c

00002778 <__errno_location@plt>:
    2778:	add	ip, pc, #0, 12
    277c:	add	ip, ip, #155648	; 0x26000
    2780:	ldr	pc, [ip, #1812]!	; 0x714

00002784 <__strcat_chk@plt>:
    2784:	add	ip, pc, #0, 12
    2788:	add	ip, ip, #155648	; 0x26000
    278c:	ldr	pc, [ip, #1804]!	; 0x70c

00002790 <__sprintf_chk@plt>:
    2790:	add	ip, pc, #0, 12
    2794:	add	ip, ip, #155648	; 0x26000
    2798:	ldr	pc, [ip, #1796]!	; 0x704

0000279c <__cxa_atexit@plt>:
    279c:			; <UNDEFINED> instruction: 0xe7fd4778
    27a0:	add	ip, pc, #0, 12
    27a4:	add	ip, ip, #155648	; 0x26000
    27a8:	ldr	pc, [ip, #1784]!	; 0x6f8

000027ac <mkdir@plt>:
    27ac:			; <UNDEFINED> instruction: 0xe7fd4778
    27b0:	add	ip, pc, #0, 12
    27b4:	add	ip, ip, #155648	; 0x26000
    27b8:	ldr	pc, [ip, #1772]!	; 0x6ec

000027bc <memset@plt>:
    27bc:	add	ip, pc, #0, 12
    27c0:	add	ip, ip, #155648	; 0x26000
    27c4:	ldr	pc, [ip, #1764]!	; 0x6e4

000027c8 <gcry_calloc@plt>:
    27c8:	add	ip, pc, #0, 12
    27cc:	add	ip, ip, #155648	; 0x26000
    27d0:	ldr	pc, [ip, #1756]!	; 0x6dc

000027d4 <strncpy@plt>:
    27d4:	add	ip, pc, #0, 12
    27d8:	add	ip, ip, #155648	; 0x26000
    27dc:	ldr	pc, [ip, #1748]!	; 0x6d4

000027e0 <gpgrt_vasprintf@plt>:
    27e0:	add	ip, pc, #0, 12
    27e4:	add	ip, ip, #155648	; 0x26000
    27e8:	ldr	pc, [ip, #1740]!	; 0x6cc

000027ec <gmtime@plt>:
    27ec:	add	ip, pc, #0, 12
    27f0:	add	ip, ip, #155648	; 0x26000
    27f4:	ldr	pc, [ip, #1732]!	; 0x6c4

000027f8 <__printf_chk@plt>:
    27f8:	add	ip, pc, #0, 12
    27fc:	add	ip, ip, #155648	; 0x26000
    2800:	ldr	pc, [ip, #1724]!	; 0x6bc

00002804 <link@plt>:
    2804:	add	ip, pc, #0, 12
    2808:	add	ip, ip, #155648	; 0x26000
    280c:	ldr	pc, [ip, #1716]!	; 0x6b4

00002810 <write@plt>:
    2810:	add	ip, pc, #0, 12
    2814:	add	ip, ip, #155648	; 0x26000
    2818:	ldr	pc, [ip, #1708]!	; 0x6ac

0000281c <fileno@plt>:
    281c:	add	ip, pc, #0, 12
    2820:	add	ip, ip, #155648	; 0x26000
    2824:	ldr	pc, [ip, #1700]!	; 0x6a4

00002828 <difftime@plt>:
    2828:	add	ip, pc, #0, 12
    282c:	add	ip, ip, #155648	; 0x26000
    2830:	ldr	pc, [ip, #1692]!	; 0x69c

00002834 <__fprintf_chk@plt>:
    2834:	add	ip, pc, #0, 12
    2838:	add	ip, ip, #155648	; 0x26000
    283c:	ldr	pc, [ip, #1684]!	; 0x694

00002840 <gcry_xstrdup@plt>:
    2840:			; <UNDEFINED> instruction: 0xe7fd4778
    2844:	add	ip, pc, #0, 12
    2848:	add	ip, ip, #155648	; 0x26000
    284c:	ldr	pc, [ip, #1672]!	; 0x688

00002850 <ksba_reader_new@plt>:
    2850:	add	ip, pc, #0, 12
    2854:	add	ip, ip, #155648	; 0x26000
    2858:	ldr	pc, [ip, #1664]!	; 0x680

0000285c <access@plt>:
    285c:	add	ip, pc, #0, 12
    2860:	add	ip, ip, #155648	; 0x26000
    2864:	ldr	pc, [ip, #1656]!	; 0x678

00002868 <gcry_realloc@plt>:
    2868:	add	ip, pc, #0, 12
    286c:	add	ip, ip, #155648	; 0x26000
    2870:	ldr	pc, [ip, #1648]!	; 0x670

00002874 <fclose@plt>:
    2874:	add	ip, pc, #0, 12
    2878:	add	ip, ip, #155648	; 0x26000
    287c:	ldr	pc, [ip, #1640]!	; 0x668

00002880 <gpgrt_fputs@plt>:
    2880:			; <UNDEFINED> instruction: 0xe7fd4778
    2884:	add	ip, pc, #0, 12
    2888:	add	ip, ip, #155648	; 0x26000
    288c:	ldr	pc, [ip, #1628]!	; 0x65c

00002890 <gcry_sexp_build@plt>:
    2890:	add	ip, pc, #0, 12
    2894:	add	ip, ip, #155648	; 0x26000
    2898:	ldr	pc, [ip, #1620]!	; 0x654

0000289c <fseeko64@plt>:
    289c:	add	ip, pc, #0, 12
    28a0:	add	ip, ip, #155648	; 0x26000
    28a4:	ldr	pc, [ip, #1612]!	; 0x64c

000028a8 <gpgrt_snprintf@plt>:
    28a8:	add	ip, pc, #0, 12
    28ac:	add	ip, ip, #155648	; 0x26000
    28b0:	ldr	pc, [ip, #1604]!	; 0x644

000028b4 <__fread_chk@plt>:
    28b4:	add	ip, pc, #0, 12
    28b8:	add	ip, ip, #155648	; 0x26000
    28bc:	ldr	pc, [ip, #1596]!	; 0x63c

000028c0 <fcntl64@plt>:
    28c0:	add	ip, pc, #0, 12
    28c4:	add	ip, ip, #155648	; 0x26000
    28c8:	ldr	pc, [ip, #1588]!	; 0x634

000028cc <gcry_md_hash_buffer@plt>:
    28cc:	add	ip, pc, #0, 12
    28d0:	add	ip, ip, #155648	; 0x26000
    28d4:	ldr	pc, [ip, #1580]!	; 0x62c

000028d8 <setlocale@plt>:
    28d8:	add	ip, pc, #0, 12
    28dc:	add	ip, ip, #155648	; 0x26000
    28e0:	ldr	pc, [ip, #1572]!	; 0x624

000028e4 <sigemptyset@plt>:
    28e4:	add	ip, pc, #0, 12
    28e8:	add	ip, ip, #155648	; 0x26000
    28ec:	ldr	pc, [ip, #1564]!	; 0x61c

000028f0 <__explicit_bzero_chk@plt>:
    28f0:			; <UNDEFINED> instruction: 0xe7fd4778
    28f4:	add	ip, pc, #0, 12
    28f8:	add	ip, ip, #155648	; 0x26000
    28fc:	ldr	pc, [ip, #1552]!	; 0x610

00002900 <strrchr@plt>:
    2900:	add	ip, pc, #0, 12
    2904:	add	ip, ip, #155648	; 0x26000
    2908:	ldr	pc, [ip, #1544]!	; 0x608

0000290c <nl_langinfo@plt>:
    290c:	add	ip, pc, #0, 12
    2910:	add	ip, ip, #155648	; 0x26000
    2914:	ldr	pc, [ip, #1536]!	; 0x600

00002918 <clearerr@plt>:
    2918:	add	ip, pc, #0, 12
    291c:	add	ip, ip, #155648	; 0x26000
    2920:	ldr	pc, [ip, #1528]!	; 0x5f8

00002924 <gpg_err_set_errno@plt>:
    2924:	add	ip, pc, #0, 12
    2928:	add	ip, ip, #155648	; 0x26000
    292c:	ldr	pc, [ip, #1520]!	; 0x5f0

00002930 <gcry_pk_get_keygrip@plt>:
    2930:	add	ip, pc, #0, 12
    2934:	add	ip, ip, #155648	; 0x26000
    2938:	ldr	pc, [ip, #1512]!	; 0x5e8

0000293c <timegm@plt>:
    293c:	add	ip, pc, #0, 12
    2940:	add	ip, ip, #155648	; 0x26000
    2944:	ldr	pc, [ip, #1504]!	; 0x5e0

00002948 <gpg_strerror@plt>:
    2948:	add	ip, pc, #0, 12
    294c:	add	ip, ip, #155648	; 0x26000
    2950:	ldr	pc, [ip, #1496]!	; 0x5d8

00002954 <gpgrt_fopencookie@plt>:
    2954:	add	ip, pc, #0, 12
    2958:	add	ip, ip, #155648	; 0x26000
    295c:	ldr	pc, [ip, #1488]!	; 0x5d0

00002960 <putc@plt>:
    2960:	add	ip, pc, #0, 12
    2964:	add	ip, ip, #155648	; 0x26000
    2968:	ldr	pc, [ip, #1480]!	; 0x5c8

0000296c <getsockname@plt>:
    296c:	add	ip, pc, #0, 12
    2970:	add	ip, ip, #155648	; 0x26000
    2974:	ldr	pc, [ip, #1472]!	; 0x5c0

00002978 <gpg_err_init@plt>:
    2978:	add	ip, pc, #0, 12
    297c:	add	ip, ip, #155648	; 0x26000
    2980:	ldr	pc, [ip, #1464]!	; 0x5b8

00002984 <remove@plt>:
    2984:			; <UNDEFINED> instruction: 0xe7fd4778
    2988:	add	ip, pc, #0, 12
    298c:	add	ip, ip, #155648	; 0x26000
    2990:	ldr	pc, [ip, #1452]!	; 0x5ac

00002994 <fopen64@plt>:
    2994:	add	ip, pc, #0, 12
    2998:	add	ip, ip, #155648	; 0x26000
    299c:	ldr	pc, [ip, #1444]!	; 0x5a4

000029a0 <qsort@plt>:
    29a0:	add	ip, pc, #0, 12
    29a4:	add	ip, ip, #155648	; 0x26000
    29a8:	ldr	pc, [ip, #1436]!	; 0x59c

000029ac <gcry_create_nonce@plt>:
    29ac:	add	ip, pc, #0, 12
    29b0:	add	ip, ip, #155648	; 0x26000
    29b4:	ldr	pc, [ip, #1428]!	; 0x594

000029b8 <gcry_control@plt>:
    29b8:	add	ip, pc, #0, 12
    29bc:	add	ip, ip, #155648	; 0x26000
    29c0:	ldr	pc, [ip, #1420]!	; 0x58c

000029c4 <strpbrk@plt>:
    29c4:	add	ip, pc, #0, 12
    29c8:	add	ip, ip, #155648	; 0x26000
    29cc:	ldr	pc, [ip, #1412]!	; 0x584

000029d0 <ksba_cert_get_image@plt>:
    29d0:	add	ip, pc, #0, 12
    29d4:	add	ip, ip, #155648	; 0x26000
    29d8:	ldr	pc, [ip, #1404]!	; 0x57c

000029dc <gcry_mpi_get_opaque@plt>:
    29dc:	add	ip, pc, #0, 12
    29e0:	add	ip, ip, #155648	; 0x26000
    29e4:	ldr	pc, [ip, #1396]!	; 0x574

000029e8 <socket@plt>:
    29e8:	add	ip, pc, #0, 12
    29ec:	add	ip, ip, #155648	; 0x26000
    29f0:	ldr	pc, [ip, #1388]!	; 0x56c

000029f4 <ksba_set_malloc_hooks@plt>:
    29f4:	add	ip, pc, #0, 12
    29f8:	add	ip, ip, #155648	; 0x26000
    29fc:	ldr	pc, [ip, #1380]!	; 0x564

00002a00 <gpgrt_fprintf@plt>:
    2a00:	add	ip, pc, #0, 12
    2a04:	add	ip, ip, #155648	; 0x26000
    2a08:	ldr	pc, [ip, #1372]!	; 0x55c

00002a0c <bindtextdomain@plt>:
    2a0c:	add	ip, pc, #0, 12
    2a10:	add	ip, ip, #155648	; 0x26000
    2a14:	ldr	pc, [ip, #1364]!	; 0x554

00002a18 <gcry_xcalloc@plt>:
    2a18:	add	ip, pc, #0, 12
    2a1c:	add	ip, ip, #155648	; 0x26000
    2a20:	ldr	pc, [ip, #1356]!	; 0x54c

00002a24 <gcry_set_log_handler@plt>:
    2a24:	add	ip, pc, #0, 12
    2a28:	add	ip, ip, #155648	; 0x26000
    2a2c:	ldr	pc, [ip, #1348]!	; 0x544

00002a30 <chmod@plt>:
    2a30:			; <UNDEFINED> instruction: 0xe7fd4778
    2a34:	add	ip, pc, #0, 12
    2a38:	add	ip, ip, #155648	; 0x26000
    2a3c:	ldr	pc, [ip, #1336]!	; 0x538

00002a40 <fseek@plt>:
    2a40:	add	ip, pc, #0, 12
    2a44:	add	ip, ip, #155648	; 0x26000
    2a48:	ldr	pc, [ip, #1328]!	; 0x530

00002a4c <__xstat64@plt>:
    2a4c:	add	ip, pc, #0, 12
    2a50:	add	ip, ip, #155648	; 0x26000
    2a54:	ldr	pc, [ip, #1320]!	; 0x528

00002a58 <isatty@plt>:
    2a58:	add	ip, pc, #0, 12
    2a5c:	add	ip, ip, #155648	; 0x26000
    2a60:	ldr	pc, [ip, #1312]!	; 0x520

00002a64 <unsetenv@plt>:
    2a64:			; <UNDEFINED> instruction: 0xe7fd4778
    2a68:	add	ip, pc, #0, 12
    2a6c:	add	ip, ip, #155648	; 0x26000
    2a70:	ldr	pc, [ip, #1300]!	; 0x514

00002a74 <gcry_mpi_set_opaque@plt>:
    2a74:	add	ip, pc, #0, 12
    2a78:	add	ip, ip, #155648	; 0x26000
    2a7c:	ldr	pc, [ip, #1292]!	; 0x50c

00002a80 <fputs@plt>:
    2a80:	add	ip, pc, #0, 12
    2a84:	add	ip, ip, #155648	; 0x26000
    2a88:	ldr	pc, [ip, #1284]!	; 0x504

00002a8c <strncmp@plt>:
    2a8c:	add	ip, pc, #0, 12
    2a90:	add	ip, ip, #155648	; 0x26000
    2a94:	ldr	pc, [ip, #1276]!	; 0x4fc

00002a98 <abort@plt>:
    2a98:	add	ip, pc, #0, 12
    2a9c:	add	ip, ip, #155648	; 0x26000
    2aa0:	ldr	pc, [ip, #1268]!	; 0x4f4

00002aa4 <getc@plt>:
    2aa4:	add	ip, pc, #0, 12
    2aa8:	add	ip, ip, #155648	; 0x26000
    2aac:	ldr	pc, [ip, #1260]!	; 0x4ec

00002ab0 <gpgrt_fileno@plt>:
    2ab0:			; <UNDEFINED> instruction: 0xe7fd4778
    2ab4:	add	ip, pc, #0, 12
    2ab8:	add	ip, ip, #155648	; 0x26000
    2abc:	ldr	pc, [ip, #1248]!	; 0x4e0

00002ac0 <close@plt>:
    2ac0:	add	ip, pc, #0, 12
    2ac4:	add	ip, ip, #155648	; 0x26000
    2ac8:	ldr	pc, [ip, #1240]!	; 0x4d8

00002acc <gcry_sexp_canon_len@plt>:
    2acc:	add	ip, pc, #0, 12
    2ad0:	add	ip, ip, #155648	; 0x26000
    2ad4:	ldr	pc, [ip, #1232]!	; 0x4d0

00002ad8 <gcry_strdup@plt>:
    2ad8:			; <UNDEFINED> instruction: 0xe7fd4778
    2adc:	add	ip, pc, #0, 12
    2ae0:	add	ip, ip, #155648	; 0x26000
    2ae4:	ldr	pc, [ip, #1220]!	; 0x4c4

00002ae8 <connect@plt>:
    2ae8:	add	ip, pc, #0, 12
    2aec:	add	ip, ip, #155648	; 0x26000
    2af0:	ldr	pc, [ip, #1212]!	; 0x4bc

00002af4 <__assert_fail@plt>:
    2af4:	add	ip, pc, #0, 12
    2af8:	add	ip, ip, #155648	; 0x26000
    2afc:	ldr	pc, [ip, #1204]!	; 0x4b4

00002b00 <ftello64@plt>:
    2b00:			; <UNDEFINED> instruction: 0xe7fd4778
    2b04:	add	ip, pc, #0, 12
    2b08:	add	ip, ip, #155648	; 0x26000
    2b0c:	ldr	pc, [ip, #1192]!	; 0x4a8

Disassembly of section .text:

00002b10 <.text>:
    2b10:	blmi	fe615574 <ftello64@plt+0xfe612a74>
    2b14:	svcmi	0x00f0e92d
    2b18:	addslt	r4, r3, sl, ror r4
    2b1c:			; <UNDEFINED> instruction: 0xf10d2500
    2b20:	vfnmsmi.f32	s0, s10, s8
    2b24:	andne	lr, r0, sp, asr #19
    2b28:	ldmpl	r3, {r2, r3, r5, r6, r9, sl, lr}^
    2b2c:			; <UNDEFINED> instruction: 0xf8df447e
    2b30:	strtmi	fp, [r8], ip, asr #4
    2b34:	tstls	r1, #1769472	; 0x1b0000
    2b38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2b3c:	ldc2l	0, cr15, [ip], #40	; 0x28
    2b40:	ldrbtmi	r4, [fp], #2191	; 0x88f
    2b44:			; <UNDEFINED> instruction: 0xf04f462f
    2b48:	ldrbtmi	r3, [r8], #-2559	; 0xfffff601
    2b4c:	cdp2	0, 0, cr15, cr10, cr8, {0}
    2b50:			; <UNDEFINED> instruction: 0xf7ff2025
    2b54:	stmmi	fp, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    2b58:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2b5c:	ldc2	0, cr15, [sl], #-36	; 0xffffffdc
    2b60:	cdp2	0, 13, cr15, cr2, cr5, {0}
    2b64:	ldrbmi	r4, [r1], -r2, lsr #12
    2b68:			; <UNDEFINED> instruction: 0xf00a4628
    2b6c:	stmmi	r6, {r0, r1, r2, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    2b70:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    2b74:	svc	0x0056f7ff
    2b78:	bmi	fe155990 <ftello64@plt+0xfe152e90>
    2b7c:	ldmpl	r0!, {r0, r2, r7, r8, fp, lr}^
    2b80:	ldmdapl	r1!, {r1, r4, r5, r7, fp, ip, lr}^
    2b84:	svc	0x0036f7ff
    2b88:	cfstrsge	mvf9, [r3], {4}
    2b8c:	andge	pc, ip, sp, asr #17
    2b90:	beq	becd4 <ftello64@plt+0xbc1d4>
    2b94:	movwls	r2, #21249	; 0x5301
    2b98:			; <UNDEFINED> instruction: 0x46204659
    2b9c:	cdp2	0, 6, cr15, cr8, cr7, {0}
    2ba0:	blls	1ef9a8 <ftello64@plt+0x1ecea8>
    2ba4:	svcvc	0x0000f5b3
    2ba8:			; <UNDEFINED> instruction: 0xf5b3dc55
    2bac:	stclle	15, cr7, [ip, #-1000]	; 0xfffffc18
    2bb0:	rscsvc	pc, sl, #1862270976	; 0x6f000000
    2bb4:	bcs	2c8e24 <ftello64@plt+0x2c6324>
    2bb8:	tstge	r2, sp, asr #16
    2bbc:	eorcs	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    2bc0:	smladmi	r8, r1, r4, r4
    2bc4:	andeq	r0, r0, r3, lsl #1
    2bc8:	andeq	r0, r0, r3, lsl #1
    2bcc:	andeq	r0, r0, r3, lsl #1
    2bd0:	andeq	r0, r0, r3, lsl #1
    2bd4:	andeq	r0, r0, r3, lsl #1
    2bd8:	andeq	r0, r0, r3, lsl #1
    2bdc:	andeq	r0, r0, r3, lsl #1
    2be0:			; <UNDEFINED> instruction: 0xffffffd5
    2be4:			; <UNDEFINED> instruction: 0xffffffd5
    2be8:	muleq	r0, r3, r0
    2bec:	andeq	r0, r0, sp, ror r0
    2bf0:	andeq	r0, r0, r1, lsr r0
    2bf4:			; <UNDEFINED> instruction: 0x46204659
    2bf8:	ldrdls	pc, [r4], -sp	; <UNPREDICTABLE>
    2bfc:	cdp2	0, 3, cr15, cr8, cr7, {0}
    2c00:	bicle	r2, lr, r0, lsl #16
    2c04:	stmdale	fp, {r3, r6, r7, r8, sl, lr}^
    2c08:			; <UNDEFINED> instruction: 0xf0092000
    2c0c:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    2c10:	bllt	7f7124 <ftello64@plt+0x7f4624>
    2c14:	blcs	29820 <ftello64@plt+0x26d20>
    2c18:	bmi	17f6ddc <ftello64@plt+0x17f42dc>
    2c1c:	ldmpl	r4!, {r8, r9, fp, ip, pc}
    2c20:	tstcs	r0, r8, lsl r8
    2c24:			; <UNDEFINED> instruction: 0xf0056822
    2c28:	ldmib	sp, {r0, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
    2c2c:	bcc	4f434 <ftello64@plt+0x4c934>
    2c30:	andls	r3, r1, #4, 6	; 0x10000000
    2c34:	bcs	2783c <ftello64@plt+0x24d3c>
    2c38:	strdcs	sp, [r0], -r2
    2c3c:	ldc2	0, cr15, [r0], {-0}
    2c40:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    2c44:	ldrmi	lr, [pc], -r8, lsr #15
    2c48:	blcs	1bbcae8 <ftello64@plt+0x1bb9fe8>
    2c4c:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
    2c50:	blcs	1db6ee0 <ftello64@plt+0x1db43e0>
    2c54:			; <UNDEFINED> instruction: 0xf8cdd0a0
    2c58:			; <UNDEFINED> instruction: 0xe79da018
    2c5c:	svcvc	0x00fcf5b7
    2c60:			; <UNDEFINED> instruction: 0xf5b7d037
    2c64:	strdle	r7, [r0], -sp	; <UNPREDICTABLE>
    2c68:	mvnsne	pc, #64, 4
    2c6c:			; <UNDEFINED> instruction: 0xd050429f
    2c70:	mvnsne	pc, #64, 4
    2c74:			; <UNDEFINED> instruction: 0xd147429f
    2c78:	blcs	29884 <ftello64@plt+0x26d84>
    2c7c:	blls	36e4c <ftello64@plt+0x3434c>
    2c80:			; <UNDEFINED> instruction: 0x46296818
    2c84:			; <UNDEFINED> instruction: 0xf984f000
    2c88:	andcc	lr, r0, #3620864	; 0x374000
    2c8c:	movwcc	r3, #18945	; 0x4a01
    2c90:	movwls	r9, #513	; 0x201
    2c94:	mvnsle	r2, r0, lsl #20
    2c98:	andcs	lr, r2, pc, asr #15
    2c9c:	stc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    2ca0:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    2ca4:	ldc2	0, cr15, [r0], #36	; 0x24
    2ca8:	stmdbls	r1, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    2cac:	suble	r2, fp, r0, lsl #18
    2cb0:	blls	1559c <ftello64@plt+0x12a9c>
    2cb4:	ldmdavs	r8, {r2, r4, r5, r7, fp, ip, lr}
    2cb8:	stmdavs	r2!, {r8, sp}
    2cbc:	stc2	0, cr15, [sl], {5}
    2cc0:	andcc	lr, r0, #3620864	; 0x374000
    2cc4:	movwcc	r3, #18945	; 0x4a01
    2cc8:	movwls	r9, #513	; 0x201
    2ccc:	mvnsle	r2, r0, lsl #20
    2cd0:	blls	7cba4 <ftello64@plt+0x7a0a4>
    2cd4:	eorsle	r2, r0, r0, lsl #22
    2cd8:	blls	1559c <ftello64@plt+0x12a9c>
    2cdc:	ldmdavs	r8, {r2, r4, r5, r7, fp, ip, lr}
    2ce0:	stmdavs	r2!, {r0, r8, sp}
    2ce4:	blx	fe7bed00 <ftello64@plt+0xfe7bc200>
    2ce8:	andcc	lr, r0, #3620864	; 0x374000
    2cec:	movwcc	r3, #18945	; 0x4a01
    2cf0:	movwls	r9, #513	; 0x201
    2cf4:	mvnsle	r2, r0, lsl #20
    2cf8:	blmi	9fcb7c <ftello64@plt+0x9fa07c>
    2cfc:	ldmpl	r3!, {r0, r3, r4, r5, r9, sl, lr}^
    2d00:			; <UNDEFINED> instruction: 0xf005681a
    2d04:	ldr	pc, [r8, pc, lsl #21]
    2d08:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    2d0c:	ldc2l	0, cr15, [ip], #-36	; 0xffffffdc
    2d10:	blls	7cb64 <ftello64@plt+0x7a064>
    2d14:	bmi	82f4e8 <ftello64@plt+0x82c9e8>
    2d18:	ldmpl	r4!, {r8, r9, fp, ip, pc}
    2d1c:			; <UNDEFINED> instruction: 0x464a6818
    2d20:	strbmi	r6, [r1], -r3, lsr #16
    2d24:	ldc2l	0, cr15, [lr, #-20]	; 0xffffffec
    2d28:	andcc	lr, r0, #3620864	; 0x374000
    2d2c:	movwcc	r3, #18945	; 0x4a01
    2d30:	movwls	r9, #513	; 0x201
    2d34:	mvnsle	r2, r0, lsl #20
    2d38:	blmi	5fcb3c <ftello64@plt+0x5fa03c>
    2d3c:	ldmpl	r3!, {r0, r8, sp}^
    2d40:			; <UNDEFINED> instruction: 0xf005681a
    2d44:	ldrb	pc, [r8, -pc, ror #20]!	; <UNPREDICTABLE>
    2d48:	ldmpl	r3!, {r0, r1, r4, r8, r9, fp, lr}^
    2d4c:			; <UNDEFINED> instruction: 0xf005681a
    2d50:	ldrb	pc, [r2, -r1, asr #23]!	; <UNPREDICTABLE>
    2d54:			; <UNDEFINED> instruction: 0x464a4b10
    2d58:	ldmpl	r3!, {r0, r6, r9, sl, lr}^
    2d5c:			; <UNDEFINED> instruction: 0xf005681b
    2d60:	strb	pc, [sl, -r1, asr #26]!	; <UNPREDICTABLE>
    2d64:	strtmi	r4, [r9], -pc, lsl #16
    2d68:			; <UNDEFINED> instruction: 0xf0004478
    2d6c:			; <UNDEFINED> instruction: 0xe764f911
    2d70:			; <UNDEFINED> instruction: 0x000261b8
    2d74:	strdeq	r0, [r0], -r4
    2d78:	andeq	r6, r2, r4, lsr #3
    2d7c:	andeq	r6, r2, r2, asr #9
    2d80:	andeq	r0, r0, fp, lsl #17
    2d84:	andeq	r2, r1, r2, lsr r4
    2d88:	andeq	r0, r0, r3, asr #6
    2d8c:	andeq	r0, r0, r8, ror #5
    2d90:	strdeq	r0, [r0], -r8
    2d94:	andeq	r0, r0, r4, lsl r3
    2d98:	andeq	r0, r0, r0, lsl r3
    2d9c:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    2da0:	andeq	r2, r1, r2, asr #5
    2da4:	andeq	r2, r1, r0, ror #4
    2da8:	bleq	3eeec <ftello64@plt+0x3c3ec>
    2dac:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2db0:	strbtmi	fp, [sl], -r2, lsl #24
    2db4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2db8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2dbc:	ldrmi	sl, [sl], #776	; 0x308
    2dc0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2dc4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2dc8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2dcc:			; <UNDEFINED> instruction: 0xf85a4b06
    2dd0:	stmdami	r6, {r0, r1, ip, sp}
    2dd4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2dd8:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    2ddc:	mrc	7, 2, APSR_nzcv, cr12, cr15, {7}
    2de0:	strdeq	r5, [r2], -r4
    2de4:	andeq	r0, r0, r4, ror #5
    2de8:	andeq	r0, r0, ip, lsl #6
    2dec:	andeq	r0, r0, r8, lsl r3
    2df0:	ldr	r3, [pc, #20]	; 2e0c <ftello64@plt+0x30c>
    2df4:	ldr	r2, [pc, #20]	; 2e10 <ftello64@plt+0x310>
    2df8:	add	r3, pc, r3
    2dfc:	ldr	r2, [r3, r2]
    2e00:	cmp	r2, #0
    2e04:	bxeq	lr
    2e08:	b	2690 <__gmon_start__@plt>
    2e0c:	ldrdeq	r5, [r2], -r4
    2e10:	andeq	r0, r0, r4, lsl #6
    2e14:	blmi	1d4e34 <ftello64@plt+0x1d2334>
    2e18:	bmi	1d4000 <ftello64@plt+0x1d1500>
    2e1c:	addmi	r4, r3, #2063597568	; 0x7b000000
    2e20:	andle	r4, r3, sl, ror r4
    2e24:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2e28:	ldrmi	fp, [r8, -r3, lsl #2]
    2e2c:	svclt	0x00004770
    2e30:	andeq	r6, r2, r4, asr r3
    2e34:	andeq	r6, r2, r0, asr r3
    2e38:			; <UNDEFINED> instruction: 0x00025eb0
    2e3c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2e40:	stmdbmi	r9, {r3, fp, lr}
    2e44:	bmi	25402c <ftello64@plt+0x25152c>
    2e48:	bne	254034 <ftello64@plt+0x251534>
    2e4c:	svceq	0x00cb447a
    2e50:			; <UNDEFINED> instruction: 0x01a1eb03
    2e54:	andle	r1, r3, r9, asr #32
    2e58:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2e5c:	ldrmi	fp, [r8, -r3, lsl #2]
    2e60:	svclt	0x00004770
    2e64:	andeq	r6, r2, r8, lsr #6
    2e68:	andeq	r6, r2, r4, lsr #6
    2e6c:	andeq	r5, r2, r4, lsl #29
    2e70:	andeq	r0, r0, r0, lsr #6
    2e74:	blmi	2b029c <ftello64@plt+0x2ad79c>
    2e78:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2e7c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2e80:	blmi	271434 <ftello64@plt+0x26e934>
    2e84:	ldrdlt	r5, [r3, -r3]!
    2e88:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2e8c:			; <UNDEFINED> instruction: 0xf7ff6818
    2e90:			; <UNDEFINED> instruction: 0xf7ffea1e
    2e94:	blmi	1c2d98 <ftello64@plt+0x1c0298>
    2e98:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2e9c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2ea0:	strdeq	r6, [r2], -r2
    2ea4:	andeq	r5, r2, r4, asr lr
    2ea8:	andeq	r0, r0, ip, ror #5
    2eac:	andeq	r6, r2, r6, ror r1
    2eb0:	ldrdeq	r6, [r2], -r2
    2eb4:	svclt	0x0000e7c4
    2eb8:	stmdacs	r8!, {r3, r9, sl, lr}
    2ebc:			; <UNDEFINED> instruction: 0x461a4611
    2ec0:	stcle	0, cr13, [sp], {24}
    2ec4:	svclt	0x0008280a
    2ec8:	andle	r2, r7, r2
    2ecc:	svclt	0x00082814
    2ed0:	andle	r2, r3, r3
    2ed4:	svclt	0x00142800
    2ed8:	andcs	r2, r1, r4
    2edc:	bllt	11bef08 <ftello64@plt+0x11bc408>
    2ee0:	svclt	0x00082832
    2ee4:	rscsle	r2, r9, r6
    2ee8:	svclt	0x00142864
    2eec:	andcs	r2, r7, r4
    2ef0:	bllt	f3ef1c <ftello64@plt+0xf3c41c>
    2ef4:	ldrb	r2, [r1, r5]!
    2ef8:	mvnsmi	lr, #737280	; 0xb4000
    2efc:	ldrdls	pc, [r0], pc	; <UNPREDICTABLE>
    2f00:	cmplt	r1, #-117440512	; 0xf9000000
    2f04:	strcs	r4, [r0], #-3871	; 0xfffff0e1
    2f08:	ldrsbthi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    2f0c:	ldrbtmi	r4, [pc], #-1541	; 2f14 <ftello64@plt+0x414>
    2f10:	ldrbtmi	r4, [r8], #1550	; 0x60e
    2f14:	and	r4, sp, r3, lsr #12
    2f18:	ldrbeq	fp, [fp, -ip, lsl #2]
    2f1c:	stmdavc	sl!, {r0, r1, r2, r3, r4, ip, lr, pc}
    2f20:	ldrtmi	r3, [r9], -r1, lsl #8
    2f24:			; <UNDEFINED> instruction: 0xf7ff2001
    2f28:	adcsmi	lr, r4, #104, 24	; 0x6800
    2f2c:	streq	pc, [r1, #-261]	; 0xfffffefb
    2f30:	andsle	r4, r2, #36700160	; 0x2300000
    2f34:	mvnle	r2, r4, lsl lr
    2f38:			; <UNDEFINED> instruction: 0xf1042c0a
    2f3c:	andsle	r0, r6, r1, lsl #8
    2f40:	strcc	r7, [r1], #-2155	; 0xfffff795
    2f44:	blcs	80fa0 <ftello64@plt+0x7e4a0>
    2f48:	andcs	r4, r1, r1, asr #12
    2f4c:	mrrc	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    2f50:			; <UNDEFINED> instruction: 0xf10542b4
    2f54:	strtmi	r0, [r3], -r1, lsl #10
    2f58:	pop	{r2, r3, r5, r6, r7, r8, r9, ip, lr, pc}
    2f5c:	blmi	2e3f44 <ftello64@plt+0x2e1444>
    2f60:			; <UNDEFINED> instruction: 0xf8592020
    2f64:	ldmdavs	r9, {r0, r1, ip, sp}
    2f68:	ldcl	7, cr15, [sl], #1020	; 0x3fc
    2f6c:	blmi	1fced0 <ftello64@plt+0x1fa3d0>
    2f70:			; <UNDEFINED> instruction: 0xf8592020
    2f74:	ldmdavs	r9, {r0, r1, ip, sp}
    2f78:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    2f7c:	svclt	0x0000e7e0
    2f80:	ldrdeq	r5, [r2], -r0
    2f84:	andeq	r1, r1, sl, lsr #28
    2f88:	andeq	r1, r1, sl, lsl lr
    2f8c:	andeq	r0, r0, r0, lsl r3
    2f90:	svcmi	0x00f0e92d
    2f94:	blhi	1be450 <ftello64@plt+0x1bb950>
    2f98:			; <UNDEFINED> instruction: 0xee084af5
    2f9c:	smulllt	r0, fp, r0, sl
    2fa0:	tstls	r4, r3, lsl #16
    2fa4:	ldmmi	r3!, {r0, r9, sl, lr}^
    2fa8:	ldrbtmi	r2, [r8], #-2861	; 0xfffff4d3
    2fac:	ldmdavs	r2, {r1, r7, fp, ip, lr}
    2fb0:			; <UNDEFINED> instruction: 0xf04f9249
    2fb4:	bmi	ffc037bc <ftello64@plt+0xffc00cbc>
    2fb8:	andls	r4, r5, #2046820352	; 0x7a000000
    2fbc:	stmibmi	pc!, {r3, r5, ip, lr, pc}^	; <UNPREDICTABLE>
    2fc0:	beq	fe43e828 <ftello64@plt+0xfe43bd28>
    2fc4:			; <UNDEFINED> instruction: 0xf7ff4479
    2fc8:	strmi	lr, [r4], -r6, ror #25
    2fcc:			; <UNDEFINED> instruction: 0xf0002800
    2fd0:			; <UNDEFINED> instruction: 0xf7ff81a1
    2fd4:	stcge	12, cr14, [sl, #-144]	; 0xffffff70
    2fd8:	strmi	r4, [r1], -sl, lsr #12
    2fdc:			; <UNDEFINED> instruction: 0xf7ff2003
    2fe0:	stmdacs	r0, {r1, r4, r5, r7, r9, fp, sp, lr, pc}
    2fe4:	orrhi	pc, r6, r0, asr #32
    2fe8:			; <UNDEFINED> instruction: 0x1c686b2d
    2fec:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ff0:	stmdacs	r0, {r0, r1, r2, ip, pc}
    2ff4:			; <UNDEFINED> instruction: 0x81b1f000
    2ff8:	andcs	r4, r1, #36700160	; 0x2300000
    2ffc:			; <UNDEFINED> instruction: 0xf7ff4629
    3000:	stmdacs	r1, {r1, r4, r6, r7, r9, fp, sp, lr, pc}
    3004:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
    3008:			; <UNDEFINED> instruction: 0xf7ff4620
    300c:	eor	lr, fp, r4, lsr ip
    3010:	cdpcs	8, 0, cr7, cr0, cr14, {2}
    3014:	blmi	ff6b7768 <ftello64@plt+0xff6b4c68>
    3018:			; <UNDEFINED> instruction: 0x46344635
    301c:	ldmdavs	pc, {r0, r1, r4, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    3020:	strpl	pc, [r0], #-1284	; 0xfffffafc
    3024:			; <UNDEFINED> instruction: 0xf0002e00
    3028:			; <UNDEFINED> instruction: 0x46308110
    302c:			; <UNDEFINED> instruction: 0xf7ff4621
    3030:			; <UNDEFINED> instruction: 0x4606ec1c
    3034:			; <UNDEFINED> instruction: 0xf0002e00
    3038:	ldmdbne	r0!, {r2, r7, r8, pc}^
    303c:	vst1.8	{d20-d22}, [pc :256], fp
    3040:	mrscs	r5, R9_usr
    3044:	b	febc1048 <ftello64@plt+0xfebbe548>
    3048:	svcpl	0x0000f5b0
    304c:	strmi	sp, [r5], #-771	; 0xfffffcfd
    3050:	strls	sp, [r7], -r6, ror #1
    3054:	strmi	lr, [r4], -r8
    3058:			; <UNDEFINED> instruction: 0x96074638
    305c:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3060:	stmdacs	r0, {r0, r2, r5, sl, lr}
    3064:	teqhi	r8, r0, asr #32	; <UNPREDICTABLE>
    3068:			; <UNDEFINED> instruction: 0xf10d4bc6
    306c:	vmovls.32	d23[0], r0
    3070:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3074:	sxtabmi	r4, r8, fp, ror #8
    3078:	bcc	43e8a8 <ftello64@plt+0x43bda8>
    307c:	ldrbtmi	r4, [fp], #-3010	; 0xfffff43e
    3080:	bcc	fe43e8ac <ftello64@plt+0xfe43bdac>
    3084:	ldrbtmi	r4, [fp], #-3009	; 0xfffff43f
    3088:	bcc	43e8b4 <ftello64@plt+0x43bdb4>
    308c:	addlt	lr, r2, #26
    3090:			; <UNDEFINED> instruction: 0xf0002a3a
    3094:	bcs	1523494 <ftello64@plt+0x1520994>
    3098:	bls	1770e4 <ftello64@plt+0x1745e4>
    309c:	ldmpl	r3, {r2, r3, r4, r5, r7, r8, r9, fp, lr}^
    30a0:			; <UNDEFINED> instruction: 0xf7ff6818
    30a4:	strtmi	lr, [r0], -lr, asr #18
    30a8:	mcrr	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    30ac:	bne	fe43e914 <ftello64@plt+0xfe43be14>
    30b0:	ldmmi	r8!, {r1, r9, sl, lr}
    30b4:			; <UNDEFINED> instruction: 0xf0094478
    30b8:			; <UNDEFINED> instruction: 0xf8d9fa75
    30bc:	ldrmi	r3, [lr], #-0
    30c0:	stmdaeq	r3, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    30c4:			; <UNDEFINED> instruction: 0x464a465b
    30c8:	ldrtmi	r4, [r0], -r1, asr #12
    30cc:			; <UNDEFINED> instruction: 0xf954f004
    30d0:	ldrdcc	pc, [r0], -r9
    30d4:	strmi	r4, [r4], -r3, asr #10
    30d8:	msrhi	R9_fiq, r0
    30dc:	bicsle	r2, r6, r0, lsl #16
    30e0:	bcs	298f8 <ftello64@plt+0x26df8>
    30e4:	addshi	pc, r1, r0
    30e8:	smullpl	pc, r3, sp, r8	; <UNPREDICTABLE>
    30ec:			; <UNDEFINED> instruction: 0xf89d2001
    30f0:	stcge	0, cr2, [sl], #-776	; 0xfffffcf8
    30f4:	smullcc	pc, r1, sp, r8	; <UNPREDICTABLE>
    30f8:	cdp	15, 1, cr10, cr9, cr15, {1}
    30fc:	stmib	sp, {r4, r9, fp, ip}^
    3100:	movwls	r2, #1281	; 0x501
    3104:			; <UNDEFINED> instruction: 0xf89d9a29
    3108:			; <UNDEFINED> instruction: 0xf7ff30c0
    310c:	ldmdbls	r1!, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    3110:			; <UNDEFINED> instruction: 0xf8dfa832
    3114:			; <UNDEFINED> instruction: 0xf7ffa284
    3118:	blmi	fe782cdc <ftello64@plt+0xfe7801dc>
    311c:	andcs	r9, sl, r5, lsl #20
    3120:	ldmpl	r5, {r1, r3, r4, r5, r6, r7, sl, lr}^
    3124:			; <UNDEFINED> instruction: 0xf7ff6829
    3128:	ldmmi	ip, {r2, r3, r4, sl, fp, sp, lr, pc}
    312c:	andscs	r6, r0, #2818048	; 0x2b0000
    3130:	tstcs	r1, r8, ror r4
    3134:	b	7c1138 <ftello64@plt+0x7be638>
    3138:	blcs	81190 <ftello64@plt+0x7e690>
    313c:	andcs	r4, r1, r1, asr r6
    3140:	bl	16c1144 <ftello64@plt+0x16be644>
    3144:	ldrhle	r4, [r7, #44]!	; 0x2c
    3148:	andcs	r6, sl, r9, lsr #16
    314c:	stc	7, cr15, [r8], {255}	; 0xff
    3150:	blcs	29dec <ftello64@plt+0x272ec>
    3154:	blmi	fe4b726c <ftello64@plt+0xfe4b476c>
    3158:	mcr	12, 0, sl, cr8, cr7, {1}
    315c:			; <UNDEFINED> instruction: 0xf8cdba10
    3160:	ldrbtmi	r9, [fp], #-24	; 0xffffffe8
    3164:			; <UNDEFINED> instruction: 0x461e46b1
    3168:	mlavc	r3, r4, r8, pc	; <UNPREDICTABLE>
    316c:			; <UNDEFINED> instruction: 0xf8944631
    3170:	andcs	r3, r1, r0, lsr #32
    3174:			; <UNDEFINED> instruction: 0xf1046862
    3178:	smladls	r2, ip, fp, r0
    317c:	mlavc	r2, r4, r8, pc	; <UNPREDICTABLE>
    3180:	eorge	pc, r0, #14614528	; 0xdf0000
    3184:	ldrbtmi	r9, [sl], #1793	; 0x701
    3188:	mlagt	r1, r4, r8, pc	; <UNPREDICTABLE>
    318c:	streq	pc, [r8, -r4, lsl #2]
    3190:	andgt	pc, r0, sp, asr #17
    3194:	bl	c41198 <ftello64@plt+0xc3e698>
    3198:			; <UNDEFINED> instruction: 0xf1046a61
    319c:			; <UNDEFINED> instruction: 0xf7ff0028
    31a0:	stmdavs	r9!, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    31a4:			; <UNDEFINED> instruction: 0xf7ff200a
    31a8:	ldmdami	pc!, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    31ac:	andscs	r6, r0, #2818048	; 0x2b0000
    31b0:	tstcs	r1, r8, ror r4
    31b4:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31b8:	blcs	8121c <ftello64@plt+0x7e71c>
    31bc:	andcs	r4, r1, r1, asr r6
    31c0:	bl	6c11c4 <ftello64@plt+0x6be6c4>
    31c4:	ldrhle	r4, [r7, #91]!	; 0x5b
    31c8:	andcs	r6, sl, r9, lsr #16
    31cc:	bl	ff2411d0 <ftello64@plt+0xff23e6d0>
    31d0:	stccs	8, cr6, [r0], {36}	; 0x24
    31d4:	mnf<illegal precision>m	f5, #0.0
    31d8:			; <UNDEFINED> instruction: 0x464eba10
    31dc:			; <UNDEFINED> instruction: 0x9018f8dd
    31e0:	cmnlt	r3, r6, lsr #22
    31e4:	mcrrge	13, 7, r4, r6, cr1
    31e8:	stmdavs	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    31ec:	stmiavs	r2!, {r0, r3, r5, r9, sl, lr}
    31f0:	ldrtmi	r2, [r3], #-1
    31f4:	bl	411f8 <ftello64@plt+0x3e6f8>
    31f8:	stccs	8, cr6, [r0], {36}	; 0x24
    31fc:			; <UNDEFINED> instruction: 0x4658d1f5
    3200:			; <UNDEFINED> instruction: 0xf894f004
    3204:	ldrdcc	pc, [r0], -r9
    3208:	bls	13cf74 <ftello64@plt+0x13a474>
    320c:	ldrbmi	sl, [r9], -sl, lsl #24
    3210:	andls	r4, r0, #32, 12	; 0x2000000
    3214:			; <UNDEFINED> instruction: 0xf0004632
    3218:	blmi	1782c4c <ftello64@plt+0x178014c>
    321c:	biclt	r4, r8, r5, lsl #12
    3220:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    3224:			; <UNDEFINED> instruction: 0xf7ff6818
    3228:	strtmi	lr, [r8], -ip, lsl #17
    322c:	bl	fe341230 <ftello64@plt+0xfe33e730>
    3230:	bne	fe43ea98 <ftello64@plt+0xfe43bf98>
    3234:	cfmsub32	mvax0, mvfx4, mvfx9, mvfx2
    3238:			; <UNDEFINED> instruction: 0xf0090a90
    323c:	ldrbmi	pc, [r8], -r5, ror #19	; <UNPREDICTABLE>
    3240:			; <UNDEFINED> instruction: 0xf874f004
    3244:	ldrdcc	pc, [r0], -r9
    3248:			; <UNDEFINED> instruction: 0x4620e739
    324c:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3250:	strbt	r4, [pc], r6, lsl #12
    3254:	stmdavs	r0!, {r0, r2, r9, fp, ip, pc}
    3258:	ldmdavs	r9!, {r0, r1, r2, r4, r6, r7, fp, ip, lr}
    325c:	blx	ff3bf268 <ftello64@plt+0xff3bc768>
    3260:	stmdavs	r0!, {r0, r2, r9, sl, lr}
    3264:	cdp2	0, 2, cr15, cr12, cr0, {0}
    3268:	sbcle	r2, r8, r0, lsl #26
    326c:			; <UNDEFINED> instruction: 0xf7ff6838
    3270:	strtmi	lr, [r8], -r8, ror #16
    3274:	bl	1a41278 <ftello64@plt+0x1a3e778>
    3278:	bne	fe43eae0 <ftello64@plt+0xfe43bfe0>
    327c:	cfmsub32	mvax0, mvfx4, mvfx10, mvfx2
    3280:			; <UNDEFINED> instruction: 0xf0090a10
    3284:	ldrbmi	pc, [r8], -r1, asr #19	; <UNPREDICTABLE>
    3288:			; <UNDEFINED> instruction: 0xf850f004
    328c:	ldrdcc	pc, [r0], -r9
    3290:	stmdals	r7, {r0, r2, r4, r8, r9, sl, sp, lr, pc}
    3294:	stmia	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3298:	blmi	d55bb4 <ftello64@plt+0xd530b4>
    329c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    32a0:	blls	125d310 <ftello64@plt+0x125a810>
    32a4:	cmple	r6, sl, asr r0
    32a8:	ldc	0, cr11, [sp], #300	; 0x12c
    32ac:	pop	{r1, r2, r8, r9, fp, pc}
    32b0:			; <UNDEFINED> instruction: 0xf7ff8ff0
    32b4:	stmdavs	r0, {r1, r5, r6, r9, fp, sp, lr, pc}
    32b8:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    32bc:	bne	fe43eb24 <ftello64@plt+0xfe43c024>
    32c0:	ldmdami	ip!, {r1, r9, sl, lr}
    32c4:			; <UNDEFINED> instruction: 0xf0094478
    32c8:			; <UNDEFINED> instruction: 0x4620f99f
    32cc:	b	ff4c12d0 <ftello64@plt+0xff4be7d0>
    32d0:			; <UNDEFINED> instruction: 0xf7ff9807
    32d4:	ldrb	lr, [pc, ip, lsr #17]
    32d8:	b	13c12dc <ftello64@plt+0x13be7dc>
    32dc:			; <UNDEFINED> instruction: 0xf7ff6800
    32e0:			; <UNDEFINED> instruction: 0x4601e9b4
    32e4:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
    32e8:			; <UNDEFINED> instruction: 0xf98ef009
    32ec:			; <UNDEFINED> instruction: 0xf7ff9807
    32f0:	bfi	lr, lr, #17, #1
    32f4:	b	10412f8 <ftello64@plt+0x103e7f8>
    32f8:			; <UNDEFINED> instruction: 0xf7ff6800
    32fc:	vnmls.f16	s28, s17, s13
    3300:			; <UNDEFINED> instruction: 0x46021a90
    3304:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    3308:			; <UNDEFINED> instruction: 0xf97ef009
    330c:			; <UNDEFINED> instruction: 0xf7ff4620
    3310:			; <UNDEFINED> instruction: 0xe7c1eab2
    3314:	b	c41318 <ftello64@plt+0xc3e818>
    3318:			; <UNDEFINED> instruction: 0xf7ff6800
    331c:			; <UNDEFINED> instruction: 0xee18e996
    3320:			; <UNDEFINED> instruction: 0x46021a90
    3324:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
    3328:			; <UNDEFINED> instruction: 0xf96ef009
    332c:	blmi	97d204 <ftello64@plt+0x97a704>
    3330:	sbcvc	pc, ip, #1325400064	; 0x4f000000
    3334:	stmdami	r5!, {r2, r5, r8, fp, lr}
    3338:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    333c:			; <UNDEFINED> instruction: 0xf7ff4478
    3340:			; <UNDEFINED> instruction: 0xf7ffebda
    3344:	stmdavs	r0, {r1, r3, r4, r9, fp, sp, lr, pc}
    3348:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    334c:	stmdami	r0!, {r0, r9, sl, lr}
    3350:			; <UNDEFINED> instruction: 0xf0094478
    3354:			; <UNDEFINED> instruction: 0xf7fff995
    3358:			; <UNDEFINED> instruction: 0xf7ffe8a0
    335c:	stmdavs	r0, {r1, r2, r3, r9, fp, sp, lr, pc}
    3360:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3364:	ldmdami	fp, {r0, r9, sl, lr}
    3368:			; <UNDEFINED> instruction: 0xf0094478
    336c:	svclt	0x0000f989
    3370:	strdeq	r0, [r0], -r4
    3374:	andeq	r5, r2, r6, lsr #26
    3378:	andeq	r5, r2, r8, lsl sp
    337c:			; <UNDEFINED> instruction: 0x00011db8
    3380:	andeq	r0, r0, r8, lsl #6
    3384:	andeq	r1, r1, ip, lsr #28
    3388:	strdeq	r1, [r1], -r6
    338c:	muleq	r1, r6, sp
    3390:	andeq	r0, r0, r0, lsl r3
    3394:	andeq	r1, r1, ip, lsr sp
    3398:	andeq	r1, r1, r0, lsl sp
    339c:	andeq	r1, r1, r8, lsl #26
    33a0:	andeq	r1, r1, sl, ror #25
    33a4:	andeq	r1, r1, sl, lsr #25
    33a8:	andeq	r1, r1, r8, lsl #25
    33ac:	andeq	r1, r1, r0, lsl #25
    33b0:	andeq	r5, r2, r4, lsr sl
    33b4:	andeq	r1, r1, ip, ror #21
    33b8:	andeq	r1, r1, r6, ror sl
    33bc:	muleq	r1, r2, sl
    33c0:	andeq	r1, r1, sl, asr sl
    33c4:	andeq	r1, r1, ip, lsl #28
    33c8:	andeq	r1, r1, lr, lsl #21
    33cc:	andeq	r1, r1, r0, lsr #21
    33d0:	strdeq	r1, [r1], -r0
    33d4:	ldrdeq	r1, [r1], -r8
    33d8:	stmdacs	r8!, {r0, fp, ip, sp}
    33dc:	ldm	pc, {r1, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    33e0:	ldrne	pc, [r7, #-0]
    33e4:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    33e8:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    33ec:	strne	r1, [pc, #-1324]!	; 2ec8 <ftello64@plt+0x3c8>
    33f0:	strne	r1, [r3, #-1301]!	; 0xfffffaeb
    33f4:	ldrne	r1, [r5, #-1318]	; 0xfffffada
    33f8:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    33fc:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    3400:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    3404:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    3408:	andseq	r1, sp, r5, lsl r7
    340c:	ldrbmi	r2, [r0, -r0]!
    3410:	andcs	r4, r5, #212992	; 0x34000
    3414:	ldrbtmi	r2, [r9], #-0
    3418:	ldmdalt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    341c:	andcs	r4, r5, #180224	; 0x2c000
    3420:	ldrbtmi	r2, [r9], #-0
    3424:	ldmdalt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3428:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    342c:	stmdbmi	r9, {r4, r5, r6, r8, r9, sl, lr}
    3430:	andcs	r2, r0, r5, lsl #4
    3434:			; <UNDEFINED> instruction: 0xf7ff4479
    3438:	stmdami	r7, {r0, r1, r2, r5, fp, ip, sp, pc}
    343c:			; <UNDEFINED> instruction: 0x47704478
    3440:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    3444:	svclt	0x00004770
    3448:	andeq	r1, r1, r2, lsl #22
    344c:	andeq	r1, r1, r6, lsr #22
    3450:			; <UNDEFINED> instruction: 0x00011ab6
    3454:	andeq	r1, r1, r0, asr #21
    3458:	muleq	r1, r0, sl
    345c:	andeq	r1, r1, sl, lsr #21
    3460:	strmi	fp, [r3], -r8, lsl #10
    3464:			; <UNDEFINED> instruction: 0x4618b110
    3468:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    346c:			; <UNDEFINED> instruction: 0xff86f008
    3470:	blmi	131938 <ftello64@plt+0x12ee38>
    3474:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3478:	svclt	0x00183b00
    347c:	ldrb	r2, [r2, r1, lsl #6]!
    3480:	ldrb	r2, [r0, r2, lsl #6]!
    3484:	strdeq	r5, [r2], -ip
    3488:	mvnsmi	lr, #737280	; 0xb4000
    348c:	andsvs	r2, r4, r0, lsl #8
    3490:	mulsvs	ip, r0, r6
    3494:			; <UNDEFINED> instruction: 0x4605461f
    3498:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    349c:			; <UNDEFINED> instruction: 0xf7fe3002
    34a0:	movwlt	lr, #36568	; 0x8ed8
    34a4:	strmi	r4, [r6], -r9, lsr #12
    34a8:	svc	0x00dcf7fe
    34ac:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    34b0:			; <UNDEFINED> instruction: 0x4602881b
    34b4:	andshi	r4, r3, r8, lsr #12
    34b8:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    34bc:			; <UNDEFINED> instruction: 0xf7fe3005
    34c0:	strmi	lr, [r1], r8, asr #29
    34c4:	strtmi	fp, [r9], -r0, asr #3
    34c8:	svc	0x00ccf7fe
    34cc:			; <UNDEFINED> instruction: 0xf8c84a10
    34d0:	ldrbtmi	r6, [sl], #-0
    34d4:	andls	pc, r0, r7, asr #17
    34d8:	ldmdavs	r0, {r0, r1, r9, sl, lr}
    34dc:	andsvs	r7, r8, r2, lsl r9
    34e0:			; <UNDEFINED> instruction: 0x4620711a
    34e4:	mvnshi	lr, #12386304	; 0xbd0000
    34e8:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    34ec:	stmdacs	r0, {r2, r9, sl, lr}
    34f0:			; <UNDEFINED> instruction: 0xf6c0d0f7
    34f4:	ldrb	r0, [r4, r0, lsl #8]!
    34f8:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    34fc:	tstlt	r8, r4, lsl #12
    3500:	streq	pc, [r0], #-1728	; 0xfffff940
    3504:			; <UNDEFINED> instruction: 0xf7fe4630
    3508:			; <UNDEFINED> instruction: 0xe7eaef92
    350c:	andeq	r3, r1, lr, lsl #25
    3510:	andeq	r1, r1, r2, lsl #25
    3514:	mvnsmi	lr, sp, lsr #18
    3518:	rsble	r2, fp, r0, lsl #16
    351c:	stmdavs	r2, {r0, r2, r4, r9, sl, lr}^
    3520:			; <UNDEFINED> instruction: 0xf381fab1
    3524:	bcc	14d5c <ftello64@plt+0x1225c>
    3528:	b	13d4d4c <ftello64@plt+0x13d224c>
    352c:	svclt	0x00181353
    3530:	addsmi	r2, sl, #268435456	; 0x10000000
    3534:	teqcs	ip, lr, asr r0
    3538:			; <UNDEFINED> instruction: 0xf7ff2001
    353c:	strmi	lr, [r6], -r6, asr #18
    3540:	ldmvs	r8!, {r3, r5, r6, r7, r8, ip, sp, pc}
    3544:			; <UNDEFINED> instruction: 0x61b53c00
    3548:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    354c:	strvc	lr, [r0], #-2502	; 0xfffff63a
    3550:	ldmvs	sp!, {r7, r8, r9, ip, sp, pc}^
    3554:	eorsle	r2, ip, r0, lsl #26
    3558:	strtmi	r4, [r8], r3, lsl #12
    355c:	and	r2, r2, r0, lsl #8
    3560:	adcmi	r3, ip, #16777216	; 0x1000000
    3564:	ldrmi	sp, [sl], -lr
    3568:	ldmdavs	r1, {r2, r8, r9, ip, sp}
    356c:	mvnsle	r2, r0, lsl #18
    3570:	andsvs	r4, r6, r5, lsr #5
    3574:	strcc	fp, [r5, #-3998]	; 0xfffff062
    3578:	adceq	r4, r9, r0, lsr #13
    357c:	ldrtmi	sp, [r0], -r4, lsl #18
    3580:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3584:	adceq	r1, r9, r5, ror #26
    3588:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    358c:			; <UNDEFINED> instruction: 0xf108b368
    3590:	stmib	r7, {r0, r8, r9}^
    3594:	addsmi	r0, sp, #8388608	; 0x800000
    3598:	eorvs	pc, r4, r0, asr #16
    359c:	bl	39d60 <ftello64@plt+0x37260>
    35a0:	smlabbcs	r0, r8, r2, r0
    35a4:			; <UNDEFINED> instruction: 0xf8423301
    35a8:	adcmi	r1, fp, #4, 30
    35ac:			; <UNDEFINED> instruction: 0x4630d3fa
    35b0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    35b4:	tstcs	r4, r3
    35b8:			; <UNDEFINED> instruction: 0xf7ff60f8
    35bc:	strmi	lr, [r4], -r6, lsl #18
    35c0:	stmdacs	r0, {r3, r4, r5, r7, sp, lr}
    35c4:	rscsvs	sp, r8, r5, asr #3
    35c8:			; <UNDEFINED> instruction: 0xf7fe4630
    35cc:	qasxmi	lr, r6, r0
    35d0:			; <UNDEFINED> instruction: 0x2114e7d5
    35d4:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    35d8:	movwcs	fp, #20792	; 0x5138
    35dc:	rscsvs	r4, fp, r8, lsr #13
    35e0:	adcsvs	r4, r8, sp, lsl r6
    35e4:	andvs	r2, r6, r1, lsl #6
    35e8:			; <UNDEFINED> instruction: 0x4630e7d9
    35ec:			; <UNDEFINED> instruction: 0xf7fe2600
    35f0:	bfi	lr, lr, (invalid: 30:4)
    35f4:	subscs	r4, lr, #4, 22	; 0x1000
    35f8:	stmdami	r5, {r2, r8, fp, lr}
    35fc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3600:			; <UNDEFINED> instruction: 0xf7ff4478
    3604:	svclt	0x0000ea78
    3608:	strdeq	r1, [r1], -r4
    360c:	andeq	r1, r1, lr, asr fp
    3610:	andeq	r1, r1, r4, ror fp
    3614:			; <UNDEFINED> instruction: 0x4616b5f8
    3618:			; <UNDEFINED> instruction: 0x46054b1e
    361c:	ldrbtmi	r4, [fp], #-1551	; 0xfffff9f1
    3620:	movwcs	r6, #2076	; 0x81c
    3624:	ldmdblt	r4, {r0, r1, r4, sp, lr}
    3628:	stmdavs	r4!, {r1, r2, r3, sp, lr, pc}
    362c:			; <UNDEFINED> instruction: 0xf104b164
    3630:			; <UNDEFINED> instruction: 0x4629001c
    3634:	cdp2	0, 14, cr15, cr14, cr9, {0}
    3638:	rscsle	r2, r6, r0, lsl #16
    363c:	eoreq	pc, r3, r8, asr #4
    3640:	andeq	pc, r0, r0, asr #13
    3644:	ldcllt	0, cr6, [r8, #208]!	; 0xd0
    3648:			; <UNDEFINED> instruction: 0xf7ff4628
    364c:	eorcc	lr, r0, lr, asr r8
    3650:	ldcl	7, cr15, [lr, #1016]!	; 0x3f8
    3654:			; <UNDEFINED> instruction: 0xb1a84604
    3658:	andscc	r4, ip, r9, lsr #12
    365c:	svc	0x009cf7fe
    3660:	movwcs	r4, #2573	; 0xa0d
    3664:	ldrbtmi	r1, [sl], #-2815	; 0xfffff501
    3668:	svclt	0x00184618
    366c:	eorsvs	r2, r4, r1, lsl #14
    3670:	rsbvs	r6, r7, r1, lsl r8
    3674:	eorvs	r6, r1, r4, lsl r0
    3678:	movwcc	lr, #10692	; 0x29c4
    367c:	movwcc	lr, #18884	; 0x49c4
    3680:	ldflte	f6, [r8, #652]!	; 0x28c
    3684:	ldmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3688:	sbcsle	r2, ip, r0, lsl #16
    368c:	andeq	pc, r0, r0, asr #13
    3690:	svclt	0x0000bdf8
    3694:	andeq	r5, r2, r6, asr fp
    3698:	andeq	r5, r2, lr, lsl #22
    369c:	tstcs	r2, r0, asr #2
    36a0:	strlt	r3, [r8, #-28]	; 0xffffffe4
    36a4:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    36a8:			; <UNDEFINED> instruction: 0xf080fab0
    36ac:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    36b0:	svclt	0x00004770
    36b4:	str	r2, [sp, -r1, lsl #4]!
    36b8:	str	r2, [fp, -r0, lsl #4]!
    36bc:	stmdavs	r2, {r6, r8, r9, ip, sp, pc}
    36c0:			; <UNDEFINED> instruction: 0x4604b510
    36c4:			; <UNDEFINED> instruction: 0xb1636893
    36c8:	ldrsblt	r6, [r1, #-129]	; 0xffffff7f
    36cc:	orreq	lr, r1, r3, lsl #22
    36d0:			; <UNDEFINED> instruction: 0xf8532000
    36d4:	adcmi	r2, r2, #4, 22	; 0x1000
    36d8:			; <UNDEFINED> instruction: 0xf843bf08
    36dc:	addmi	r0, fp, #4, 24	; 0x400
    36e0:	stmibvs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    36e4:	blx	ffb3f6ee <ftello64@plt+0xffb3cbee>
    36e8:			; <UNDEFINED> instruction: 0xf0006aa0
    36ec:	stmiavs	r0!, {r0, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    36f0:			; <UNDEFINED> instruction: 0xf7ffb118
    36f4:	movwcs	lr, #2240	; 0x8c0
    36f8:	blvs	181b98c <ftello64@plt+0x1818e8c>
    36fc:	mrc	7, 4, APSR_nzcv, cr6, cr14, {7}
    3700:			; <UNDEFINED> instruction: 0xf7fe6ba0
    3704:			; <UNDEFINED> instruction: 0x4620ee94
    3708:			; <UNDEFINED> instruction: 0x4010e8bd
    370c:	mcrlt	7, 4, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    3710:	svclt	0x00004770
    3714:			; <UNDEFINED> instruction: 0x4604b538
    3718:	smlabblt	r8, r0, sl, r6
    371c:	blx	ff43f726 <ftello64@plt+0xff43cc26>
    3720:	andseq	pc, ip, #4, 2
    3724:	msreq	CPSR_f, #4, 2
    3728:	bgt	1ccb30 <ftello64@plt+0x1ca030>
    372c:	andeq	lr, r7, r3, lsl #17
    3730:	ldflts	f6, [r8, #-916]!	; 0xfffffc6c
    3734:			; <UNDEFINED> instruction: 0x4604b538
    3738:	smlabtlt	r8, r0, r9, r6
    373c:	blx	ff03f746 <ftello64@plt+0xff03cc46>
    3740:	eoreq	pc, r8, #4, 2
    3744:	tsteq	ip, #4, 2	; <UNPREDICTABLE>
    3748:	bgt	1ccb50 <ftello64@plt+0x1ca050>
    374c:	andeq	lr, r7, r3, lsl #17
    3750:	lfmlt	f6, 4, [r8, #-660]!	; 0xfffffd6c
    3754:	stmdavs	r0, {r4, r8, ip, sp, pc}
    3758:	andscc	fp, ip, r0, lsl #2
    375c:	svclt	0x00004770
    3760:	cmpvs	r1, r0, lsl r1
    3764:	ldrbmi	r2, [r0, -r0]!
    3768:			; <UNDEFINED> instruction: 0xf6c02049
    376c:	ldrbmi	r0, [r0, -r0]!
    3770:	ldrblt	fp, [r8, #472]!	; 0x1d8
    3774:	stmdavs	r3, {r1, r2, r9, sl, lr}
    3778:	ldmvs	sl, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
    377c:	ldmvs	r9, {r1, r5, r7, r8, ip, sp, pc}^
    3780:	strcs	fp, [r0], #-385	; 0xfffffe7f
    3784:	and	r4, r0, r7, lsr #12
    3788:			; <UNDEFINED> instruction: 0xf852689a
    378c:			; <UNDEFINED> instruction: 0xb12d5024
    3790:	tstlt	r8, r8, lsr #17
    3794:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3798:	adcvs	r6, pc, r3, lsr r8	; <UNPREDICTABLE>
    379c:	strcc	r6, [r1], #-2266	; 0xfffff726
    37a0:	ldmle	r1!, {r1, r5, r7, r9, lr}^
    37a4:	stmdblt	fp, {r0, r1, r4, r5, r7, fp, sp, lr}
    37a8:			; <UNDEFINED> instruction: 0x4770bdf8
    37ac:	vqdmulh.s<illegal width 8>	d20, d0, d5
    37b0:	stmdbmi	r5, {r0, r1, r9, ip}
    37b4:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    37b8:	tstcc	r0, #2030043136	; 0x79000000
    37bc:			; <UNDEFINED> instruction: 0xf7ff4478
    37c0:	svclt	0x0000e99a
    37c4:	andeq	r1, r1, sl, lsr sl
    37c8:	andeq	r1, r1, r4, lsr #19
    37cc:	andeq	r1, r1, r4, ror #19
    37d0:	mvnsmi	lr, sp, lsr #18
    37d4:			; <UNDEFINED> instruction: 0xb1b46804
    37d8:	ldmdaeq	ip, {r2, r8, ip, sp, lr, pc}
    37dc:	tstcs	r2, lr, lsl #12
    37e0:			; <UNDEFINED> instruction: 0x46404617
    37e4:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    37e8:	stmdbvs	r1!, {r3, r5, r6, r8, fp, ip, sp, pc}
    37ec:	stmdbvs	r3!, {r0, r6, r7, r8, ip, sp, pc}^
    37f0:	stmdblt	r3, {r1, r2, r3, r5, r6, r8, ip, sp, pc}^
    37f4:	ldrtmi	r6, [r9], -r0, lsr #18
    37f8:	blx	ffbbf826 <ftello64@plt+0xffbbcd26>
    37fc:	movwcs	fp, #6928	; 0x1b10
    3800:	cmnvs	r3, r5, lsl #12
    3804:	strcs	lr, [r0, #-0]
    3808:	pop	{r3, r5, r9, sl, lr}
    380c:	blcs	23fd4 <ftello64@plt+0x214d4>
    3810:	stmdbvs	r0!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    3814:	stc2	0, cr15, [r6, #36]	; 0x24
    3818:			; <UNDEFINED> instruction: 0x4635bb30
    381c:	ldrb	r6, [r3, r6, ror #2]!
    3820:			; <UNDEFINED> instruction: 0xf0094640
    3824:	msrvs	LR_irq, r1
    3828:	mvnle	r2, r0, lsl #16
    382c:	svc	0x0086f7fe
    3830:	tstlt	r8, r5, lsl #12
    3834:	streq	pc, [r0, #-1728]	; 0xfffff940
    3838:			; <UNDEFINED> instruction: 0x46414811
    383c:			; <UNDEFINED> instruction: 0xf0084478
    3840:			; <UNDEFINED> instruction: 0xe7e1feb1
    3844:	svc	0x007af7fe
    3848:	teqlt	r8, r5, lsl #12
    384c:			; <UNDEFINED> instruction: 0xf043b283
    3850:	ldmdblt	pc, {r8, sl, sp, lr}	; <UNPREDICTABLE>
    3854:	andeq	pc, r1, #72, 4	; 0x80000004
    3858:	smullsle	r4, r5, r3, r2
    385c:	strbmi	r4, [r1], -r9, lsl #16
    3860:			; <UNDEFINED> instruction: 0xf0084478
    3864:	bfc	pc, (invalid: 29:15)	; <UNPREDICTABLE>
    3868:	svc	0x0068f7fe
    386c:	tstlt	r8, r5, lsl #12
    3870:	streq	pc, [r0, #-1728]	; 0xfffff940
    3874:	strbmi	r4, [r1], -r4, lsl #16
    3878:			; <UNDEFINED> instruction: 0xf0084478
    387c:	bfi	pc, r3, (invalid: 29:3)	; <UNPREDICTABLE>
    3880:	andeq	r1, r1, ip, ror #18
    3884:	andeq	r1, r1, r8, ror #18
    3888:	andeq	r1, r1, r4, ror #18
    388c:			; <UNDEFINED> instruction: 0x4604b5f8
    3890:	andcs	r4, r1, pc, lsl #12
    3894:	ldrmi	r2, [r6], -ip, lsl #2
    3898:			; <UNDEFINED> instruction: 0xf7fe461d
    389c:			; <UNDEFINED> instruction: 0xb128ef96
    38a0:	stmib	r0, {r0, r1, r5, fp, sp, lr}^
    38a4:	eorvs	r6, r0, r1, lsl #10
    38a8:	ldcllt	0, cr6, [r8, #12]!
    38ac:	eorsvs	r2, fp, r1, lsl #6
    38b0:	svclt	0x0000bdf8
    38b4:			; <UNDEFINED> instruction: 0x4606b5f0
    38b8:	addlt	r6, r3, r7, asr sl
    38bc:	cmpeq	ip, r0, lsl #20
    38c0:	sadd16mi	r2, r5, r4
    38c4:	ldrtmi	r4, [sl], -r0, lsr #8
    38c8:	msreq	CPSR_f, r5, lsl #2
    38cc:	andscs	fp, r4, #40, 30	; 0xa0
    38d0:			; <UNDEFINED> instruction: 0xf7fe9201
    38d4:	svccs	0x0013ed86
    38d8:	stmdble	r6, {r0, r4, r5, r9, fp, sp, lr}
    38dc:	movwcs	r4, #1036	; 0x40c
    38e0:	andcs	r6, r0, r3, ror #2
    38e4:	andlt	r8, r3, r0, lsr #7
    38e8:	bls	730b0 <ftello64@plt+0x705b0>
    38ec:			; <UNDEFINED> instruction: 0xf1c24421
    38f0:	stmibne	r8, {r2, r4, r8, r9, sl}^
    38f4:	ldc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    38f8:			; <UNDEFINED> instruction: 0x463a6a30
    38fc:	strtmi	r2, [r0], #-256	; 0xffffff00
    3900:	svc	0x005cf7fe
    3904:			; <UNDEFINED> instruction: 0xf7fe2010
    3908:	orrslt	lr, r8, r4, lsr #25
    390c:	svcvc	0x001cf855
    3910:	blvs	ffccc11c <ftello64@plt+0xffcc961c>
    3914:	andvs	r6, r3, r9, ror #16
    3918:	mvnsvs	r6, #135	; 0x87
    391c:	and	r6, r1, r1, asr #1
    3920:			; <UNDEFINED> instruction: 0x460a681b
    3924:	blcs	aa70 <ftello64@plt+0x7f70>
    3928:	bvs	c78118 <ftello64@plt+0xc75618>
    392c:	strmi	r6, [ip], #-66	; 0xffffffbe
    3930:	ldrb	r6, [r6, r2, ror #2]
    3934:	svc	0x0002f7fe
    3938:	sbcsle	r2, r4, r0, lsl #16
    393c:	andeq	pc, r0, r0, asr #13
    3940:	svclt	0x0000e7d1
    3944:	bllt	4ddc58 <ftello64@plt+0x4db158>
    3948:			; <UNDEFINED> instruction: 0x460eb570
    394c:	ldrdcc	lr, [r0, -r0]
    3950:			; <UNDEFINED> instruction: 0x46044615
    3954:	ldmne	sl, {r7, fp, sp, lr}
    3958:	andle	r4, r9, #-1610612728	; 0xa0000008
    395c:			; <UNDEFINED> instruction: 0x46314418
    3960:			; <UNDEFINED> instruction: 0xb1ae462a
    3964:	ldc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    3968:	strtmi	r6, [sl], #-2082	; 0xfffff7de
    396c:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
    3970:	orrvs	pc, r0, #20971520	; 0x1400000
    3974:	rsbvs	r4, r1, r9, lsl r4
    3978:	svc	0x0076f7fe
    397c:	stmdavs	r3!, {r3, r4, r6, r8, ip, sp, pc}
    3980:	adcvs	r4, r0, r1, lsr r6
    3984:	ldrmi	r4, [r8], #-1578	; 0xfffff9d6
    3988:	mvnle	r2, r0, lsl #28
    398c:	ldrbmi	lr, [r0, -r0]!
    3990:	svc	0x0014f7fe
    3994:	movwcs	lr, #6120	; 0x17e8
    3998:	ldcllt	0, cr6, [r0, #-908]!	; 0xfffffc74
    399c:	addlt	fp, r3, r0, lsl #10
    39a0:	ldrd	pc, [r0], #-143	; 0xffffff71
    39a4:			; <UNDEFINED> instruction: 0xf8df460b
    39a8:	andcs	ip, r4, #64	; 0x40
    39ac:			; <UNDEFINED> instruction: 0x466944fe
    39b0:			; <UNDEFINED> instruction: 0xf85eba1b
    39b4:			; <UNDEFINED> instruction: 0xf8dcc00c
    39b8:			; <UNDEFINED> instruction: 0xf8cdc000
    39bc:			; <UNDEFINED> instruction: 0xf04fc004
    39c0:	movwls	r0, #3072	; 0xc00
    39c4:			; <UNDEFINED> instruction: 0xffbef7ff
    39c8:	blmi	1d61f0 <ftello64@plt+0x1d36f0>
    39cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    39d0:	blls	5da40 <ftello64@plt+0x5af40>
    39d4:	qaddle	r4, sl, r2
    39d8:			; <UNDEFINED> instruction: 0xf85db003
    39dc:			; <UNDEFINED> instruction: 0xf7fefb04
    39e0:	svclt	0x0000ed5c
    39e4:	andeq	r5, r2, r4, lsr #6
    39e8:	strdeq	r0, [r0], -r4
    39ec:	andeq	r5, r2, r4, lsl #6
    39f0:	svcmi	0x00f0e92d
    39f4:	svcmi	0x00d1b085
    39f8:	blmi	ff46f208 <ftello64@plt+0xff46c708>
    39fc:	stmdaeq	r7, {r0, r2, r3, r8, ip, sp, lr, pc}
    3a00:	ldrbtmi	r6, [pc], #-3332	; 3a08 <ftello64@plt+0xf08>
    3a04:	ldrmi	r4, [r1], r5, lsl #12
    3a08:			; <UNDEFINED> instruction: 0x468a58fb
    3a0c:	ldrtmi	r2, [r1], -r4, lsl #4
    3a10:	ldmdavs	fp, {r5, r9, sl, lr}
    3a14:			; <UNDEFINED> instruction: 0xf04f9303
    3a18:	strcs	r0, [r0, -r0, lsl #6]
    3a1c:			; <UNDEFINED> instruction: 0xf7ff9702
    3a20:	qadd8mi	pc, r0, r1	; <UNPREDICTABLE>
    3a24:	andcs	r4, r1, #68157440	; 0x4100000
    3a28:	andge	pc, r7, sp, lsl #17
    3a2c:			; <UNDEFINED> instruction: 0xff8af7ff
    3a30:	strtmi	r2, [r0], -r1, lsl #4
    3a34:			; <UNDEFINED> instruction: 0xf88d4641
    3a38:			; <UNDEFINED> instruction: 0xf7ff2007
    3a3c:	ldrmi	pc, [r9, #3971]!	; 0xf83
    3a40:	andeq	pc, r2, #79	; 0x4f
    3a44:	ldrtmi	r4, [r1], -r0, lsr #12
    3a48:	sadd16mi	fp, r3, r4
    3a4c:			; <UNDEFINED> instruction: 0xf88d463b
    3a50:			; <UNDEFINED> instruction: 0xf88d7008
    3a54:			; <UNDEFINED> instruction: 0xf7ff3009
    3a58:	qsub16mi	pc, r0, r5	; <UNPREDICTABLE>
    3a5c:	andcs	r4, r4, #51380224	; 0x3100000
    3a60:			; <UNDEFINED> instruction: 0xf7ff9702
    3a64:	strtmi	pc, [r0], -pc, ror #30
    3a68:	andcs	r4, r4, #51380224	; 0x3100000
    3a6c:			; <UNDEFINED> instruction: 0xf7ff9702
    3a70:	blhi	feb0381c <ftello64@plt+0xfeb00d1c>
    3a74:	ldrtmi	r4, [r1], -r0, lsr #12
    3a78:	blt	16cc288 <ftello64@plt+0x16c9788>
    3a7c:	andcc	pc, r8, sp, lsr #17
    3a80:			; <UNDEFINED> instruction: 0xff60f7ff
    3a84:	ldrtmi	r4, [r1], -r0, lsr #12
    3a88:	vst1.8	{d18-d21}, [pc], r2
    3a8c:			; <UNDEFINED> instruction: 0xf8ad53e0
    3a90:			; <UNDEFINED> instruction: 0xf7ff3008
    3a94:	stmibvs	fp!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    3a98:	svclt	0x00c842bb
    3a9c:	stcle	6, cr4, [sl, #-740]!	; 0xfffffd1c
    3aa0:	b	13de34c <ftello64@plt+0x13db84c>
    3aa4:	andscs	r1, r4, #72704	; 0x11c00
    3aa8:	ldrbmi	r4, [r9], #-1568	; 0xfffff9e0
    3aac:			; <UNDEFINED> instruction: 0xf7ff3701
    3ab0:	bvs	a837dc <ftello64@plt+0xa80cdc>
    3ab4:	andcs	r6, r4, #2293760	; 0x230000
    3ab8:			; <UNDEFINED> instruction: 0x0c0beb01
    3abc:	ldrtmi	r4, [r1], -r0, lsr #12
    3ac0:	andscc	pc, r8, ip, asr #17
    3ac4:	andls	pc, r8, sp, asr #17
    3ac8:			; <UNDEFINED> instruction: 0xff3cf7ff
    3acc:	andcs	r6, r2, #176128	; 0x2b000
    3ad0:			; <UNDEFINED> instruction: 0x46204631
    3ad4:	blhi	fe6d4c48 <ftello64@plt+0xfe6d2148>
    3ad8:			; <UNDEFINED> instruction: 0xf8adba5b
    3adc:			; <UNDEFINED> instruction: 0xf7ff3008
    3ae0:	andcs	pc, r2, #49, 30	; 0xc4
    3ae4:			; <UNDEFINED> instruction: 0x46204631
    3ae8:	andls	pc, r8, sp, lsr #17
    3aec:			; <UNDEFINED> instruction: 0xff2af7ff
    3af0:	adcsmi	r6, fp, #3850240	; 0x3ac000
    3af4:	blhi	afae4c <ftello64@plt+0xaf834c>
    3af8:	andcs	r4, r2, #51380224	; 0x3100000
    3afc:	blt	16d5384 <ftello64@plt+0x16d2884>
    3b00:	andcc	pc, r8, sp, lsr #17
    3b04:			; <UNDEFINED> instruction: 0xff1ef7ff
    3b08:	tstlt	r9, r9, ror #18
    3b0c:	strtmi	r6, [r0], -sl, lsr #19
    3b10:			; <UNDEFINED> instruction: 0xff18f7ff
    3b14:	andcs	r8, r2, #43776	; 0xab00
    3b18:			; <UNDEFINED> instruction: 0x46204631
    3b1c:			; <UNDEFINED> instruction: 0xf8adba5b
    3b20:			; <UNDEFINED> instruction: 0xf7ff3008
    3b24:	andcs	pc, r2, #15, 30	; 0x3c
    3b28:			; <UNDEFINED> instruction: 0x46204631
    3b2c:	movtvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    3b30:	andcc	pc, r8, sp, lsr #17
    3b34:			; <UNDEFINED> instruction: 0xff06f7ff
    3b38:	blcs	1e4ec <ftello64@plt+0x1b9ec>
    3b3c:	strcs	fp, [r0, -r2, asr #31]
    3b40:			; <UNDEFINED> instruction: 0x46b946bb
    3b44:	bvs	fea3b010 <ftello64@plt+0xfea38510>
    3b48:	stmdavs	r3!, {r2, r9, sp}
    3b4c:	bl	15418 <ftello64@plt+0x12918>
    3b50:	strtmi	r0, [r0], -r7, lsl #24
    3b54:	bleq	7ff88 <ftello64@plt+0x7d488>
    3b58:	andcc	pc, r4, ip, asr #17
    3b5c:	andls	pc, r8, sp, asr #17
    3b60:	mrc2	7, 7, pc, cr0, cr15, {7}
    3b64:	strtmi	r6, [r0], -fp, lsr #21
    3b68:	ldmvs	r9, {r0, r1, r3, r4, r5, sl, lr}^
    3b6c:			; <UNDEFINED> instruction: 0xff16f7ff
    3b70:	andcs	r6, r2, #700416	; 0xab000
    3b74:	ldrtmi	r4, [fp], #-1585	; 0xfffff9cf
    3b78:	ldrcc	r4, [r4, -r0, lsr #12]
    3b7c:	blt	16e63f0 <ftello64@plt+0x16e38f0>
    3b80:	andcc	pc, r8, sp, lsr #17
    3b84:	mrc2	7, 6, pc, cr14, cr15, {7}
    3b88:	strbmi	r2, [r1], -r1, lsl #4
    3b8c:			; <UNDEFINED> instruction: 0xf88d4620
    3b90:			; <UNDEFINED> instruction: 0xf7ff9007
    3b94:	andcs	pc, r1, #3440	; 0xd70
    3b98:	strtmi	r4, [r0], -r1, asr #12
    3b9c:	andls	pc, r7, sp, lsl #17
    3ba0:	mrc2	7, 6, pc, cr0, cr15, {7}
    3ba4:	ldrbmi	r6, [fp, #-2667]	; 0xfffff595
    3ba8:	stchi	12, cr13, [fp, #820]!	; 0x334
    3bac:	ldrtmi	r2, [r1], -r2, lsl #4
    3bb0:	blt	16d5438 <ftello64@plt+0x16d2938>
    3bb4:	andcc	pc, r8, sp, lsr #17
    3bb8:	mcr2	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    3bbc:	ldrtmi	r2, [r1], -r2, lsl #4
    3bc0:	vst1.8	{d20-d22}, [pc :128], r0
    3bc4:			; <UNDEFINED> instruction: 0xf8ad6380
    3bc8:			; <UNDEFINED> instruction: 0xf7ff3008
    3bcc:	bvs	ffb036c0 <ftello64@plt+0xffb00bc0>
    3bd0:	svclt	0x00c82b00
    3bd4:	stcle	7, cr2, [r9, #-0]
    3bd8:	strtmi	r6, [r0], -fp, lsr #22
    3bdc:	eorne	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    3be0:			; <UNDEFINED> instruction: 0xf7ff3701
    3be4:	bvs	ffb03758 <ftello64@plt+0xffb00c58>
    3be8:	lfmle	f4, 2, [r5], #748	; 0x2ec
    3bec:	strbmi	r2, [r1], -r1, lsl #4
    3bf0:	strcs	r4, [r0, -r0, lsr #12]
    3bf4:	andvc	pc, r7, sp, lsl #17
    3bf8:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    3bfc:	andcs	r4, r1, #68157440	; 0x4100000
    3c00:			; <UNDEFINED> instruction: 0xf88d4620
    3c04:			; <UNDEFINED> instruction: 0xf7ff7007
    3c08:	andcs	pc, r2, #2512	; 0x9d0
    3c0c:			; <UNDEFINED> instruction: 0x46204631
    3c10:	andvc	pc, r8, sp, lsr #17
    3c14:	mrc2	7, 4, pc, cr6, cr15, {7}
    3c18:	ldrtmi	r2, [r1], -r4, lsl #4
    3c1c:	strls	r4, [r2, -r0, lsr #12]
    3c20:	mrc2	7, 4, pc, cr0, cr15, {7}
    3c24:	ldrtmi	r2, [r1], -r4, lsl #4
    3c28:	strls	r4, [r2, -r0, lsr #12]
    3c2c:	mcr2	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    3c30:			; <UNDEFINED> instruction: 0xf924f00b
    3c34:	strtmi	r4, [r0], -r1, lsl #12
    3c38:	mrc2	7, 5, pc, cr0, cr15, {7}
    3c3c:	andcs	r4, r4, #51380224	; 0x3100000
    3c40:	strls	r4, [r2, -r0, lsr #12]
    3c44:	mrc2	7, 3, pc, cr14, cr15, {7}
    3c48:	svceq	0x0002f1ba
    3c4c:	bvs	1ab7d04 <ftello64@plt+0x1ab5204>
    3c50:	svclt	0x00c22a00
    3c54:	ldmdbeq	r8!, {r0, r2, r8, ip, sp, lr, pc}
    3c58:	ldmdaeq	r4!, {r0, r2, r8, ip, sp, lr, pc}
    3c5c:	ldcle	6, cr4, [r7, #-248]	; 0xffffff08
    3c60:	ldrtmi	r6, [fp], #-2731	; 0xfffff555
    3c64:			; <UNDEFINED> instruction: 0xb1796899
    3c68:	stmdblt	r2, {r1, r3, r5, r7, r8, r9, fp, sp, lr}^
    3c6c:			; <UNDEFINED> instruction: 0x4649685a
    3c70:	strbmi	r6, [r0], -r3, lsr #16
    3c74:	mcr2	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    3c78:	ldrtmi	r6, [fp], #-2731	; 0xfffff555
    3c7c:	ldmvs	sl, {r0, r3, r4, r7, fp, sp, lr}^
    3c80:			; <UNDEFINED> instruction: 0xf7ff6d28
    3c84:	bvs	1ac3608 <ftello64@plt+0x1ac0b08>
    3c88:	ldrcc	r3, [r4, -r1, lsl #12]
    3c8c:	sfmle	f4, 2, [r7], #712	; 0x2c8
    3c90:	blmi	ad6548 <ftello64@plt+0xad3a48>
    3c94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3c98:	blls	ddd08 <ftello64@plt+0xdb208>
    3c9c:	qdaddle	r4, sl, sl
    3ca0:	andlt	r2, r5, r0
    3ca4:	svchi	0x00f0e8bd
    3ca8:			; <UNDEFINED> instruction: 0xc01cf8d5
    3cac:	svceq	0x0000f1bc
    3cb0:			; <UNDEFINED> instruction: 0xf8dfddee
    3cb4:			; <UNDEFINED> instruction: 0xf105a094
    3cb8:			; <UNDEFINED> instruction: 0xf8df0834
    3cbc:			; <UNDEFINED> instruction: 0xf1059090
    3cc0:	ldrbtmi	r0, [sl], #1592	; 0x638
    3cc4:	bvs	ad50b0 <ftello64@plt+0xad25b0>
    3cc8:	blne	11fe60c <ftello64@plt+0x11fbb0c>
    3ccc:	ldrbmi	r6, [fp], #-2985	; 0xfffff457
    3cd0:	andeq	lr, r5, #3457024	; 0x34c000
    3cd4:	ldmdblt	r9!, {r3, r4, r6, r7, r8, ip, sp, pc}
    3cd8:	strbmi	r6, [r0], -r3, lsr #16
    3cdc:			; <UNDEFINED> instruction: 0xf7ff4631
    3ce0:	bvs	b0343c <ftello64@plt+0xb0093c>
    3ce4:	ldmdbvs	r8, {r0, r1, r3, r4, r6, sl, lr}^
    3ce8:	ldmdblt	r1, {r0, r3, r5, r6, r7, r8, r9, fp, sp, lr}
    3cec:	stmdavs	r9, {r1, r3, r4, sp, lr, pc}
    3cf0:	stmdavs	fp, {r0, r6, r7, r8, ip, sp, pc}^
    3cf4:			; <UNDEFINED> instruction: 0xd1fa4298
    3cf8:	tstcc	r8, r8, lsr #26
    3cfc:			; <UNDEFINED> instruction: 0xf7ff2208
    3d00:			; <UNDEFINED> instruction: 0xf8d5fe21
    3d04:	smladcc	r1, ip, r0, ip
    3d08:	cfldr64le	mvdx4, [ip], {188}	; 0xbc
    3d0c:	stmdbcs	r0, {r6, r7, r8, r9, sl, sp, lr, pc}
    3d10:			; <UNDEFINED> instruction: 0xf1a2d1f9
    3d14:	ldrtmi	r0, [r1], -r8, lsl #6
    3d18:			; <UNDEFINED> instruction: 0xf7ff4640
    3d1c:			; <UNDEFINED> instruction: 0xf8d5fdb7
    3d20:			; <UNDEFINED> instruction: 0xe7f0c01c
    3d24:	andcs	pc, r7, #64, 4
    3d28:			; <UNDEFINED> instruction: 0x46484651
    3d2c:	stc2	0, cr15, [r4, #-32]	; 0xffffffe0
    3d30:			; <UNDEFINED> instruction: 0xc01cf8d5
    3d34:			; <UNDEFINED> instruction: 0xf7fee7e7
    3d38:	svclt	0x0000ebb0
    3d3c:	andeq	r5, r2, lr, asr #5
    3d40:	strdeq	r0, [r0], -r4
    3d44:	andeq	r5, r2, ip, lsr r0
    3d48:	andeq	r1, r1, r2, asr r5
    3d4c:	andeq	r1, r1, r8, ror #10
    3d50:	mvnsmi	lr, #737280	; 0xb4000
    3d54:	sfmvs	f2, 4, [r5, #-80]	; 0xffffffb0
    3d58:	tstcs	r0, r6, lsl #12
    3d5c:			; <UNDEFINED> instruction: 0xf7ff4628
    3d60:	stmiavs	fp!, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    3d64:	cmple	r6, r0, lsl #22
    3d68:	andcs	r6, r1, #172, 16	; 0xac0000
    3d6c:	andcc	lr, r2, #3227648	; 0x314000
    3d70:	stccs	8, cr6, [r0], {45}	; 0x2d
    3d74:	ldccs	0, cr13, [r3, #-396]	; 0xfffffe74
    3d78:	blvs	fecba340 <ftello64@plt+0xfecb7840>
    3d7c:	vrhadd.s8	<illegal reg q13.5>, q4, q5
    3d80:			; <UNDEFINED> instruction: 0xf6c00956
    3d84:	strtmi	r0, [r0], -r0, lsl #18
    3d88:	bl	1441d88 <ftello64@plt+0x143f288>
    3d8c:	pop	{r3, r6, r9, sl, lr}
    3d90:			; <UNDEFINED> instruction: 0xf10683f8
    3d94:			; <UNDEFINED> instruction: 0xf1060138
    3d98:			; <UNDEFINED> instruction: 0x462b0034
    3d9c:	ldc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
    3da0:	ldrsbtls	pc, [r8], -r6	; <UNPREDICTABLE>
    3da4:	svceq	0x0000f1b9
    3da8:	blvs	1c38554 <ftello64@plt+0x1c35a54>
    3dac:	ands	fp, r8, r8, lsl #18
    3db0:	stmdavs	r3, {r3, r4, r5, r9, sl, lr}^
    3db4:	adcmi	r1, sl, #1664	; 0x680
    3db8:	bvc	ff0b9e9c <ftello64@plt+0xff0b739c>
    3dbc:	stmdavs	r3, {r1, r5, r6, r7, sl, ip, lr}^
    3dc0:	strtmi	r8, [r3], #-2370	; 0xfffff6be
    3dc4:	ldmib	r0, {r1, r3, r4, r6, ip, sp, lr}^
    3dc8:	strtmi	r3, [r3], #-513	; 0xfffffdff
    3dcc:	addsvc	r0, sl, r2, lsl sl
    3dd0:	andcc	lr, r1, #208, 18	; 0x340000
    3dd4:	sbcsvc	r4, sl, r3, lsr #8
    3dd8:			; <UNDEFINED> instruction: 0xf7fe6807
    3ddc:	svccs	0x0000eb28
    3de0:			; <UNDEFINED> instruction: 0xf1a5d1e6
    3de4:	andcs	r0, r0, #20, 6	; 0x50000000
    3de8:	andcs	r1, r2, r1, ror #17
    3dec:			; <UNDEFINED> instruction: 0x46226372
    3df0:	stcl	7, cr15, [ip, #-1016]!	; 0xfffffc08
    3df4:			; <UNDEFINED> instruction: 0xf7fe4628
    3df8:	strmi	lr, [r0], ip, lsr #20
    3dfc:	strtmi	fp, [sl], -r0, lsr #6
    3e00:			; <UNDEFINED> instruction: 0xf7fe4621
    3e04:	strtmi	lr, [r0], -lr, ror #21
    3e08:	bl	441e08 <ftello64@plt+0x43f308>
    3e0c:	strhi	lr, [r0, #-2502]	; 0xfffff63a
    3e10:	pop	{r3, r6, r9, sl, lr}
    3e14:	stmiavs	r8!, {r3, r4, r5, r6, r7, r8, r9, pc}
    3e18:	ldmdbeq	r6, {r3, r6, r9, ip, sp, lr, pc}^
    3e1c:	bl	1c1e1c <ftello64@plt+0x1bf31c>
    3e20:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
    3e24:	adcvs	r2, fp, r0, lsl #6
    3e28:	blmi	47ddf8 <ftello64@plt+0x47b2f8>
    3e2c:	adccs	pc, r3, #64, 4
    3e30:	ldmdami	r1, {r4, r8, fp, lr}
    3e34:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3e38:			; <UNDEFINED> instruction: 0xf7fe4478
    3e3c:			; <UNDEFINED> instruction: 0xf248ee5c
    3e40:			; <UNDEFINED> instruction: 0xf6c00956
    3e44:	strb	r0, [r3, r0, lsl #18]!
    3e48:			; <UNDEFINED> instruction: 0xf7fe4620
    3e4c:			; <UNDEFINED> instruction: 0xf7feeaf0
    3e50:	tstlt	r8, r6, ror ip
    3e54:	andeq	pc, r0, r0, asr #13
    3e58:	ldrb	r4, [r9, r1, lsl #13]
    3e5c:	vqdmulh.s<illegal width 8>	d20, d0, d7
    3e60:	stmdbmi	r7, {r0, r1, r4, r7, r9, sp}
    3e64:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    3e68:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3e6c:	mcr	7, 2, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    3e70:	andeq	r1, r1, r8, ror r4
    3e74:	ldrdeq	r1, [r1], -lr
    3e78:	andeq	r1, r1, r4, lsr #8
    3e7c:	andeq	r1, r1, r6, asr #8
    3e80:	andeq	r1, r1, ip, lsr #7
    3e84:	andeq	r1, r1, sl, ror #7
    3e88:			; <UNDEFINED> instruction: 0x460fb5f8
    3e8c:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    3e90:	andvs	r2, r4, r8, asr r1
    3e94:	ldrmi	r2, [r6], -r1
    3e98:	ldc	7, cr15, [r6], {254}	; 0xfe
    3e9c:	ldmib	sp, {r3, r6, r8, ip, sp, pc}^
    3ea0:	strmi	r1, [r3], -r6, lsl #4
    3ea4:	stmib	r3, {r5, r9, sl, lr}^
    3ea8:	eorvs	r7, fp, r0, lsl #12
    3eac:	andne	lr, r2, #3194880	; 0x30c000
    3eb0:			; <UNDEFINED> instruction: 0xf7febdf8
    3eb4:	stmdacs	r0, {r2, r6, sl, fp, sp, lr, pc}
    3eb8:			; <UNDEFINED> instruction: 0xf6c0d0fa
    3ebc:	ldcllt	0, cr0, [r8]
    3ec0:	ldrblt	fp, [r0, #-888]!	; 0xfffffc88
    3ec4:	stcvs	6, cr4, [r5, #-16]
    3ec8:	ldmib	r5, {r0, r2, r3, r4, r5, r8, ip, sp, pc}^
    3ecc:	bllt	12c4adc <ftello64@plt+0x12c1fdc>
    3ed0:	movwcs	r6, #4267	; 0x10ab
    3ed4:			; <UNDEFINED> instruction: 0xf7fe60eb
    3ed8:	bvs	83e988 <ftello64@plt+0x83be88>
    3edc:	b	fe9c1edc <ftello64@plt+0xfe9bf3dc>
    3ee0:			; <UNDEFINED> instruction: 0xf7fe6920
    3ee4:	bvs	18fe97c <ftello64@plt+0x18fbe7c>
    3ee8:	svclt	0x00c42b00
    3eec:	strtmi	r2, [lr], -r0, lsl #10
    3ef0:	bvs	fe8fb31c <ftello64@plt+0xfe8f881c>
    3ef4:	strtmi	r3, [fp], #-1537	; 0xfffff9ff
    3ef8:	ldmvs	r8, {r2, r4, r8, sl, ip, sp}
    3efc:	b	fe5c1efc <ftello64@plt+0xfe5bf3fc>
    3f00:	addsmi	r6, lr, #405504	; 0x63000
    3f04:	bvs	fe83aee0 <ftello64@plt+0xfe8383e0>
    3f08:	b	fe441f08 <ftello64@plt+0xfe43f408>
    3f0c:			; <UNDEFINED> instruction: 0xf7fe6b20
    3f10:	stmdavs	r0!, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    3f14:	b	fe2c1f14 <ftello64@plt+0xfe2bf414>
    3f18:	pop	{r5, r9, sl, lr}
    3f1c:			; <UNDEFINED> instruction: 0xf7fe4070
    3f20:	ldrbmi	fp, [r0, -r3, lsl #21]!
    3f24:	b	fe0c1f24 <ftello64@plt+0xfe0bf424>
    3f28:	ldrmi	r2, [r8], -r0, lsl #6
    3f2c:	ldrb	r6, [r2, fp, lsr #1]
    3f30:	svcmi	0x00f0e92d
    3f34:	addlt	r4, r3, r6, lsl #12
    3f38:	strmi	r2, [sp], -r0
    3f3c:	cmpcs	r8, r0, lsr r0
    3f40:	ldrmi	r2, [r8], r1
    3f44:			; <UNDEFINED> instruction: 0xf7fe9200
    3f48:	stmdacs	r0, {r6, sl, fp, sp, lr, pc}
    3f4c:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
    3f50:	stmdavs	r8!, {r2, r9, sl, lr}^
    3f54:	andcc	r2, r1, r0, lsr #2
    3f58:			; <UNDEFINED> instruction: 0xf7fe61e0
    3f5c:	eorvs	lr, r0, #13824	; 0x3600
    3f60:			; <UNDEFINED> instruction: 0xf0002800
    3f64:	stmiavs	r8!, {r3, r6, r7, pc}
    3f68:	stmdacs	r0, {r5, r6, r9, sp, lr}
    3f6c:	sbchi	pc, ip, r0, asr #32
    3f70:	rscvs	r6, r0, #232, 16	; 0xe80000
    3f74:			; <UNDEFINED> instruction: 0xf0402800
    3f78:			; <UNDEFINED> instruction: 0xf10580b7
    3f7c:	tstcs	r0, r0, lsl r2
    3f80:			; <UNDEFINED> instruction: 0xf7ff4620
    3f84:	pkhbtmi	pc, r1, r7, lsl #25	; <UNPREDICTABLE>
    3f88:			; <UNDEFINED> instruction: 0xf0402800
    3f8c:	stmdavs	fp!, {r0, r3, r4, r7, pc}^
    3f90:			; <UNDEFINED> instruction: 0xf0402b00
    3f94:			; <UNDEFINED> instruction: 0xf04f8082
    3f98:	stmibvs	r3!, {r0, r8, r9, fp}^
    3f9c:			; <UNDEFINED> instruction: 0xf040455b
    3fa0:	stmiavs	sl!, {r0, r2, r5, r6, r7, pc}
    3fa4:	ldrdgt	pc, [r4], -r4	; <UNPREDICTABLE>
    3fa8:	bvs	fe8f0618 <ftello64@plt+0xfe8edb18>
    3fac:			; <UNDEFINED> instruction: 0xf1052200
    3fb0:	ldrmi	r0, [r5], -r8, lsl #3
    3fb4:	andcc	r6, r1, #72, 16	; 0x480000
    3fb8:			; <UNDEFINED> instruction: 0xf8433314
    3fbc:	stmvs	r8, {r2, r4, sl, fp}
    3fc0:	stcpl	8, cr15, [r2], {3}
    3fc4:			; <UNDEFINED> instruction: 0xf8436809
    3fc8:			; <UNDEFINED> instruction: 0xf8230c08
    3fcc:	stmdbcs	r0, {r2, sl, fp, ip, lr}
    3fd0:	ldrmi	sp, [r4, #496]	; 0x1f0
    3fd4:	adcshi	pc, r7, r0, asr #32
    3fd8:	blcs	1eb6c <ftello64@plt+0x1c06c>
    3fdc:	blvs	8bb408 <ftello64@plt+0x8b8908>
    3fe0:	ldrmi	r2, [r8], -r0, lsl #6
    3fe4:			; <UNDEFINED> instruction: 0xf8423a04
    3fe8:	movwcc	r0, #7940	; 0x1f04
    3fec:	addmi	r6, fp, #921600	; 0xe1000
    3ff0:	movwcs	sp, #3065	; 0xbf9
    3ff4:	addvs	pc, r0, pc, asr #8
    3ff8:			; <UNDEFINED> instruction: 0xf10464e3
    3ffc:	stmib	r4, {r6, r8, sl}^
    4000:			; <UNDEFINED> instruction: 0xf7fe3010
    4004:	strtvs	lr, [r0], #2342	; 0x926
    4008:			; <UNDEFINED> instruction: 0xf0002800
    400c:	bls	3242fc <ftello64@plt+0x3217fc>
    4010:	strtmi	r2, [r0], -r2, lsl #2
    4014:			; <UNDEFINED> instruction: 0xf7ff6525
    4018:	strmi	pc, [r1], fp, ror #25
    401c:	cmple	pc, r0, lsl #16
    4020:			; <UNDEFINED> instruction: 0xf1046d23
    4024:			; <UNDEFINED> instruction: 0xf1040a34
    4028:			; <UNDEFINED> instruction: 0x461a0b38
    402c:	blvs	fe8e8c38 <ftello64@plt+0xfe8e6138>
    4030:	ldrdls	pc, [r0], -r2
    4034:	rsbsle	r2, pc, r0, lsl #22
    4038:	bcs	1e9c8 <ftello64@plt+0x1bec8>
    403c:	strcs	sp, [r0, #-3346]	; 0xfffff2ee
    4040:	stmdblt	r3!, {r0, r1, r5, r7, r8, r9, fp, sp, lr}^
    4044:	bvs	fe88cc9c <ftello64@plt+0xfe88a19c>
    4048:	vqrdmulh.s<illegal width 8>	d15, d5, d3
    404c:			; <UNDEFINED> instruction: 0x46504659
    4050:	ldmpl	r3, {r0, r1, r2, r4, r6, r7, fp, ip}^
    4054:	strbmi	r6, [fp], #-2170	; 0xfffff786
    4058:	ldc2	7, cr15, [r8], {255}	; 0xff
    405c:	strcc	r6, [r1, #-2658]	; 0xfffff59e
    4060:	blle	ffb54abc <ftello64@plt+0xffb51fbc>
    4064:	strne	lr, [r0, #-2525]	; 0xfffff623
    4068:	strtmi	r4, [r8], -r2, asr #12
    406c:	stc2l	7, cr15, [sl], #-1020	; 0xfffffc04
    4070:	blcs	1ef04 <ftello64@plt+0x1c404>
    4074:			; <UNDEFINED> instruction: 0x4620d050
    4078:	mcr2	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    407c:	strmi	r6, [r1], r5, ror #23
    4080:	movwcs	fp, #2821	; 0xb05
    4084:			; <UNDEFINED> instruction: 0xf1b963e3
    4088:			; <UNDEFINED> instruction: 0xd1260f00
    408c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4090:			; <UNDEFINED> instruction: 0x46486034
    4094:	pop	{r0, r1, ip, sp, pc}
    4098:			; <UNDEFINED> instruction: 0xf1058ff0
    409c:			; <UNDEFINED> instruction: 0xf04f074c
    40a0:	and	r0, r3, r1, lsl #22
    40a4:	svccs	0x0000683f
    40a8:	svcge	0x0077f43f
    40ac:			; <UNDEFINED> instruction: 0x463a4659
    40b0:			; <UNDEFINED> instruction: 0xf10b4620
    40b4:			; <UNDEFINED> instruction: 0xf7ff0b01
    40b8:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    40bc:			; <UNDEFINED> instruction: 0x4681d0f2
    40c0:	cmplt	r5, r5, ror #23
    40c4:	stmdavs	sp!, {r3, r5, r9, sl, lr}
    40c8:	ldmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40cc:	mvnsle	r2, r0, lsl #26
    40d0:	mvnvs	r2, #0, 6
    40d4:	svceq	0x0000f1b9
    40d8:			; <UNDEFINED> instruction: 0x4620d0d8
    40dc:	mrc2	7, 7, pc, cr0, cr15, {7}
    40e0:	andlt	r4, r3, r8, asr #12
    40e4:	svchi	0x00f0e8bd
    40e8:			; <UNDEFINED> instruction: 0xf7fe2104
    40ec:			; <UNDEFINED> instruction: 0x6320eb6e
    40f0:			; <UNDEFINED> instruction: 0xf47f2800
    40f4:			; <UNDEFINED> instruction: 0xf7feaf42
    40f8:	strmi	lr, [r1], r2, lsr #22
    40fc:	cmple	r3, r0, lsl #16
    4100:	vstrcs	d6, [r0, #-916]	; 0xfffffc6c
    4104:			; <UNDEFINED> instruction: 0xe7c1d1de
    4108:			; <UNDEFINED> instruction: 0xf7fe2114
    410c:	adcvs	lr, r0, #96256	; 0x17800
    4110:			; <UNDEFINED> instruction: 0xf47f2800
    4114:	strb	sl, [lr, sp, lsr #30]!
    4118:	ldrbmi	r6, [r9], -fp, lsr #16
    411c:	andcs	r4, ip, #80, 12	; 0x5000000
    4120:	movweq	lr, #39843	; 0x9ba3
    4124:	blx	fecc212a <ftello64@plt+0xfecbf62a>
    4128:			; <UNDEFINED> instruction: 0xf7ff4620
    412c:	blvs	ff983978 <ftello64@plt+0xff980e78>
    4130:	stccs	6, cr4, [r0, #-516]	; 0xfffffdfc
    4134:	str	sp, [r4, r6, asr #3]!
    4138:	andcs	r4, r8, #78643200	; 0x4b00000
    413c:			; <UNDEFINED> instruction: 0x46504659
    4140:	blx	fe942146 <ftello64@plt+0xfe93f646>
    4144:	blmi	4bdf2c <ftello64@plt+0x4bb42c>
    4148:	sbcsvc	pc, ip, #1325400064	; 0x4f000000
    414c:	ldmdami	r2, {r0, r4, r8, fp, lr}
    4150:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4154:	ldrbtmi	r3, [r8], #-808	; 0xfffffcd8
    4158:	stcl	7, cr15, [ip], {254}	; 0xfe
    415c:	b	ffbc215c <ftello64@plt+0xffbbf65c>
    4160:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4164:			; <UNDEFINED> instruction: 0xf6c0d095
    4168:	ldr	r0, [r2, r0, lsl #18]
    416c:	vqdmulh.s<illegal width 8>	d20, d0, d11
    4170:	stmdbmi	fp, {r0, r5, r7, r9, ip}
    4174:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    4178:	tstcc	r4, #2030043136	; 0x79000000
    417c:			; <UNDEFINED> instruction: 0xf7fe4478
    4180:	movwcs	lr, #7354	; 0x1cba
    4184:	strb	r6, [r2, -r3, ror #9]
    4188:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
    418c:	svclt	0x0000e798
    4190:	andeq	r1, r1, ip, asr r1
    4194:	andeq	r1, r1, r2, asr #1
    4198:	andeq	r1, r1, sl, lsr #2
    419c:	andeq	r1, r1, r6, lsr r1
    41a0:	muleq	r1, ip, r0
    41a4:	strdeq	r1, [r1], -r0
    41a8:	svcmi	0x00f0e92d
    41ac:			; <UNDEFINED> instruction: 0xf8df4688
    41b0:	addlt	r4, r7, r8, asr r4
    41b4:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    41b8:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
    41bc:	stmdapl	r1!, {r1, ip, pc}^
    41c0:	tstls	r5, r9, lsl #16
    41c4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    41c8:	cmpcs	r8, r5
    41cc:	andls	r2, r1, #1
    41d0:			; <UNDEFINED> instruction: 0xf7fe9303
    41d4:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    41d8:	mvnshi	pc, r0
    41dc:	strbmi	r4, [r0], -r4, lsl #12
    41e0:	b	fc21e0 <ftello64@plt+0xfbf6e0>
    41e4:	teqlt	r8, #6291456	; 0x600000
    41e8:	strtmi	r4, [sl], -fp, lsr #12
    41ec:			; <UNDEFINED> instruction: 0xf7fe4629
    41f0:	stmdacs	r1, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
    41f4:	bicshi	pc, ip, r0, asr #4
    41f8:	ldclne	8, cr1, [r3], #-220	; 0xffffff24
    41fc:			; <UNDEFINED> instruction: 0xf04f462a
    4200:			; <UNDEFINED> instruction: 0x61260c0a
    4204:			; <UNDEFINED> instruction: 0xf1a5e00b
    4208:	stmdacs	r9, {r4, r5}
    420c:	bichi	pc, r7, r0, lsl #4
    4210:	andpl	pc, r2, #12, 22	; 0x3000
    4214:			; <UNDEFINED> instruction: 0xf1a2429f
    4218:			; <UNDEFINED> instruction: 0xf0000230
    421c:	ldmdavc	sp, {r5, r7, r8, pc}
    4220:	movwcc	r4, #5657	; 0x1619
    4224:	svclt	0x00182d00
    4228:	mvnle	r2, sl, lsr sp
    422c:			; <UNDEFINED> instruction: 0xf0402d3a
    4230:			; <UNDEFINED> instruction: 0x310181b6
    4234:	andne	lr, r5, #196, 18	; 0x310000
    4238:	strcs	r2, [r0, #-769]	; 0xfffffcff
    423c:	sbcvc	pc, r8, pc, asr #8
    4240:	rsbvs	r6, r5, #-1073741768	; 0xc0000038
    4244:	stmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4248:	stmdacs	r0, {r1, r2, r9, sl, lr}
    424c:	bichi	pc, fp, r0
    4250:	strbmi	r4, [r0], -r9, lsr #12
    4254:	stm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4258:			; <UNDEFINED> instruction: 0xf0002800
    425c:	stmibmi	ip!, {r2, r3, r7, r8, pc}^
    4260:	bvs	18cdff8 <ftello64@plt+0x18cb4f8>
    4264:	smlsdxls	r0, r9, r4, r4
    4268:	rsbvs	r1, r2, #23040	; 0x5a00
    426c:			; <UNDEFINED> instruction: 0xf8464689
    4270:	and	r0, r5, r3, lsr #32
    4274:	rsbvs	r1, r1, #22784	; 0x5900
    4278:	eorvc	pc, r3, r6, asr #16
    427c:	strcc	fp, [r1, #-501]	; 0xfffffe0b
    4280:	strbmi	r4, [r0], -r9, lsr #12
    4284:	stmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4288:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    428c:	addshi	pc, r8, r0
    4290:	bls	1ec24 <ftello64@plt+0x1c124>
    4294:	mvnle	r4, #805306377	; 0x30000009
    4298:	cmncc	r4, #19922944	; 0x1300000
    429c:	movwls	r4, #1584	; 0x630
    42a0:			; <UNDEFINED> instruction: 0xf7fe0099
    42a4:	stmdacs	r0, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
    42a8:	cmphi	ip, r0	; <UNPREDICTABLE>
    42ac:	strmi	r6, [r6], -r3, ror #20
    42b0:	rsbvs	r1, r1, #22784	; 0x5900
    42b4:	eorvc	pc, r3, r6, asr #16
    42b8:	mvnle	r2, r0, lsl #26
    42bc:			; <UNDEFINED> instruction: 0xe00146bb
    42c0:	bleq	5c06c8 <ftello64@plt+0x5bdbc8>
    42c4:	ldrbmi	r4, [r8], -r9, asr #12
    42c8:	svc	0x00a6f7fd
    42cc:	sbcsle	r2, r6, r0, lsl #16
    42d0:	andle	r4, fp, r7, lsl #5
    42d4:	bleq	80708 <ftello64@plt+0x7dc08>
    42d8:	ldmible	r1!, {r3, r4, r6, r8, sl, lr}^
    42dc:	stccc	8, cr15, [r1], {16}
    42e0:	mvnle	r2, ip, lsr #22
    42e4:	stccc	8, cr15, [r2], {16}
    42e8:	rscle	r2, r9, ip, asr fp
    42ec:			; <UNDEFINED> instruction: 0xf10a4682
    42f0:			; <UNDEFINED> instruction: 0xf1000217
    42f4:	andcs	r0, r0, r6, lsl r1
    42f8:	andscc	pc, r0, r1, lsl r8	; <UNPREDICTABLE>
    42fc:	streq	pc, [r0, -r3, lsr #32]!
    4300:	svccc	0x00413b30
    4304:	svclt	0x00882b09
    4308:	ldmdble	r1!, {r0, r2, r8, r9, sl, fp, sp}
    430c:	adcsle	r2, r6, r0, lsl #16
    4310:			; <UNDEFINED> instruction: 0xf7fd3003
    4314:			; <UNDEFINED> instruction: 0x4607ef9e
    4318:	adcsle	r2, r0, r0, lsl #16
    431c:	teqeq	ip, #79	; 0x4f	; <UNPREDICTABLE>
    4320:	mvfeqdm	f7, f0
    4324:			; <UNDEFINED> instruction: 0xf10a7003
    4328:			; <UNDEFINED> instruction: 0xf8130318
    432c:	bl	38b33c <ftello64@plt+0x38883c>
    4330:			; <UNDEFINED> instruction: 0xf1a10b00
    4334:			; <UNDEFINED> instruction: 0xf0210230
    4338:			; <UNDEFINED> instruction: 0xf1aa0a20
    433c:	sbcslt	r0, r2, #266240	; 0x41000
    4340:	svclt	0x00882a09
    4344:	svceq	0x0005f1ba
    4348:			; <UNDEFINED> instruction: 0xf04fbf94
    434c:			; <UNDEFINED> instruction: 0xf04f0a01
    4350:	ldmdble	r9, {r9, fp}
    4354:	bl	1dece8 <ftello64@plt+0x1dc1e8>
    4358:			; <UNDEFINED> instruction: 0xf04f020b
    435c:			; <UNDEFINED> instruction: 0xf807013e
    4360:			; <UNDEFINED> instruction: 0xf882100b
    4364:	mrrcne	0, 0, sl, sl, cr1	; <UNPREDICTABLE>
    4368:			; <UNDEFINED> instruction: 0xf8466262
    436c:	str	r7, [r6, r3, lsr #32]
    4370:	andscc	pc, r0, r2, lsl r8	; <UNPREDICTABLE>
    4374:	streq	pc, [r0, -r3, lsr #32]!
    4378:	svccc	0x00413b30
    437c:	svclt	0x00882b09
    4380:	stmiale	r3, {r0, r2, r8, r9, sl, fp, sp}^
    4384:	ldr	r3, [r7, r1]!
    4388:	svclt	0x009c2939
    438c:	sbcslt	r0, r1, #-2147483644	; 0x80000004
    4390:	stmdbcs	r6, {r0, r2, r8, fp, ip, lr, pc}^
    4394:	ldmdbcc	r7!, {r2, r4, r7, r8, r9, sl, fp, ip, sp, pc}
    4398:	tsteq	r9, r7, asr r9
    439c:			; <UNDEFINED> instruction: 0xf813b2c9
    43a0:	bcs	e4f3ac <ftello64@plt+0xe4c8ac>
    43a4:	bcc	c3421c <ftello64@plt+0xc3171c>
    43a8:	stmdble	r4, {r1, r4, r6, r7, r9, ip, sp, pc}
    43ac:	svclt	0x00942a46
    43b0:	bcc	15d2c94 <ftello64@plt+0x15d0194>
    43b4:	strmi	fp, [sl], #-722	; 0xfffffd2e
    43b8:			; <UNDEFINED> instruction: 0xf8003302
    43bc:	ldr	r2, [r4, r1, lsl #30]!
    43c0:			; <UNDEFINED> instruction: 0x21202301
    43c4:	stmibvs	r0!, {r0, r1, r5, r6, r7, r9, sp, lr}^
    43c8:	ldmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    43cc:	eorvs	r2, r0, #20, 2
    43d0:			; <UNDEFINED> instruction: 0xf7fe6a60
    43d4:	strdcs	lr, [r4, -sl]
    43d8:	bvs	ff81ce60 <ftello64@plt+0xff81a360>
    43dc:	ldmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    43e0:			; <UNDEFINED> instruction: 0x63206a22
    43e4:			; <UNDEFINED> instruction: 0xf0002a00
    43e8:	blx	fec246b8 <ftello64@plt+0xfec21bb8>
    43ec:	bvs	fe902df4 <ftello64@plt+0xfe9002f4>
    43f0:	bne	16bed34 <ftello64@plt+0x16bc234>
    43f4:	svclt	0x00142b00
    43f8:	movwcs	r4, #5715	; 0x1653
    43fc:			; <UNDEFINED> instruction: 0xf0402b00
    4400:	stmdals	r1, {r1, r2, r5, r7, pc}
    4404:	stmdavs	r7, {r0, fp, sp, lr}^
    4408:	stmiavs	r0, {r0, r2, r7, fp, sp, lr}^
    440c:	subsvs	r6, r7, r1, lsl r0
    4410:	stmdals	r1, {r4, r6, r7, sp, lr}
    4414:	stmdbvs	r1, {r0, r2, r4, r7, sp, lr}
    4418:	ldmib	r4, {r0, r4, r8, sp, lr}^
    441c:	stmdbcs	r0, {r3, r8, sp}
    4420:	orrshi	r6, r3, #-1073741804	; 0xc0000014
    4424:	bvs	fe97b884 <ftello64@plt+0xfe978d84>
    4428:	stmibeq	r1, {r1, r2, r8, r9, fp, sp, lr, pc}
    442c:			; <UNDEFINED> instruction: 0x4637469a
    4430:	ldrcc	r6, [r4, #-2107]	; 0xfffff7c5
    4434:	stccc	8, cr15, [ip], {69}	; 0x45
    4438:	bleq	14259c <ftello64@plt+0x13fa9c>
    443c:	stmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4440:			; <UNDEFINED> instruction: 0xf84545b9
    4444:			; <UNDEFINED> instruction: 0xf8470c08
    4448:			; <UNDEFINED> instruction: 0xf825ac04
    444c:			; <UNDEFINED> instruction: 0xf805ac04
    4450:	mvnle	sl, r2, lsl #24
    4454:			; <UNDEFINED> instruction: 0xf1044630
    4458:			; <UNDEFINED> instruction: 0xf7fd0540
    445c:	blvs	8c0404 <ftello64@plt+0x8bd904>
    4460:	vst2.8	{d18-d21}, [pc], r0
    4464:	andsvs	r6, r3, r0, lsl #1
    4468:	strbtvs	r6, [r3], #1059	; 0x423
    446c:			; <UNDEFINED> instruction: 0xf7fd6460
    4470:	strtvs	lr, [r0], #3824	; 0xef0
    4474:			; <UNDEFINED> instruction: 0xf0002800
    4478:	bls	e474c <ftello64@plt+0xe1c4c>
    447c:	strtmi	r2, [r0], -r3, lsl #2
    4480:			; <UNDEFINED> instruction: 0xf7ff6525
    4484:			; <UNDEFINED> instruction: 0x4607fab5
    4488:	eorle	r2, sp, r0, lsl #16
    448c:	vstrcs	d6, [r0, #-916]	; 0xfffffc6c
    4490:			; <UNDEFINED> instruction: 0x2600d056
    4494:	stmdavs	sp!, {r3, r5, r9, sl, lr}
    4498:	svc	0x00c8f7fd
    449c:	mvnsle	r2, r0, lsl #26
    44a0:	orrlt	r6, r6, r5, ror #7
    44a4:	blcs	1ee38 <ftello64@plt+0x1c338>
    44a8:			; <UNDEFINED> instruction: 0xf1a6dd0a
    44ac:	strcs	r0, [r0, #-2052]	; 0xfffff7fc
    44b0:	svceq	0x0004f858
    44b4:			; <UNDEFINED> instruction: 0xf7fd3501
    44b8:	bvs	19003a8 <ftello64@plt+0x18fd8a8>
    44bc:	lfmle	f4, 2, [r7], #684	; 0x2ac
    44c0:			; <UNDEFINED> instruction: 0xf7fd4630
    44c4:	svccs	0x0000efb4
    44c8:	blls	b89b8 <ftello64@plt+0xb5eb8>
    44cc:	andsvs	r2, ip, r0, lsl #14
    44d0:	blmi	1396e18 <ftello64@plt+0x1394318>
    44d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    44d8:	blls	15e548 <ftello64@plt+0x15ba48>
    44dc:	cmnle	r6, sl, asr r0
    44e0:	andlt	r4, r7, r8, lsr r6
    44e4:	svchi	0x00f0e8bd
    44e8:			; <UNDEFINED> instruction: 0xf1046d25
    44ec:	blvs	fe8c69c4 <ftello64@plt+0xfe8c3ec4>
    44f0:	beq	e40908 <ftello64@plt+0xe3de08>
    44f4:	stmdblt	fp!, {r0, r1, r2, r3, r5, fp, sp, lr}
    44f8:	andcs	r4, r8, #61865984	; 0x3b00000
    44fc:			; <UNDEFINED> instruction: 0x46484651
    4500:			; <UNDEFINED> instruction: 0xf9c4f7ff
    4504:	strbmi	sl, [r0], -r4, lsl #18
    4508:	b	18c2508 <ftello64@plt+0x18bfa08>
    450c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    4510:			; <UNDEFINED> instruction: 0x4601d055
    4514:	strtmi	r9, [r8], -r4, lsl #20
    4518:	blx	54251c <ftello64@plt+0x53fa1c>
    451c:	ldmdblt	r3!, {r0, r1, r5, r7, r8, r9, fp, sp, lr}
    4520:	ldrbmi	r6, [r1], -fp, lsr #16
    4524:	andcs	r4, ip, #72, 12	; 0x4800000
    4528:			; <UNDEFINED> instruction: 0xf7ff1bdb
    452c:	strtmi	pc, [r0], -pc, lsr #19
    4530:	stc2	7, cr15, [lr], {255}	; 0xff
    4534:	strmi	r6, [r7], -r5, ror #23
    4538:			; <UNDEFINED> instruction: 0xd1aa2d00
    453c:	sbcle	r2, r4, r0, lsl #30
    4540:			; <UNDEFINED> instruction: 0xf7ff4620
    4544:	bls	c3840 <ftello64@plt+0xc0d40>
    4548:	andsvs	r2, r3, r0, lsl #6
    454c:	vabd.s8	q15, q12, q0
    4550:			; <UNDEFINED> instruction: 0xf6c00756
    4554:	blvs	ff94615c <ftello64@plt+0xff94365c>
    4558:	orrsle	r2, fp, r0, lsl #26
    455c:	stmdavc	sp, {r1, r5, r7, r8, r9, sl, sp, lr, pc}^
    4560:			; <UNDEFINED> instruction: 0xe6634639
    4564:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4568:			; <UNDEFINED> instruction: 0xf047b287
    456c:	stmdacs	r0, {r8, r9, sl, sp, lr}
    4570:			; <UNDEFINED> instruction: 0x4607d1f1
    4574:	blvs	ff97e538 <ftello64@plt+0xff97ba38>
    4578:			; <UNDEFINED> instruction: 0xf6c02780
    457c:	stccs	7, cr0, [r0, #-0]
    4580:	bvs	18f8ba8 <ftello64@plt+0x18f60a8>
    4584:	svclt	0x00c42b00
    4588:			; <UNDEFINED> instruction: 0xf6c02780
    458c:	stcle	7, cr0, [ip], {0}
    4590:			; <UNDEFINED> instruction: 0x27804630
    4594:	svc	0x004af7fd
    4598:	streq	pc, [r0, -r0, asr #13]
    459c:			; <UNDEFINED> instruction: 0x4630e7d0
    45a0:			; <UNDEFINED> instruction: 0xf7fd2701
    45a4:			; <UNDEFINED> instruction: 0xf6c0ef44
    45a8:	movwcs	r0, #1792	; 0x700
    45ac:	str	r6, [pc, r3, lsr #2]
    45b0:	smladxcs	r1, r0, r6, r4
    45b4:	svc	0x003af7fd
    45b8:	streq	pc, [r0, -r0, asr #13]
    45bc:	blvs	ff97e3e4 <ftello64@plt+0xff97b8e4>
    45c0:			; <UNDEFINED> instruction: 0xf6c02701
    45c4:	stccs	7, cr0, [r0, #-0]
    45c8:	svcge	0x0064f47f
    45cc:			; <UNDEFINED> instruction: 0xf7fde7b8
    45d0:			; <UNDEFINED> instruction: 0xf7feef64
    45d4:			; <UNDEFINED> instruction: 0xb108e8b4
    45d8:	andeq	pc, r0, r0, asr #13
    45dc:	ldrb	r4, [r7, -r7, lsl #12]!
    45e0:	strbtvs	r2, [r3], #769	; 0x301
    45e4:			; <UNDEFINED> instruction: 0xf7fee749
    45e8:	blvs	ff97e898 <ftello64@plt+0xff97bd98>
    45ec:	addlt	fp, r0, #48, 2
    45f0:	strvs	pc, [r0, -r0, asr #32]
    45f4:			; <UNDEFINED> instruction: 0xf47f2d00
    45f8:	str	sl, [r1, sp, asr #30]!
    45fc:	stccs	6, cr4, [r0, #-220]	; 0xffffff24
    4600:	svcge	0x0048f47f
    4604:	svclt	0x0000e761
    4608:	andeq	r4, r2, r6, lsl fp
    460c:	strdeq	r0, [r0], -r4
    4610:	andeq	r1, r1, r0, lsr r0
    4614:	strdeq	r4, [r2], -ip
    4618:	movweq	lr, #2512	; 0x9d0
    461c:	ldrbmi	r6, [r0, -fp]!
    4620:	ldrdeq	lr, [r2, -r0]
    4624:	svclt	0x00004770
    4628:	blcs	7de73c <ftello64@plt+0x7dbc3c>
    462c:	stmdavs	r3, {r1, r2, r8, fp, ip, lr, pc}
    4630:			; <UNDEFINED> instruction: 0x4604b570
    4634:	blcs	62aa8 <ftello64@plt+0x5ffa8>
    4638:	ldcllt	0, cr13, [r0, #-4]!
    463c:			; <UNDEFINED> instruction: 0x460e4770
    4640:	ldc2	0, cr15, [ip], {10}
    4644:	cdpeq	8, 0, cr6, cr2, cr3, {1}
    4648:	stmdavs	r3!, {r1, r3, r4, r8, sl, ip, sp, lr}
    464c:	beq	87668 <ftello64@plt+0x84b68>
    4650:	stmdavs	r3!, {r0, r2, r3, r4, r6, r8, sl, ip, sp, lr}
    4654:	stmdavs	r3!, {r1, r3, r4, r7, r8, sl, ip, sp, lr}
    4658:	mcrcs	5, 0, r7, cr0, cr8, {6}
    465c:	stmdavs	r2!, {r0, r2, r3, r5, r6, r7, ip, lr, pc}
    4660:			; <UNDEFINED> instruction: 0xf04379d3
    4664:	bicsvc	r0, r3, r2, lsl #6
    4668:	svclt	0x0000bd70
    466c:	svcmi	0x00f0e92d
    4670:	strmi	fp, [ip], -r7, lsl #1
    4674:	andls	r9, r4, #3
    4678:	movwcs	fp, #266	; 0x10a
    467c:	blls	dc6d0 <ftello64@plt+0xd9bd0>
    4680:	andcs	fp, r0, #-1073741822	; 0xc0000002
    4684:			; <UNDEFINED> instruction: 0x4620601a
    4688:	b	f42688 <ftello64@plt+0xf3fb88>
    468c:	svccc	0x00fff1b1
    4690:	svclt	0x00084680
    4694:	svccc	0x00fff1b0
    4698:	subsle	r4, r4, r9, lsl #13
    469c:			; <UNDEFINED> instruction: 0xf7fe4620
    46a0:	strmi	lr, [r6], -r2, lsl #20
    46a4:			; <UNDEFINED> instruction: 0x46201c71
    46a8:			; <UNDEFINED> instruction: 0xf7fed034
    46ac:	mcrrne	9, 15, lr, r2, cr12	; <UNPREDICTABLE>
    46b0:	eorsle	r4, r3, r7, lsl #12
    46b4:			; <UNDEFINED> instruction: 0xf7fe4620
    46b8:			; <UNDEFINED> instruction: 0xf1b0e9f6
    46bc:			; <UNDEFINED> instruction: 0x46823fff
    46c0:	strtmi	sp, [r0], -ip, lsr #32
    46c4:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46c8:	svccc	0x00fff1b0
    46cc:	eorle	r4, r5, r3, lsl #13
    46d0:			; <UNDEFINED> instruction: 0xf7fe4620
    46d4:	mcrrne	9, 14, lr, r3, cr8	; <UNPREDICTABLE>
    46d8:	andsle	r4, pc, r5, lsl #12
    46dc:	b	10c57d0 <ftello64@plt+0x10c2cd0>
    46e0:	b	10dd300 <ftello64@plt+0x10da800>
    46e4:	b	10cd314 <ftello64@plt+0x10ca814>
    46e8:	movwls	r0, #21259	; 0x530b
    46ec:	ldmdble	r9, {r2, r8, r9, fp, sp}
    46f0:	teqle	r4, r0, lsl #16
    46f4:	andcs	r1, r1, #356	; 0x164
    46f8:			; <UNDEFINED> instruction: 0xf7fe4620
    46fc:	stmdacs	r0, {r1, r5, r7, r8, fp, sp, lr, pc}
    4700:	blls	138c60 <ftello64@plt+0x136160>
    4704:	adcsle	r2, sl, r0, lsl #22
    4708:	andsvs	r2, sl, r1, lsl #4
    470c:	blcs	2b320 <ftello64@plt+0x28820>
    4710:			; <UNDEFINED> instruction: 0xe7b8d1b7
    4714:	mcr	7, 2, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    4718:	subsle	r2, fp, r0, lsl #16
    471c:			; <UNDEFINED> instruction: 0xf7fd4620
    4720:	stmiblt	r0, {r3, r6, r9, sl, fp, sp, lr, pc}
    4724:			; <UNDEFINED> instruction: 0xf6c02542
    4728:	strtmi	r0, [r8], -r0, lsl #10
    472c:	pop	{r0, r1, r2, ip, sp, pc}
    4730:	svcne	0x00598ff0
    4734:	andcs	r4, r1, #32, 12	; 0x2000000
    4738:			; <UNDEFINED> instruction: 0xf7fe2543
    473c:			; <UNDEFINED> instruction: 0xf6c0e982
    4740:	stmdacs	r0, {r8, sl}
    4744:			; <UNDEFINED> instruction: 0xf7fdd0f1
    4748:	addlt	lr, r5, #1000	; 0x3e8
    474c:	strvs	pc, [r0, #-69]	; 0xffffffbb
    4750:	mvnle	r2, r0, lsl #16
    4754:	strtmi	r4, [r8], -r5, lsl #12
    4758:	pop	{r0, r1, r2, ip, sp, pc}
    475c:	blls	168724 <ftello64@plt+0x165c24>
    4760:	svceq	0x00a0f5b3
    4764:	blls	fab00 <ftello64@plt+0xf8000>
    4768:	stmdals	r5, {r0, r1, r4, r6, r8, r9, ip, sp, pc}
    476c:	ldcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    4770:	stmdacs	r0, {r2, ip, pc}
    4774:	stmdals	r4, {r1, r3, r4, r5, ip, lr, pc}
    4778:	stmdbls	r5, {r0, r1, r5, r9, sl, lr}
    477c:	strmi	r2, [r4], -r1, lsl #4
    4780:	subvc	r7, r7, r6
    4784:			; <UNDEFINED> instruction: 0xf8803905
    4788:	andcc	sl, r5, r2
    478c:	stclt	8, cr15, [r2], {-0}
    4790:			; <UNDEFINED> instruction: 0xf7fd7125
    4794:	stmdacs	r1, {r3, r8, r9, sl, fp, sp, lr, pc}
    4798:			; <UNDEFINED> instruction: 0xf7fdd01e
    479c:	addlt	lr, r5, #208, 30	; 0x340
    47a0:	strvs	pc, [r0, #-69]	; 0xffffffbb
    47a4:	strmi	fp, [r5], -r0, lsl #18
    47a8:			; <UNDEFINED> instruction: 0xf7fd9804
    47ac:	ldr	lr, [ip, r0, asr #28]!
    47b0:	svc	0x00c4f7fd
    47b4:	adcsle	r2, r8, r0, lsl #16
    47b8:			; <UNDEFINED> instruction: 0xf040b280
    47bc:	ldr	r6, [r4, r0, lsl #10]!
    47c0:	strtmi	r9, [r0], -r5, lsl #22
    47c4:	svcne	0x00592201
    47c8:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    47cc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    47d0:	ldr	sp, [r8, fp, lsr #1]!
    47d4:			; <UNDEFINED> instruction: 0xe7a84635
    47d8:	stmib	sp, {r0, r1, fp, sp, pc}^
    47dc:	stmdagt	r7, {r8, fp, pc}
    47e0:	blx	14c27e6 <ftello64@plt+0x14bfce6>
    47e4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    47e8:	bfc	sp, #1, #29
    47ec:	svc	0x00a6f7fd
    47f0:	adcle	r2, pc, r0, lsl #16
    47f4:	andeq	pc, r0, r0, asr #13
    47f8:	str	r4, [ip, r5, lsl #12]!
    47fc:	blmi	657064 <ftello64@plt+0x654564>
    4800:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    4804:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    4808:	strbtmi	r4, [r9], -ip, lsl #12
    480c:	movwls	r6, #6171	; 0x181b
    4810:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4814:			; <UNDEFINED> instruction: 0xff00f7ff
    4818:			; <UNDEFINED> instruction: 0xf5b19900
    481c:	ldmdale	r9, {r5, r7, r8, r9, sl, fp}
    4820:	andcs	r4, r1, #36700160	; 0x2300000
    4824:	mcr	7, 5, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    4828:	svclt	0x00082801
    482c:	mrsle	r2, (UNDEF: 9)
    4830:	blmi	31706c <ftello64@plt+0x31456c>
    4834:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4838:	blls	5e8a8 <ftello64@plt+0x5bda8>
    483c:	qaddle	r4, sl, sp
    4840:	ldclt	0, cr11, [r0, #-8]
    4844:	svc	0x007af7fd
    4848:	rscsle	r2, r1, r0, lsl #16
    484c:			; <UNDEFINED> instruction: 0xf040b280
    4850:	strb	r6, [sp, r0]!
    4854:			; <UNDEFINED> instruction: 0xf6c02043
    4858:	strb	r0, [r9, r0]!
    485c:	mrc	7, 0, APSR_nzcv, cr12, cr13, {7}
    4860:	ldrdeq	r4, [r2], -r0
    4864:	strdeq	r0, [r0], -r4
    4868:	muleq	r2, ip, r4
    486c:			; <UNDEFINED> instruction: 0xc090f8df
    4870:	ldrblt	r4, [r0, #2852]!	; 0xb24
    4874:	strdlt	r4, [fp], ip
    4878:	cdpge	7, 0, cr2, cr1, cr0, {1}
    487c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    4880:	strmi	r4, [r5], -ip, lsl #12
    4884:			; <UNDEFINED> instruction: 0x4630463a
    4888:	ldmdavs	fp, {r8, sp}
    488c:			; <UNDEFINED> instruction: 0xf04f9309
    4890:			; <UNDEFINED> instruction: 0xf7fd0300
    4894:	vrecps.f32	d30, d16, d4
    4898:			; <UNDEFINED> instruction: 0xf88d1301
    489c:			; <UNDEFINED> instruction: 0xf8ad7007
    48a0:	tstlt	r4, r8
    48a4:			; <UNDEFINED> instruction: 0xf88d2302
    48a8:	andcs	r3, r0, fp
    48ac:	movtcs	pc, #45636	; 0xb244	; <UNPREDICTABLE>
    48b0:	cmpvs	r8, #1610612748	; 0x6000000c	; <UNPREDICTABLE>
    48b4:			; <UNDEFINED> instruction: 0xf7fd9303
    48b8:	strtmi	lr, [fp], -ip, lsr #27
    48bc:			; <UNDEFINED> instruction: 0x21202201
    48c0:	ldrtmi	r4, [r0], -r4, lsl #12
    48c4:	stmib	sp, {r2, r5, r9, fp, ip, sp, pc}^
    48c8:			; <UNDEFINED> instruction: 0xf7fd4405
    48cc:	stmdacs	r1, {r2, r4, r6, r9, sl, fp, sp, lr, pc}
    48d0:	andcs	fp, r0, r8, lsl #30
    48d4:	bmi	338d00 <ftello64@plt+0x336200>
    48d8:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    48dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    48e0:	subsmi	r9, sl, r9, lsl #22
    48e4:	andlt	sp, fp, r9, lsl #2
    48e8:			; <UNDEFINED> instruction: 0xf7fdbdf0
    48ec:	stmdacs	r0, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
    48f0:	addlt	sp, r0, #241	; 0xf1
    48f4:	andvs	pc, r0, r0, asr #32
    48f8:			; <UNDEFINED> instruction: 0xf7fde7ed
    48fc:	svclt	0x0000edce
    4900:	andeq	r4, r2, ip, asr r4
    4904:	strdeq	r0, [r0], -r4
    4908:	strdeq	r4, [r2], -r6
    490c:			; <UNDEFINED> instruction: 0x4606b570
    4910:	bl	30e1c <ftello64@plt+0x2e31c>
    4914:	strmi	r0, [r4], -r1, asr #11
    4918:	strcc	r6, [r8], #-2144	; 0xfffff7a0
    491c:	stc	7, cr15, [r6, #1012]	; 0x3f4
    4920:	mvnsle	r4, ip, lsr #5
    4924:	pop	{r4, r5, r9, sl, lr}
    4928:			; <UNDEFINED> instruction: 0xf7fd4070
    492c:	svclt	0x0000bd7d
    4930:	svcmi	0x00f0e92d
    4934:	bmi	1656194 <ftello64@plt+0x1653694>
    4938:	blmi	16561b4 <ftello64@plt+0x16536b4>
    493c:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
    4940:	strbtmi	r4, [r9], -pc, lsl #12
    4944:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4948:			; <UNDEFINED> instruction: 0xf04f9301
    494c:			; <UNDEFINED> instruction: 0xf7ff0300
    4950:	bls	442e4 <ftello64@plt+0x417e4>
    4954:	ldmdble	sp, {r0, r1, r2, r5, r9, fp, sp}^
    4958:	strmi	r8, [r4], -r3, asr #20
    495c:	addslt	fp, fp, #372736	; 0x5b000
    4960:	ldmdble	r7, {r0, r1, r3, r4, r8, r9, fp, sp}^
    4964:	tstcs	r0, r0, lsl #20
    4968:	bleq	40aac <ftello64@plt+0x3dfac>
    496c:	blt	10163bc <ftello64@plt+0x10138bc>
    4970:	blx	f137a <ftello64@plt+0xee87a>
    4974:	tstcc	r4, #0, 6	; <UNPREDICTABLE>
    4978:	stmdaeq	r2, {r0, r1, r4, r8, ip, sp, lr, pc}
    497c:	stmdbeq	r1, {r0, r6, r8, r9, fp, sp, lr, pc}
    4980:	svclt	0x000845cb
    4984:	movtle	r4, #21826	; 0x5542
    4988:	blt	125b514 <ftello64@plt+0x1258a14>
    498c:	vmov.i16	d15, #37632	; 0x9300
    4990:	addmi	r1, sl, #9792	; 0x2640
    4994:	strtmi	sp, [r3], #-830	; 0xfffffcc2
    4998:			; <UNDEFINED> instruction: 0x8004f8b3
    499c:			; <UNDEFINED> instruction: 0xf898fa98
    49a0:			; <UNDEFINED> instruction: 0xf888fa1f
    49a4:	svceq	0x000bf1b8
    49a8:			; <UNDEFINED> instruction: 0xf8b3d934
    49ac:	blx	fe6689bc <ftello64@plt+0xfe665ebc>
    49b0:	blx	80301c <ftello64@plt+0x80051c>
    49b4:	blx	282fe2 <ftello64@plt+0x2804e2>
    49b8:	addsmi	r1, sl, #8, 6	; 0x20000000
    49bc:	ldclne	3, cr13, [fp], #-168	; 0xffffff58
    49c0:	strbmi	sp, [pc, #-52]	; 4994 <ftello64@plt+0x1e94>
    49c4:	blx	23aa66 <ftello64@plt+0x237f66>
    49c8:	bl	10a9ec <ftello64@plt+0x107eec>
    49cc:	ldmdavs	r9, {r3, r8, r9}^
    49d0:	andeq	pc, r8, r4, asr r8	; <UNPREDICTABLE>
    49d4:	blx	fec73200 <ftello64@plt+0xfec70700>
    49d8:	blt	417e4 <ftello64@plt+0x3ece4>
    49dc:			; <UNDEFINED> instruction: 0x0c00eb01
    49e0:	strbmi	r0, [r2, #-2395]!	; 0xfffff6a5
    49e4:	ldrmi	fp, [sl], -ip, lsr #30
    49e8:	andeq	pc, r1, #67	; 0x43
    49ec:	blls	33303c <ftello64@plt+0x33053c>
    49f0:	addmi	fp, sp, #1228800	; 0x12c000
    49f4:	strtmi	sp, [r0], #-270	; 0xfffffef2
    49f8:	ldrtmi	r4, [r1], -sl, lsr #12
    49fc:	ldc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    4a00:			; <UNDEFINED> instruction: 0x1c78b940
    4a04:	strtmi	lr, [r0], #-7
    4a08:	ldrtmi	r4, [r2], -fp, lsr #12
    4a0c:			; <UNDEFINED> instruction: 0xff58f004
    4a10:	mvnsle	r2, r0, lsl #16
    4a14:	bmi	8cca1c <ftello64@plt+0x8c9f1c>
    4a18:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
    4a1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a20:	subsmi	r9, sl, r1, lsl #22
    4a24:	andlt	sp, r3, r8, lsr r1
    4a28:	svchi	0x00f0e8bd
    4a2c:	ldrmi	r9, [r9, #2829]	; 0xb0d
    4a30:	blx	fb1fa <ftello64@plt+0xf86fa>
    4a34:	strtmi	r1, [r7], #-1800	; 0xfffff8f8
    4a38:	addmi	lr, sp, #11
    4a3c:	blls	378ad4 <ftello64@plt+0x375fd4>
    4a40:	movwcc	r4, #5191	; 0x1447
    4a44:	strbmi	r9, [fp, #-781]	; 0xfffffcf3
    4a48:	bls	395e0 <ftello64@plt+0x36ae0>
    4a4c:	bleq	40b90 <ftello64@plt+0x3e090>
    4a50:	ldmdavs	r9!, {r1, r4, r7, r9, sl, lr}^
    4a54:	ldmdavs	r8!, {r8, r9, sp}
    4a58:	blt	33284 <ftello64@plt+0x30784>
    4a5c:			; <UNDEFINED> instruction: 0xf143180a
    4a60:	ldrmi	r0, [fp, #768]	; 0x300
    4a64:	ldrmi	fp, [r2, #3848]	; 0xf08
    4a68:	stmdbcs	r0, {r2, r4, r6, r7, r8, r9, ip, lr, pc}
    4a6c:	blls	338e10 <ftello64@plt+0x336310>
    4a70:	rscle	r2, r2, r0, lsl #22
    4a74:	strtmi	r4, [fp], -r0, lsr #8
    4a78:			; <UNDEFINED> instruction: 0xf0044632
    4a7c:	stmdacs	r0, {r0, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    4a80:	blls	378dfc <ftello64@plt+0x3762fc>
    4a84:			; <UNDEFINED> instruction: 0xe7c61c58
    4a88:	strtmi	r4, [sl], -r0, lsr #8
    4a8c:			; <UNDEFINED> instruction: 0xf7fd4631
    4a90:	stmdacs	r0, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}
    4a94:	ubfx	sp, r3, #3, #21
    4a98:	ldcl	7, cr15, [lr], #1012	; 0x3f4
    4a9c:	muleq	r2, r2, r3
    4aa0:	strdeq	r0, [r0], -r4
    4aa4:			; <UNDEFINED> instruction: 0x000242b6
    4aa8:			; <UNDEFINED> instruction: 0x4614b570
    4aac:	addlt	r4, r2, lr, lsl sl
    4ab0:			; <UNDEFINED> instruction: 0x460d4b1e
    4ab4:			; <UNDEFINED> instruction: 0x4669447a
    4ab8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4abc:			; <UNDEFINED> instruction: 0xf04f9301
    4ac0:			; <UNDEFINED> instruction: 0xf7ff0300
    4ac4:	stmdbls	r0, {r0, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    4ac8:	ldmdble	pc, {r0, r1, r2, r5, r8, fp, sp}	; <UNPREDICTABLE>
    4acc:	blt	16e73e0 <ftello64@plt+0x16e48e0>
    4ad0:	blcs	6f1544 <ftello64@plt+0x6eea44>
    4ad4:	bhi	baf44 <ftello64@plt+0xb8444>
    4ad8:	addslt	fp, r2, #335872	; 0x52000
    4adc:	vqrdmulh.s<illegal width 8>	d15, d2, d3
    4ae0:	ldreq	pc, [r6], -r3, lsl #2
    4ae4:	tstle	r1, #268435467	; 0x1000000b
    4ae8:	bhi	fe695afc <ftello64@plt+0xfe692ffc>
    4aec:	blx	5b343c <ftello64@plt+0x5b093c>
    4af0:	addslt	pc, r2, #134217730	; 0x8000002
    4af4:	movwle	r4, #37529	; 0x9299
    4af8:	smlatble	r7, r2, r2, r4
    4afc:			; <UNDEFINED> instruction: 0x46294430
    4b00:	ldc	7, cr15, [ip], {253}	; 0xfd
    4b04:			; <UNDEFINED> instruction: 0xf080fab0
    4b08:	and	r0, r0, r0, asr #18
    4b0c:	bmi	20cb14 <ftello64@plt+0x20a014>
    4b10:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    4b14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4b18:	subsmi	r9, sl, r1, lsl #22
    4b1c:	andlt	sp, r2, r1, lsl #2
    4b20:			; <UNDEFINED> instruction: 0xf7fdbd70
    4b24:	svclt	0x0000ecba
    4b28:	andeq	r4, r2, ip, lsl r2
    4b2c:	strdeq	r0, [r0], -r4
    4b30:			; <UNDEFINED> instruction: 0x000241be
    4b34:	svcmi	0x00f0e92d
    4b38:	bmi	8d6580 <ftello64@plt+0x8d3a80>
    4b3c:	blmi	8d63bc <ftello64@plt+0x8d38bc>
    4b40:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
    4b44:	strbtmi	r4, [r9], -sp, lsl #12
    4b48:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4b4c:			; <UNDEFINED> instruction: 0xf04f9301
    4b50:			; <UNDEFINED> instruction: 0xf7ff0300
    4b54:	stmdbls	r0, {r0, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    4b58:	stmdble	r2!, {r0, r1, r2, r5, r8, fp, sp}
    4b5c:	blt	1927474 <ftello64@plt+0x1924974>
    4b60:	lfmcs	f3, 1, [fp], {164}	; 0xa4
    4b64:	bhi	1fafe0 <ftello64@plt+0x1f84e0>
    4b68:	movwcs	r2, #532	; 0x214
    4b6c:	bleq	40cb0 <ftello64@plt+0x3e1b0>
    4b70:	adcslt	fp, pc, #520192	; 0x7f000
    4b74:	movwcs	pc, #19431	; 0x4be7	; <UNPREDICTABLE>
    4b78:	svclt	0x0008459b
    4b7c:	tstle	r0, #268435465	; 0x10000009
    4b80:			; <UNDEFINED> instruction: 0xf108b1ef
    4b84:			; <UNDEFINED> instruction: 0xf04f0814
    4b88:	strmi	r0, [r0], #2304	; 0x900
    4b8c:			; <UNDEFINED> instruction: 0x46294632
    4b90:			; <UNDEFINED> instruction: 0xf1094640
    4b94:			; <UNDEFINED> instruction: 0xf7fd0901
    4b98:			; <UNDEFINED> instruction: 0xb120ec52
    4b9c:	strtmi	r4, [r0], #1359	; 0x54f
    4ba0:			; <UNDEFINED> instruction: 0xf04fd1f4
    4ba4:	bmi	286fac <ftello64@plt+0x2844ac>
    4ba8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    4bac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4bb0:	subsmi	r9, sl, r1, lsl #22
    4bb4:	strbmi	sp, [r8], -r5, lsl #2
    4bb8:	pop	{r0, r1, ip, sp, pc}
    4bbc:			; <UNDEFINED> instruction: 0x46b98ff0
    4bc0:			; <UNDEFINED> instruction: 0xf7fde7f1
    4bc4:	svclt	0x0000ec6a
    4bc8:	andeq	r4, r2, lr, lsl #3
    4bcc:	strdeq	r0, [r0], -r4
    4bd0:	andeq	r4, r2, r6, lsr #2
    4bd4:			; <UNDEFINED> instruction: 0x4604b510
    4bd8:	stmdavs	r0, {r3, r8, fp, lr}
    4bdc:	andscc	r4, ip, r9, ror r4
    4be0:	mrc	7, 6, APSR_nzcv, cr8, cr13, {7}
    4be4:	smlatblt	r8, r0, r0, r6
    4be8:	ldclt	0, cr2, [r0, #-0]
    4bec:	stc	7, cr15, [r6, #1012]!	; 0x3f4
    4bf0:			; <UNDEFINED> instruction: 0xf6c0b108
    4bf4:			; <UNDEFINED> instruction: 0x61200000
    4bf8:	svclt	0x0000bd10
    4bfc:	andeq	r0, r1, r0, lsr #3
    4c00:	bhi	1131fc8 <ftello64@plt+0x112f4c8>
    4c04:	blt	1927420 <ftello64@plt+0x1924920>
    4c08:	lfmcs	f3, 1, [fp], {164}	; 0xa4
    4c0c:	blt	1b7b114 <ftello64@plt+0x1b78614>
    4c10:	blx	1316ce <ftello64@plt+0x12ebce>
    4c14:			; <UNDEFINED> instruction: 0xf104f405
    4c18:	ldrcc	r0, [r4], #-1302	; 0xfffffaea
    4c1c:	ldmdale	r7!, {r0, r2, r3, r7, r9, lr}
    4c20:	blt	1b5b83c <ftello64@plt+0x1b58d3c>
    4c24:	vst3.32			; <UNDEFINED> instruction: 0xf485fa14
    4c28:	stcne	13, cr1, [r5], #668	; 0x29c
    4c2c:			; <UNDEFINED> instruction: 0xd32f42b9
    4c30:	blpl	1195c48 <ftello64@plt+0x1193148>
    4c34:	blt	1d26ed0 <ftello64@plt+0x1d243d0>
    4c38:	adclt	fp, r4, #446464	; 0x6d000
    4c3c:	sfmcs	f3, 1, [fp, #-692]	; 0xfffffd4c
    4c40:	blx	17b0e2 <ftello64@plt+0x1785e2>
    4c44:	cfstrsne	mvf7, [r5, #-16]!
    4c48:			; <UNDEFINED> instruction: 0xd32142a9
    4c4c:	blpl	18b070 <ftello64@plt+0x188570>
    4c50:	blt	1da6e38 <ftello64@plt+0x1da4338>
    4c54:	adcslt	fp, r6, #64, 20	; 0x40000
    4c58:	stmdacs	r3, {r7, r9, ip, sp, pc}
    4c5c:	blx	3b0c6 <ftello64@plt+0x385c6>
    4c60:	strmi	pc, [r5], #-6
    4c64:	ldreq	pc, [r4], -r5, lsl #2
    4c68:	tstle	r1, #268435467	; 0x1000000b
    4c6c:	bcs	1ac484 <ftello64@plt+0x1a9984>
    4c70:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
    4c74:	andsvs	r6, sp, r1, lsr r0
    4c78:	bcs	1f8cb4 <ftello64@plt+0x1f61b4>
    4c7c:	addmi	sp, sl, #19
    4c80:	stmdane	sp!, {r1, r8, r9, sl, fp, ip, sp, pc}^
    4c84:	andcs	r6, r0, sp, lsl r0
    4c88:	andcs	sp, r0, r3
    4c8c:			; <UNDEFINED> instruction: 0x4770bcf0
    4c90:	ldcllt	0, cr2, [r0], #260	; 0x104
    4c94:	stmdbls	r4, {r4, r5, r6, r8, r9, sl, lr}
    4c98:	andcs	r2, r0, r4, lsl #4
    4c9c:	ldmdavs	sl, {r1, r3, sp, lr}
    4ca0:	andsvs	r3, sl, pc, lsl #4
    4ca4:	bls	13ec80 <ftello64@plt+0x13c180>
    4ca8:	andcs	r6, r0, r0, lsl r0
    4cac:			; <UNDEFINED> instruction: 0xe7f0601c
    4cb0:	ldrtlt	r2, [r0], #-2562	; 0xfffff5fe
    4cb4:	stcle	13, cr9, [fp], {2}
    4cb8:			; <UNDEFINED> instruction: 0xdc0c2a00
    4cbc:	stmdbcs	r7, {r4, r8, ip, lr, pc}
    4cc0:			; <UNDEFINED> instruction: 0x4610d911
    4cc4:	andcs	r2, r2, #-2147483647	; 0x80000001
    4cc8:	eorvs	r6, sl, r9, lsl r0
    4ccc:			; <UNDEFINED> instruction: 0x4770bc30
    4cd0:	stccs	15, cr1, [r1], {148}	; 0x94
    4cd4:	ldmdbcs	r3, {r2, fp, ip, lr, pc}
    4cd8:	strls	sp, [r2, #-2309]	; 0xfffff6fb
    4cdc:			; <UNDEFINED> instruction: 0xe78fbc30
    4ce0:	ldclt	0, cr2, [r0], #-288	; 0xfffffee0
    4ce4:	subcs	r4, r1, r0, ror r7
    4ce8:			; <UNDEFINED> instruction: 0x4770bc30
    4cec:	ldrlt	fp, [r0, #-504]!	; 0xfffffe08
    4cf0:	stmibvs	r0, {r2, r9, sl, lr}^
    4cf4:	tstlt	r8, r3, lsl #1
    4cf8:			; <UNDEFINED> instruction: 0xf8e2f7ff
    4cfc:	mvnvs	r2, r0, lsl #6
    4d00:	teqlt	r0, r0, lsr #17
    4d04:	andcs	r2, r0, #0, 10
    4d08:	strls	r2, [r0, #-768]	; 0xfffffd00
    4d0c:	stcl	7, cr15, [r6, #1012]	; 0x3f4
    4d10:	andcs	fp, r0, r0, lsr #18
    4d14:	andeq	lr, r3, r4, asr #19
    4d18:	ldclt	0, cr11, [r0, #-12]!
    4d1c:			; <UNDEFINED> instruction: 0xf7fd68a0
    4d20:	andcs	lr, r0, sl, lsr #27
    4d24:	stmib	r4, {r0, r2, r5, r7, sp, lr}^
    4d28:	andlt	r0, r3, r3
    4d2c:	eorscs	fp, r7, r0, lsr sp
    4d30:	andeq	pc, r0, r0, asr #13
    4d34:	svclt	0x00004770
    4d38:	svcmi	0x00f0e92d
    4d3c:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
    4d40:	strcs	r8, [r0], -r2, lsl #22
    4d44:	ldccs	8, cr15, [r8], {223}	; 0xdf
    4d48:	sbclt	r4, r9, sl, ror r4
    4d4c:			; <UNDEFINED> instruction: 0xf8df9302
    4d50:	tstls	r3, r4, lsl ip
    4d54:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4d58:			; <UNDEFINED> instruction: 0xf04f9347
    4d5c:	blls	1505964 <ftello64@plt+0x1502e64>
    4d60:	movwls	r9, #34328	; 0x8618
    4d64:	movwls	r9, #31573	; 0x7b55
    4d68:			; <UNDEFINED> instruction: 0xf0002800
    4d6c:			; <UNDEFINED> instruction: 0x46828579
    4d70:	strmi	r6, [r4], -r0, asr #19
    4d74:	cmplt	r8, r5, lsl #12
    4d78:	mrrc2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    4d7c:			; <UNDEFINED> instruction: 0xf8da4604
    4d80:			; <UNDEFINED> instruction: 0x460d001c
    4d84:			; <UNDEFINED> instruction: 0xf89cf7ff
    4d88:	andsvs	pc, ip, sl, asr #17
    4d8c:			; <UNDEFINED> instruction: 0x0010f8da
    4d90:			; <UNDEFINED> instruction: 0xf0402800
    4d94:			; <UNDEFINED> instruction: 0xf8da81b6
    4d98:	blcs	10dd0 <ftello64@plt+0xe2d0>
    4d9c:	ldrhi	pc, [r7, #-64]!	; 0xffffffc0
    4da0:	svceq	0x0000f1b9
    4da4:	strhi	pc, [pc], -r0
    4da8:	ldrmi	r9, [fp], r3, lsl #28
    4dac:			; <UNDEFINED> instruction: 0x461f4698
    4db0:	ldmdavs	r2!, {r0, r1, r2, r3, sp, lr, pc}^
    4db4:	bcs	1f288 <ftello64@plt+0x1c788>
    4db8:			; <UNDEFINED> instruction: 0xf04fbf18
    4dbc:			; <UNDEFINED> instruction: 0xf1b30b01
    4dc0:	svclt	0x00083fff
    4dc4:	svceq	0x0000f1b8
    4dc8:	strcc	sp, [r1, -ip]
    4dcc:	ldrmi	r3, [r9, #1584]!	; 0x630
    4dd0:	ldmdavs	r3!, {r0, r1, r3, r4, ip, lr, pc}
    4dd4:	mvnle	r2, r1, lsl fp
    4dd8:	strcs	r4, [r0], #-1616	; 0xfffff9b0
    4ddc:			; <UNDEFINED> instruction: 0xff86f7ff
    4de0:	strb	r4, [r6, r5, lsr #12]!
    4de4:	strbmi	r2, [r8], -r8, lsl #2
    4de8:	stcl	7, cr15, [lr], #1012	; 0x3f4
    4dec:	stmdacs	r0, {r7, r9, sl, lr}
    4df0:			; <UNDEFINED> instruction: 0xf7fdd1eb
    4df4:	strmi	lr, [r3], -r4, lsr #25
    4df8:	tstlt	r0, r4
    4dfc:	movweq	pc, #1728	; 0x6c0	; <UNPREDICTABLE>
    4e00:	blls	129a18 <ftello64@plt+0x126f18>
    4e04:	andscc	pc, r0, sl, asr #17
    4e08:			; <UNDEFINED> instruction: 0xf8dae0eb
    4e0c:			; <UNDEFINED> instruction: 0xf8cd3008
    4e10:	blcs	24e68 <ftello64@plt+0x22368>
    4e14:	strhi	pc, [sl, #-0]!
    4e18:	blcs	2ba34 <ftello64@plt+0x28f34>
    4e1c:	addhi	pc, r5, r0
    4e20:	strcs	r9, [r0], #-3845	; 0xfffff0fb
    4e24:	ldcne	14, cr9, [sp, #-12]!
    4e28:	andsge	pc, r0, sp, asr #17
    4e2c:			; <UNDEFINED> instruction: 0x4650e011
    4e30:	b	3c2e2c <ftello64@plt+0x3c032c>
    4e34:	eorseq	pc, r4, r5, asr #16
    4e38:			; <UNDEFINED> instruction: 0xf0002800
    4e3c:	ldrbmi	r8, [r2], -r7, asr #13
    4e40:			; <UNDEFINED> instruction: 0xf8474641
    4e44:			; <UNDEFINED> instruction: 0xf7fda034
    4e48:	strcc	lr, [r1], #-2764	; 0xfffff534
    4e4c:	strmi	r3, [r1, #1584]!	; 0x630
    4e50:			; <UNDEFINED> instruction: 0xf8d6d969
    4e54:			; <UNDEFINED> instruction: 0xf1b8800c
    4e58:	rscsle	r0, r6, r0, lsl #30
    4e5c:			; <UNDEFINED> instruction: 0xa010f8d6
    4e60:	svccc	0x00fff1ba
    4e64:			; <UNDEFINED> instruction: 0xf898d1e3
    4e68:			; <UNDEFINED> instruction: 0xf1b22000
    4e6c:	svclt	0x0018032f
    4e70:	bcs	da7c <ftello64@plt+0xaf7c>
    4e74:	movwcs	fp, #3848	; 0xf08
    4e78:			; <UNDEFINED> instruction: 0xf0002b00
    4e7c:	strbmi	r8, [r1], -r2, ror #9
    4e80:			; <UNDEFINED> instruction: 0xf8112300
    4e84:	ldrmi	r2, [r8], -r1, lsl #30
    4e88:	bcs	11a94 <ftello64@plt+0xef94>
    4e8c:	bcs	bf4af4 <ftello64@plt+0xbf1ff4>
    4e90:	strdcc	sp, [r2], -r7
    4e94:	stmdaeq	r1, {r0, r1, ip, sp, lr, pc}
    4e98:	beq	183f7dc <ftello64@plt+0x183ccdc>
    4e9c:			; <UNDEFINED> instruction: 0xf7fd4650
    4ea0:			; <UNDEFINED> instruction: 0xf845e9d8
    4ea4:	stmdacs	r0, {r2, r4, r5}
    4ea8:	ldrhi	pc, [r0], r0
    4eac:			; <UNDEFINED> instruction: 0xf84768f2
    4eb0:			; <UNDEFINED> instruction: 0xf1b8a034
    4eb4:	andle	r0, sp, r0, lsl #30
    4eb8:	blcs	e62f0c <ftello64@plt+0xe6040c>
    4ebc:	blcc	c34d34 <ftello64@plt+0xc32234>
    4ec0:	stmdble	r4, {r0, r1, r3, r4, r6, r7, r9, ip, sp, pc}
    4ec4:	svclt	0x00942b46
    4ec8:	blcc	15d3bac <ftello64@plt+0x15d10ac>
    4ecc:	andcc	fp, r1, #-1342177267	; 0xb000000d
    4ed0:	blcc	82ed8 <ftello64@plt+0x803d8>
    4ed4:	blcs	be2f28 <ftello64@plt+0xbe0428>
    4ed8:	blcs	34b40 <ftello64@plt+0x32040>
    4edc:	blcs	e791b8 <ftello64@plt+0xe766b8>
    4ee0:			; <UNDEFINED> instruction: 0x011bbf9c
    4ee4:	mvnseq	pc, #3
    4ee8:	blcs	11bb304 <ftello64@plt+0x11b8804>
    4eec:	blcc	df4d44 <ftello64@plt+0xdf2244>
    4ef0:	tsteq	fp, r7, asr fp
    4ef4:	ldmdavc	r1, {r0, r1, r3, r4, r6, r7, r9, ip, sp, pc}^
    4ef8:	svclt	0x009c2939
    4efc:	sbclt	r3, r9, #48, 18	; 0xc0000
    4f00:	stmdbcs	r6, {r2, r8, fp, ip, lr, pc}^
    4f04:	ldmdbcc	r7!, {r2, r4, r7, r8, r9, sl, fp, ip, sp, pc}
    4f08:	sbclt	r3, r9, #1425408	; 0x15c000
    4f0c:			; <UNDEFINED> instruction: 0xf800440b
    4f10:			; <UNDEFINED> instruction: 0xf8123b01
    4f14:	blcs	14b24 <ftello64@plt+0x12024>
    4f18:	blcs	bf4b80 <ftello64@plt+0xbf2080>
    4f1c:	strcc	sp, [r1], #-479	; 0xfffffe21
    4f20:	strmi	r3, [r1, #1584]!	; 0x630
    4f24:			; <UNDEFINED> instruction: 0xf8ddd895
    4f28:	movwcs	sl, #16
    4f2c:	movwls	r9, #41734	; 0xa306
    4f30:	ldmdals	r8, {r3, r4, r8, r9, fp, sp, pc}
    4f34:	bcc	44075c <ftello64@plt+0x43dc5c>
    4f38:	bcc	b432bc <ftello64@plt+0xb407bc>
    4f3c:	movwls	r4, #50299	; 0xc47b
    4f40:	bcc	a432c4 <ftello64@plt+0xa407c4>
    4f44:	movwls	r4, #54395	; 0xd47b
    4f48:	bcc	9432cc <ftello64@plt+0x9407cc>
    4f4c:	tstls	r0, #2063597568	; 0x7b000000
    4f50:			; <UNDEFINED> instruction: 0xffb6f7fe
    4f54:	cdp	2, 1, cr2, cr8, cr0, {0}
    4f58:			; <UNDEFINED> instruction: 0xf8da0a10
    4f5c:	andsls	r1, r8, #8
    4f60:	blx	fe142f66 <ftello64@plt+0xfe140466>
    4f64:	strmi	fp, [r6], -r3, lsl #5
    4f68:	eorle	r2, r7, r3, asr #22
    4f6c:	mcrcs	8, 0, r9, cr0, cr8, {0}
    4f70:	strbthi	pc, [fp], #64	; 0x40	; <UNPREDICTABLE>
    4f74:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    4f78:			; <UNDEFINED> instruction: 0xf7ff4641
    4f7c:	blls	743cb8 <ftello64@plt+0x7411b8>
    4f80:	svclt	0x009c2b1f
    4f84:			; <UNDEFINED> instruction: 0xf04f9818
    4f88:	stmdble	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    4f8c:	ldmdals	r8, {r0, r1, r8, fp, ip, sp, lr}
    4f90:	sbcsle	r2, sp, r1, lsl #22
    4f94:	bcs	2b7a4 <ftello64@plt+0x28ca4>
    4f98:	addsmi	fp, sl, #24, 30	; 0x60
    4f9c:			; <UNDEFINED> instruction: 0x4641d1d8
    4fa0:	blx	ec2fa6 <ftello64@plt+0xec04a6>
    4fa4:	blcs	1ebc1c <ftello64@plt+0x1e911c>
    4fa8:			; <UNDEFINED> instruction: 0xf8dad92c
    4fac:	stmiahi	r3, {r2, r4, sp}^
    4fb0:	blt	16f3cc0 <ftello64@plt+0x16f11c0>
    4fb4:	strle	r0, [r5, #-1947]!	; 0xfffff865
    4fb8:	bfi	r9, r8, (invalid: 16:9)
    4fbc:	movwvs	pc, #25536	; 0x63c0	; <UNPREDICTABLE>
    4fc0:	blcs	22b028 <ftello64@plt+0x228528>
    4fc4:	addshi	pc, r8, r0
    4fc8:			; <UNDEFINED> instruction: 0xf8cd46b0
    4fcc:			; <UNDEFINED> instruction: 0xf7fe8010
    4fd0:			; <UNDEFINED> instruction: 0xf8caff77
    4fd4:	blls	16501c <ftello64@plt+0x16251c>
    4fd8:			; <UNDEFINED> instruction: 0x4649b11b
    4fdc:			; <UNDEFINED> instruction: 0xf7ff4618
    4fe0:			; <UNDEFINED> instruction: 0xf8dffc95
    4fe4:			; <UNDEFINED> instruction: 0xf8df2990
    4fe8:	ldrbtmi	r3, [sl], #-2428	; 0xfffff684
    4fec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4ff0:	subsmi	r9, sl, r7, asr #22
    4ff4:	ldrthi	pc, [r6], -r0, asr #32	; <UNPREDICTABLE>
    4ff8:	sublt	r9, r9, r4, lsl #16
    4ffc:	blhi	c02f8 <ftello64@plt+0xbd7f8>
    5000:	svchi	0x00f0e8bd
    5004:	svceq	0x0000f1b9
    5008:	blls	f9368 <ftello64@plt+0xf6868>
    500c:	strls	r2, [r4], -r0, lsl #14
    5010:	movwls	r3, #37652	; 0x9314
    5014:			; <UNDEFINED> instruction: 0xf854461c
    5018:	blcs	494070 <ftello64@plt+0x491570>
    501c:	mvnshi	pc, #0, 4
    5020:			; <UNDEFINED> instruction: 0xf013e8df
    5024:			; <UNDEFINED> instruction: 0x001302b5
    5028:	mvneq	r0, ip, lsr #32
    502c:	eoreq	r0, r7, r6, lsl r1
    5030:	tsteq	r3, r7, lsr #32
    5034:	mvnseq	r0, #237	; 0xed
    5038:	adceq	r0, r1, r1, lsr #1
    503c:	orrseq	r0, lr, #1140850691	; 0x44000003
    5040:	cmpeq	sl, #-335544319	; 0xec000001
    5044:	subseq	r0, r3, r3, asr #5
    5048:	stmdavs	r5!, {r0, r1, r4, r6}
    504c:			; <UNDEFINED> instruction: 0xf0002d00
    5050:	cdpls	4, 1, cr8, cr8, cr13, {5}
    5054:	ldrtmi	r4, [r0], -r1, asr #12
    5058:	blx	ff7c305c <ftello64@plt+0xff7c055c>
    505c:	blcs	7ebcd4 <ftello64@plt+0x7e91d4>
    5060:	stmdbvc	r1, {r0, r2, r8, fp, ip, lr, pc}
    5064:	blcs	4ca98 <ftello64@plt+0x49f98>
    5068:	vrhadd.s8	d25, d0, d6
    506c:	movwcs	r8, #1109	; 0x455
    5070:	strcc	r9, [r1, -r6, lsl #6]
    5074:	ldrmi	r3, [r9, #1072]!	; 0x430
    5078:	ldr	sp, [sp, sp, asr #3]
    507c:	stccs	8, cr6, [r0, #-148]	; 0xffffff6c
    5080:	strbhi	pc, [r1], #0	; <UNPREDICTABLE>
    5084:			; <UNDEFINED> instruction: 0x46419e18
    5088:			; <UNDEFINED> instruction: 0xf7ff4630
    508c:	blls	743ba8 <ftello64@plt+0x7410a8>
    5090:	stmible	ip!, {r0, r1, r2, r3, r4, r8, r9, fp, sp}^
    5094:	vdivne.f16	s14, s22, s2	; <UNPREDICTABLE>
    5098:	tstls	r6, r1, lsl #22
    509c:	strtmi	sp, [r8], -r7, ror #17
    50a0:	bl	cc309c <ftello64@plt+0xcc059c>
    50a4:	strtmi	r9, [sl], -r6, lsl #18
    50a8:	smlatbeq	r3, r1, r1, pc	; <UNPREDICTABLE>
    50ac:			; <UNDEFINED> instruction: 0xf181fab1
    50b0:	tstls	r1, r9, asr #18
    50b4:	tstls	r0, r1, lsl #2
    50b8:	mvnscc	pc, pc, asr #32
    50bc:	ldrtmi	r4, [r0], -r3, lsl #12
    50c0:	ldc2	7, cr15, [r6], #-1020	; 0xfffffc04
    50c4:	stmdacs	r0, {r1, r2, ip, pc}
    50c8:	mcrls	0, 0, sp, cr4, cr3, {6}
    50cc:	movwls	r2, #17152	; 0x4300
    50d0:	tstlt	r3, r8, lsl #22
    50d4:	ldmdals	r8, {r0, r1, r2, r3, r4, sp, lr}
    50d8:	svceq	0x0000f1bb
    50dc:	blls	139530 <ftello64@plt+0x136a30>
    50e0:			; <UNDEFINED> instruction: 0xf0402b00
    50e4:	blls	2a6230 <ftello64@plt+0x2a3730>
    50e8:	andseq	pc, ip, sl, asr #17
    50ec:	eorcc	pc, r0, sl, asr #17
    50f0:			; <UNDEFINED> instruction: 0xf8ca9b06
    50f4:	strb	r3, [lr, -r4, lsr #32]!
    50f8:	ldmdavs	r3, {r0, r1, r2, r9, fp, ip, pc}
    50fc:	andsvs	r3, r3, r1, lsl #6
    5100:	andls	lr, r4, r6, lsr #14
    5104:	stcls	7, cr14, [r3, #-436]	; 0xfffffe4c
    5108:	svcls	0x0006ac1d
    510c:	ldmdals	r8, {r2, sp, lr, pc}
    5110:	ldrcc	r3, [r0, #-1537]!	; 0xfffff9ff
    5114:	strhtle	r4, [r2], #81	; 0x51
    5118:	blcs	1f2cc <ftello64@plt+0x1c7cc>
    511c:			; <UNDEFINED> instruction: 0x4641d0f8
    5120:	blx	1ec3124 <ftello64@plt+0x1ec0624>
    5124:	blcs	bebd9c <ftello64@plt+0xbe929c>
    5128:	bhi	10fb8f4 <ftello64@plt+0x10f8df4>
    512c:	blt	16e793c <ftello64@plt+0x16e4e3c>
    5130:	bcs	31ba4 <ftello64@plt+0x2f0a4>
    5134:	blcs	6f4d9c <ftello64@plt+0x6f229c>
    5138:			; <UNDEFINED> instruction: 0xf8d0d9e9
    513c:	ldrtmi	ip, [sl], -r0, lsr #32
    5140:	blx	fe7169cc <ftello64@plt+0xfe713ecc>
    5144:	tstls	sp, #140, 6	; 0x30000002	; <UNPREDICTABLE>
    5148:	ldrdgt	pc, [r4], -r0	; <UNPREDICTABLE>
    514c:	blx	fe71f3f4 <ftello64@plt+0xfe71c8f4>
    5150:	tstls	lr, #140, 6	; 0x30000002	; <UNPREDICTABLE>
    5154:	ldrmi	r6, [r8, fp, ror #16]
    5158:	sbcsle	r2, r8, r0, lsl #16
    515c:	ldmdals	r8, {r0, r4, r5, r7, r8, sl, lr}
    5160:	mrcge	4, 7, APSR_nzcv, cr6, cr15, {3}
    5164:	ldmdals	r8, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    5168:			; <UNDEFINED> instruction: 0xf7ff4641
    516c:	bls	743ac8 <ftello64@plt+0x740fc8>
    5170:	strmi	r2, [r4], r7, lsr #20
    5174:	cmphi	fp, #64, 4	; <UNPREDICTABLE>
    5178:	blt	1b67a94 <ftello64@plt+0x1b64f94>
    517c:	lfmcs	f3, 1, [fp, #-692]	; 0xfffffd4c
    5180:	cmphi	r5, #64, 4	; <UNPREDICTABLE>
    5184:	movwcs	r8, #2566	; 0xa06
    5188:	andscs	r4, r4, #16, 12	; 0x1000000
    518c:	tstcs	r0, r6, ror sl
    5190:	smlabteq	sl, sp, r9, lr
    5194:	blx	ff9b1c76 <ftello64@plt+0xff9af176>
    5198:	ldrtmi	r2, [r6], r5, lsl #6
    519c:			; <UNDEFINED> instruction: 0x46194610
    51a0:	movwcs	lr, #43485	; 0xa9dd
    51a4:	svclt	0x0008428b
    51a8:			; <UNDEFINED> instruction: 0xf0c04282
    51ac:	cdpcs	3, 0, cr8, cr0, cr0, {2}
    51b0:	teqhi	sp, #0	; <UNPREDICTABLE>
    51b4:	teqcs	r0, r9, lsl #22
    51b8:	ldreq	pc, [r4], -ip, lsl #2
    51bc:	bhi	fe4409e4 <ftello64@plt+0xfe43dee4>
    51c0:	blx	6a1f2 <ftello64@plt+0x676f2>
    51c4:	movwcs	r3, #263	; 0x107
    51c8:			; <UNDEFINED> instruction: 0xf8cd46b0
    51cc:			; <UNDEFINED> instruction: 0x461c9038
    51d0:			; <UNDEFINED> instruction: 0x46894676
    51d4:	adcmi	lr, r6, #3
    51d8:			; <UNDEFINED> instruction: 0xf00044a8
    51dc:	andscs	r8, r4, #-1946157056	; 0x8c000000
    51e0:	strbmi	r4, [r0], -r9, asr #12
    51e4:			; <UNDEFINED> instruction: 0xf7fd3401
    51e8:	stmdacs	r0, {r1, r3, r5, r8, fp, sp, lr, pc}
    51ec:	mcrls	1, 0, sp, cr4, cr3, {7}
    51f0:	bhi	fe440a58 <ftello64@plt+0xfe43df58>
    51f4:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
    51f8:	andls	r9, r4, sl, lsl #8
    51fc:	stmdavs	r0!, {r3, r5, r6, r8, r9, sl, sp, lr, pc}
    5200:	stmdavs	r5!, {r1, r6, r8, fp, sp, pc}^
    5204:	blt	18de2c <ftello64@plt+0x18b32c>
    5208:	ldmdals	r8, {r2, r3, r9, sp}
    520c:	strbls	fp, [r2], -sp, lsr #20
    5210:			; <UNDEFINED> instruction: 0xf7ff9543
    5214:	andls	pc, sl, pc, lsl #25
    5218:			; <UNDEFINED> instruction: 0xf47f2800
    521c:	smlsdcc	r1, r6, pc, sl	; <UNPREDICTABLE>
    5220:	ldrmi	r3, [r9, #1072]!	; 0x430
    5224:	mrcge	4, 7, APSR_nzcv, cr7, cr15, {3}
    5228:	stmdavs	r5!, {r1, r2, r6, r7, r9, sl, sp, lr, pc}^
    522c:	ldmdals	r8, {r1, r6, r8, fp, sp, pc}
    5230:	andscs	r2, r0, #4, 6	; 0x10000000
    5234:	strbls	fp, [r2, #-2605]	; 0xfffff5d3
    5238:	ldc2l	7, cr15, [ip], #-1020	; 0xfffffc04
    523c:	stmdacs	r0, {r1, r3, ip, pc}
    5240:	svcge	0x0043f47f
    5244:	ldrtcc	r3, [r0], #-1793	; 0xfffff8ff
    5248:			; <UNDEFINED> instruction: 0xf47f45b9
    524c:	ldrt	sl, [r3], r4, ror #29
    5250:	movwls	r6, #26659	; 0x6823
    5254:			; <UNDEFINED> instruction: 0xf0002b00
    5258:	cdpls	3, 1, cr8, cr8, cr3, {7}
    525c:	ldrtmi	r4, [r0], -r1, asr #12
    5260:			; <UNDEFINED> instruction: 0xf9daf7ff
    5264:	blcs	7ebedc <ftello64@plt+0x7e93dc>
    5268:	svcge	0x0001f67f
    526c:	vfnmsne.f16	s14, s20, s6	; <UNPREDICTABLE>
    5270:			; <UNDEFINED> instruction: 0xf63f2a01
    5274:	blcs	b0e6c <ftello64@plt+0xae36c>
    5278:	teqhi	r2, #0	; <UNPREDICTABLE>
    527c:	strcs	r2, [r1, #-771]	; 0xfffffcfd
    5280:	ldrcc	lr, [r1, #-2509]	; 0xfffff633
    5284:			; <UNDEFINED> instruction: 0xf7fd9806
    5288:	strmi	lr, [r1], -r0, asr #20
    528c:	teqlt	r0, lr
    5290:	vmlane.f32	s19, s6, s12
    5294:	bcs	f9c5e4 <ftello64@plt+0xf99ae4>
    5298:	ldrmi	fp, [r9], -r8, lsl #30
    529c:	ldrtmi	r9, [r0], -lr, lsl #2
    52a0:			; <UNDEFINED> instruction: 0xf7ff4641
    52a4:	bls	743990 <ftello64@plt+0x740e90>
    52a8:	strmi	r2, [r6], -r7, lsr #20
    52ac:	mrcge	6, 6, APSR_nzcv, cr15, cr15, {3}
    52b0:	blt	16e7bc4 <ftello64@plt+0x16e50c4>
    52b4:	blcs	6f1d28 <ftello64@plt+0x6ef228>
    52b8:	mrcge	6, 6, APSR_nzcv, cr9, cr15, {3}
    52bc:	blt	1267ac8 <ftello64@plt+0x1264fc8>
    52c0:	blx	f1cee <ftello64@plt+0xef1ee>
    52c4:			; <UNDEFINED> instruction: 0xf103f301
    52c8:	addmi	r0, sl, #-2147483643	; 0x80000005
    52cc:	mcrge	4, 6, pc, cr15, cr15, {7}	; <UNPREDICTABLE>
    52d0:	bpl	ff051f28 <ftello64@plt+0xff04f428>
    52d4:	blx	4f3c00 <ftello64@plt+0x4f1100>
    52d8:	ldcne	3, cr15, [r9, #516]	; 0x204
    52dc:	addmi	r9, sl, #-1073741820	; 0xc0000004
    52e0:	mcrge	4, 6, pc, cr5, cr15, {7}	; <UNPREDICTABLE>
    52e4:	ldmhi	r9, {r0, r1, sl, lr}
    52e8:	addlt	fp, r9, #299008	; 0x49000
    52ec:	stmdbcs	fp, {r2, r4, r8, ip, pc}
    52f0:	mrcge	6, 5, APSR_nzcv, cr13, cr15, {3}
    52f4:	ldmib	sp, {r0, r1, r3, r4, r6, fp, pc}^
    52f8:	blt	16c574c <ftello64@plt+0x16c2c4c>
    52fc:	tstls	r5, #-1342177271	; 0xb0000009
    5300:	movweq	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
    5304:			; <UNDEFINED> instruction: 0xf4ff429a
    5308:	blls	3b0dd8 <ftello64@plt+0x3ae2d8>
    530c:			; <UNDEFINED> instruction: 0xf0002b00
    5310:	blls	5663c4 <ftello64@plt+0x5638c4>
    5314:	adcmi	r4, fp, #42991616	; 0x2900000
    5318:	mcrge	6, 5, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    531c:	ldrlt	lr, [r6, -sp, asr #19]
    5320:	streq	pc, [r1, #-454]	; 0xfffffe3a
    5324:	ldrmi	r4, [r0], -r3, lsr #13
    5328:	eor	r9, r2, r2, lsl ip
    532c:	ldmdble	r9, {r0, r8, r9, sl, fp, sp}
    5330:	andcc	pc, ip, r6, lsl r8	; <UNPREDICTABLE>
    5334:	tstle	r5, ip, lsr fp
    5338:	blcs	8cd2c <ftello64@plt+0x8a22c>
    533c:	bl	1bb78c <ftello64@plt+0x1b8c8c>
    5340:	lfmpl	f0, 2, [r3], {12}
    5344:	tstle	sp, lr, lsr fp
    5348:	stfeqd	f7, [r1], {12}
    534c:	bl	194f5c <ftello64@plt+0x19245c>
    5350:	ldrmi	r0, [r8], -ip, lsl #6
    5354:	blls	3abb74 <ftello64@plt+0x3a9074>
    5358:			; <UNDEFINED> instruction: 0xf0044639
    535c:	stmdacs	r0, {r0, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    5360:	ldrbthi	pc, [r5], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    5364:	strcc	r9, [r1], #-2837	; 0xfffff4eb
    5368:			; <UNDEFINED> instruction: 0x4621429c
    536c:	strhi	pc, [r0], #-128	; 0xffffff80
    5370:	ldmib	sp, {r2, r3, r4, fp, ip, pc}^
    5374:	blx	4dfca <ftello64@plt+0x4b4ca>
    5378:	tstcs	r0, r3, lsl #24
    537c:	movweq	lr, #51974	; 0xcb06
    5380:	andgt	pc, ip, r6, asr r8	; <UNPREDICTABLE>
    5384:	movwcs	r6, #2143	; 0x85f
    5388:	stc2	10, cr15, [ip], {156}	; 0x9c	; <UNPREDICTABLE>
    538c:	bl	5f3c90 <ftello64@plt+0x5f1190>
    5390:			; <UNDEFINED> instruction: 0xf143020c
    5394:	addsmi	r0, r9, #0, 6
    5398:	addsmi	fp, r0, #8, 30
    539c:	mvnhi	pc, #192	; 0xc0
    53a0:	blcs	ebfec <ftello64@plt+0xe94ec>
    53a4:	svccs	0x0000d0c2
    53a8:	bichi	pc, r8, #0
    53ac:	mvnscc	pc, #12, 2
    53b0:	ldrtmi	r4, [r3], #-1594	; 0xfffff9c6
    53b4:	bcc	7d3c4 <ftello64@plt+0x7a8c4>
    53b8:	bichi	pc, r0, #0
    53bc:			; <UNDEFINED> instruction: 0xf81318e8
    53c0:	ldmdbcs	ip!, {r0, r8, r9, sl, fp, ip}
    53c4:	bcs	79ba8 <ftello64@plt+0x770a8>
    53c8:			; <UNDEFINED> instruction: 0x83b8f000
    53cc:	stfeqd	f7, [r1], {-0}
    53d0:	ldmdane	r3!, {r1, sl, lr}
    53d4:	and	r4, r2, r7, ror #12
    53d8:	adcsmi	r3, sl, #262144	; 0x40000
    53dc:			; <UNDEFINED> instruction: 0xf813d0c2
    53e0:	ldmdbcs	lr!, {r0, r8, r9, sl, fp, ip}
    53e4:	ldrmi	sp, [ip, #504]!	; 0x1f8
    53e8:	bl	fe9f96e0 <ftello64@plt+0xfe9f6be0>
    53ec:	bl	187024 <ftello64@plt+0x184524>
    53f0:	str	r0, [lr, ip, lsl #6]!
    53f4:	movwls	r6, #26659	; 0x6823
    53f8:			; <UNDEFINED> instruction: 0xf0002b00
    53fc:	lfmls	f0, 1, [r8, #-956]	; 0xfffffc44
    5400:	strtmi	r4, [r8], -r1, asr #12
    5404:			; <UNDEFINED> instruction: 0xf908f7ff
    5408:	blcs	7ec080 <ftello64@plt+0x7e9580>
    540c:	mcrge	6, 1, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    5410:	vfnmsne.f16	s14, s20, s6	; <UNPREDICTABLE>
    5414:			; <UNDEFINED> instruction: 0xf63f2a01
    5418:	blcs	b0cc8 <ftello64@plt+0xae1c8>
    541c:	rsbhi	pc, lr, #0
    5420:	strcs	r2, [r1], -r3, lsl #6
    5424:	ldrcc	lr, [r1], -sp, asr #19
    5428:			; <UNDEFINED> instruction: 0xf7fd9806
    542c:	strmi	lr, [r1], -lr, ror #18
    5430:	teqlt	r0, lr
    5434:	vmlane.f32	s19, s6, s12
    5438:	bcs	f9c788 <ftello64@plt+0xf99c88>
    543c:	ldrmi	fp, [r9], -r8, lsl #30
    5440:	strtmi	r9, [r8], -lr, lsl #2
    5444:			; <UNDEFINED> instruction: 0xf7ff4641
    5448:	bls	7437ec <ftello64@plt+0x740cec>
    544c:	strmi	r2, [r5], -r7, lsr #20
    5450:	mcrge	6, 0, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    5454:	blt	16e7d68 <ftello64@plt+0x16e5268>
    5458:	blcs	6f1ecc <ftello64@plt+0x6ef3cc>
    545c:	mcrge	6, 0, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    5460:	blt	1267c6c <ftello64@plt+0x126516c>
    5464:	blx	f1e92 <ftello64@plt+0xef392>
    5468:			; <UNDEFINED> instruction: 0xf103f301
    546c:	addmi	r0, sl, #-2147483643	; 0x80000005
    5470:	cfldrdge	mvd15, [sp, #1020]!	; 0x3fc
    5474:	bpl	ff0520cc <ftello64@plt+0xff04f5cc>
    5478:	blx	4f3da4 <ftello64@plt+0x4f12a4>
    547c:	ldcne	3, cr15, [r9, #516]	; 0x204
    5480:	addmi	r9, sl, #-1073741820	; 0xc0000004
    5484:	cfldrdge	mvd15, [r3, #1020]!	; 0x3fc
    5488:	ldmhi	r9, {r0, r1, sl, lr}
    548c:	addlt	fp, r9, #299008	; 0x49000
    5490:	stmdbcs	fp, {r0, r2, r4, r8, ip, pc}
    5494:	stclge	6, cr15, [fp, #508]!	; 0x1fc
    5498:	ldmdbls	r5, {r0, r1, r3, r4, r6, fp, pc}
    549c:	ldmdals	r3, {r0, r1, r3, r4, r6, r9, fp, ip, sp, pc}
    54a0:	tstls	r4, #-1342177271	; 0xb0000009
    54a4:	movweq	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
    54a8:			; <UNDEFINED> instruction: 0xf4ff429a
    54ac:	blls	3b0c34 <ftello64@plt+0x3ae134>
    54b0:			; <UNDEFINED> instruction: 0xf0002b00
    54b4:	blls	526220 <ftello64@plt+0x523720>
    54b8:	adcsmi	r4, r3, #51380224	; 0x3100000
    54bc:	ldclge	6, cr15, [r7, #508]	; 0x1fc
    54c0:	movweq	pc, #4549	; 0x11c5	; <UNPREDICTABLE>
    54c4:			; <UNDEFINED> instruction: 0xf8cd462e
    54c8:			; <UNDEFINED> instruction: 0x46d3b058
    54cc:			; <UNDEFINED> instruction: 0x46ca9d12
    54d0:			; <UNDEFINED> instruction: 0x461f9712
    54d4:	ands	r9, ip, r7, lsl r4
    54d8:	svceq	0x0001f1b9
    54dc:			; <UNDEFINED> instruction: 0x5d33d912
    54e0:	tstle	pc, ip, lsr fp	; <UNPREDICTABLE>
    54e4:	mvnscc	pc, #1073741826	; 0x40000002
    54e8:	stmdble	fp, {r1, r8, r9, fp, sp}
    54ec:			; <UNDEFINED> instruction: 0x5cd31932
    54f0:	svclt	0x00042b3e
    54f4:			; <UNDEFINED> instruction: 0xf1a93401
    54f8:	tstle	r3, r2, lsl #18
    54fc:	strbmi	r9, [fp, #-2830]	; 0xfffff4f2
    5500:	movthi	pc, #16384	; 0x4000	; <UNPREDICTABLE>
    5504:	strcc	r9, [r1, #-2836]	; 0xfffff4ec
    5508:	strtmi	r4, [r9], -fp, lsr #5
    550c:	teqhi	r6, #64, 4	; <UNPREDICTABLE>
    5510:	blls	56bd88 <ftello64@plt+0x569288>
    5514:	blx	6b56a <ftello64@plt+0x68a6a>
    5518:	movwcs	r0, #259	; 0x103
    551c:	ldmdapl	r4!, {r4, r5, r6, fp, ip}^
    5520:			; <UNDEFINED> instruction: 0xf8d02100
    5524:	blt	92953c <ftello64@plt+0x926a3c>
    5528:			; <UNDEFINED> instruction: 0xf989fa99
    552c:	andeq	lr, r4, r9, lsl fp
    5530:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    5534:	svclt	0x0008428b
    5538:			; <UNDEFINED> instruction: 0xf0c04282
    553c:	blls	4661c0 <ftello64@plt+0x4636c0>
    5540:	sbcle	r2, r9, r3, lsl #22
    5544:	svceq	0x0000f1b9
    5548:	rschi	pc, r4, #0
    554c:	strbmi	r1, [sl], -r3, ror #28
    5550:	and	r4, r2, r3, lsr r4
    5554:			; <UNDEFINED> instruction: 0xf0003a01
    5558:	ldmne	r8!, {r0, r2, r3, r4, r6, r7, r9, pc}^
    555c:	svcne	0x0001f813
    5560:	mvnsle	r2, ip, lsr r9
    5564:			; <UNDEFINED> instruction: 0xf0002a01
    5568:	sfmne	f0, 3, [r4], {213}	; 0xd5
    556c:	ldrtmi	r4, [r0], #-1026	; 0xfffffbfe
    5570:	and	r4, r3, r1, lsr #13
    5574:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    5578:	sbcle	r4, r3, sl, asr #10
    557c:	svccc	0x0001f810
    5580:	mvnsle	r2, lr, lsr fp
    5584:	adcsle	r4, sp, ip, asr #10
    5588:	stmdbeq	r4, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    558c:	ldmibmi	sl!, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    5590:	ldmmi	sl!, {r0, r8, r9, sl, ip, sp}^
    5594:	andmi	pc, r3, #64, 4
    5598:	ldrtcc	r4, [r0], #-1145	; 0xfffffb87
    559c:			; <UNDEFINED> instruction: 0xf0074478
    55a0:	ldrmi	pc, [r9, #2251]!	; 0x8cb
    55a4:	cfldrsge	mvf15, [r7, #-508]!	; 0xfffffe04
    55a8:	cfldr32ls	mvfx14, [r8, #-24]	; 0xffffffe8
    55ac:	blls	24ee74 <ftello64@plt+0x24c374>
    55b0:	strtmi	r4, [r8], -r1, asr #12
    55b4:	strcc	pc, [r7], -r6, lsl #22
    55b8:			; <UNDEFINED> instruction: 0xf82ef7ff
    55bc:	blcs	7ec234 <ftello64@plt+0x7e9734>
    55c0:	stmdbvc	r3, {r0, r1, r8, fp, ip, lr, pc}
    55c4:			; <UNDEFINED> instruction: 0xf0002b02
    55c8:			; <UNDEFINED> instruction: 0x4641825b
    55cc:			; <UNDEFINED> instruction: 0xf7ff4628
    55d0:	blls	743664 <ftello64@plt+0x740b64>
    55d4:			; <UNDEFINED> instruction: 0xf67f2b1f
    55d8:	stmdbvc	r3, {r2, r3, r6, r8, sl, fp, sp, pc}
    55dc:			; <UNDEFINED> instruction: 0xf47f2b03
    55e0:	strtmi	sl, [r8], -r8, asr #26
    55e4:	movwcs	sl, #2329	; 0x919
    55e8:	tstcc	sl, #3358720	; 0x334000
    55ec:			; <UNDEFINED> instruction: 0xf814f7ff
    55f0:	blcs	9ec25c <ftello64@plt+0x9e975c>
    55f4:			; <UNDEFINED> instruction: 0xf67f4605
    55f8:	stmiavs	r2, {r2, r3, r4, r5, r8, sl, fp, sp, pc}^
    55fc:	stmiavs	fp!, {r3, r4, r9, sl, lr}
    5600:	blt	48da08 <ftello64@plt+0x48af08>
    5604:	smlabteq	lr, sp, r9, lr
    5608:	andsls	fp, r2, #110592	; 0x1b000
    560c:	tstls	r1, #208, 16	; 0xd00000
    5610:	movwcs	lr, #59869	; 0xe9dd
    5614:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    5618:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    561c:	svclt	0x0008428b
    5620:			; <UNDEFINED> instruction: 0xf4ff4282
    5624:	ldmdage	sl, {r1, r2, r5, r8, sl, fp, sp, pc}
    5628:	ldmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    562c:			; <UNDEFINED> instruction: 0xf47f2800
    5630:	ldmib	sp, {r5, r8, sl, fp, sp, pc}^
    5634:	ldmdals	sl, {r0, r4, r9, ip, sp}
    5638:			; <UNDEFINED> instruction: 0xf7fc18e9
    563c:	stmdacs	r0, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    5640:	adcshi	pc, r8, #64	; 0x40
    5644:			; <UNDEFINED> instruction: 0xf7fda81b
    5648:	stmdacs	r0, {r7, fp, sp, lr, pc}
    564c:	adcshi	pc, r2, #64	; 0x40
    5650:			; <UNDEFINED> instruction: 0x101ae9dd
    5654:	stm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5658:	stmdacs	r0, {r1, r2, r3, ip, pc}
    565c:	adchi	pc, sl, #64	; 0x40
    5660:			; <UNDEFINED> instruction: 0xf7fc981b
    5664:	strmi	lr, [r5], -sl, ror #30
    5668:			; <UNDEFINED> instruction: 0xf0002800
    566c:	blls	3a6100 <ftello64@plt+0x3a3600>
    5670:			; <UNDEFINED> instruction: 0x4619461a
    5674:	b	ac3670 <ftello64@plt+0xac0b70>
    5678:	stmdacs	r0, {r0, r1, r9, sl, lr}
    567c:	addshi	pc, fp, #0
    5680:	tstcs	r0, sl, lsr #12
    5684:			; <UNDEFINED> instruction: 0xf7fc4640
    5688:	stmdacs	r0, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    568c:	sbcshi	pc, r1, #64	; 0x40
    5690:	ldmdals	ip, {r1, r6, r8, r9, fp, sp, pc}
    5694:			; <UNDEFINED> instruction: 0x46199311
    5698:	stmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    569c:	ldmdals	ip, {r1, r2, r3, ip, pc}
    56a0:	mcr	7, 4, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    56a4:	bcs	2bee4 <ftello64@plt+0x293e4>
    56a8:	addhi	pc, r5, #0
    56ac:			; <UNDEFINED> instruction: 0xf7fc4628
    56b0:	ldmdals	fp, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    56b4:	stcl	7, cr15, [r6, #1008]	; 0x3f0
    56b8:			; <UNDEFINED> instruction: 0xf7fc981a
    56bc:	blls	480eac <ftello64@plt+0x47e3ac>
    56c0:	andscs	r4, r4, #51380224	; 0x3100000
    56c4:			; <UNDEFINED> instruction: 0xf7fc4618
    56c8:	blx	fec411b8 <ftello64@plt+0xfec3e6b8>
    56cc:	stmdbeq	sp!, {r7, r8, sl, ip, sp, lr, pc}^
    56d0:			; <UNDEFINED> instruction: 0xf43f2d00
    56d4:	ldrbt	sl, [r8], #3278	; 0xcce
    56d8:	cdpcs	8, 0, cr6, cr0, cr6, {1}
    56dc:	orrhi	pc, sl, r0
    56e0:			; <UNDEFINED> instruction: 0x46419d18
    56e4:			; <UNDEFINED> instruction: 0xf7fe4628
    56e8:	blls	74554c <ftello64@plt+0x742a4c>
    56ec:			; <UNDEFINED> instruction: 0xf67f2b1f
    56f0:	stmdbvc	r3, {r6, r7, sl, fp, sp, pc}
    56f4:			; <UNDEFINED> instruction: 0xf47f2b03
    56f8:			; <UNDEFINED> instruction: 0x4630acbc
    56fc:	stmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5700:	ldrtmi	r2, [r2], -r1, lsl #2
    5704:	strmi	r9, [r3], -r1, lsl #2
    5708:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    570c:			; <UNDEFINED> instruction: 0xf7ff9500
    5710:	stmdacs	r0, {r0, r1, r2, r3, r8, fp, ip, sp, lr, pc}
    5714:	cfstrsge	mvf15, [sp], #252	; 0xfc
    5718:	bls	17ea7c <ftello64@plt+0x17bf7c>
    571c:			; <UNDEFINED> instruction: 0xf0002a00
    5720:	ldfned	f0, [r3, #-260]	; 0xfffffefc
    5724:	eorscs	pc, r7, r2, asr r8	; <UNPREDICTABLE>
    5728:	eorspl	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    572c:	sfmcs	f1, 1, [r0, #-56]	; 0xffffffc8
    5730:	orrhi	pc, r2, r0
    5734:			; <UNDEFINED> instruction: 0x46419e18
    5738:			; <UNDEFINED> instruction: 0xf7fe4630
    573c:	bls	7454f8 <ftello64@plt+0x7429f8>
    5740:			; <UNDEFINED> instruction: 0xf67f2a1f
    5744:	stmdbvc	r2, {r1, r2, r4, r7, sl, fp, sp, pc}
    5748:			; <UNDEFINED> instruction: 0xf47f2a03
    574c:	bls	3b099c <ftello64@plt+0x3ade9c>
    5750:	ldrtmi	r4, [r0], -r9, lsr #12
    5754:			; <UNDEFINED> instruction: 0xf9a8f7ff
    5758:			; <UNDEFINED> instruction: 0xf43f2800
    575c:	ldrt	sl, [r4], #3210	; 0xc8a
    5760:	stmdavs	r5!, {r0, r2, r9, fp, ip, pc}
    5764:			; <UNDEFINED> instruction: 0xf0002a00
    5768:	ldfned	f0, [r3, #-100]	; 0xffffff9c
    576c:	eorscs	pc, r7, r2, asr r8	; <UNPREDICTABLE>
    5770:	eorscc	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    5774:	sfmcs	f1, 1, [r0, #-68]	; 0xffffffbc
    5778:	bicshi	pc, r4, r0
    577c:			; <UNDEFINED> instruction: 0xf0002b00
    5780:	mrcls	1, 0, r8, cr8, cr3, {3}
    5784:	movwls	r4, #58945	; 0xe641
    5788:			; <UNDEFINED> instruction: 0xf7fe4630
    578c:	bls	7454a8 <ftello64@plt+0x7429a8>
    5790:			; <UNDEFINED> instruction: 0xf67f2a1f
    5794:	stmdbvc	r2, {r1, r2, r3, r5, r6, sl, fp, sp, pc}
    5798:			; <UNDEFINED> instruction: 0xf47f2a03
    579c:	strtmi	sl, [r8], -sl, ror #24
    57a0:	svc	0x00b2f7fc
    57a4:	bls	46c3e4 <ftello64@plt+0x4698e4>
    57a8:	pkhbtmi	r4, r4, r9, lsl #12
    57ac:			; <UNDEFINED> instruction: 0xf8cd4630
    57b0:			; <UNDEFINED> instruction: 0xf7ffc038
    57b4:	blls	3c3da0 <ftello64@plt+0x3c12a0>
    57b8:			; <UNDEFINED> instruction: 0xf43f2800
    57bc:	tstcs	r0, sl, asr ip
    57c0:	ldrtmi	r4, [r0], -sl, lsr #12
    57c4:	stmdavs	r6!, {r0, r1, r2, r4, sp, lr, pc}
    57c8:			; <UNDEFINED> instruction: 0xf0002e00
    57cc:	ldflsd	f0, [r8, #-260]	; 0xfffffefc
    57d0:	strtmi	r4, [r8], -r1, asr #12
    57d4:			; <UNDEFINED> instruction: 0xff20f7fe
    57d8:	blcs	7ec450 <ftello64@plt+0x7e9950>
    57dc:	mcrrge	6, 7, pc, r9, cr15	; <UNPREDICTABLE>
    57e0:	blcs	e3bf4 <ftello64@plt+0xe10f4>
    57e4:	cfstrdge	mvd15, [r5], {127}	; 0x7f
    57e8:			; <UNDEFINED> instruction: 0xf7fc4630
    57ec:	ldrtmi	lr, [r2], -lr, lsl #31
    57f0:	strmi	r2, [r3], -r0, lsl #2
    57f4:	tstls	r0, r8, lsr #12
    57f8:	strls	r2, [r1, #-1281]	; 0xfffffaff
    57fc:			; <UNDEFINED> instruction: 0xf898f7ff
    5800:	stmdacs	r0, {r8, sp}
    5804:	cfldrsge	mvf15, [r5], #-252	; 0xffffff04
    5808:	tstls	r4, r4, lsl #28
    580c:			; <UNDEFINED> instruction: 0xf04fe460
    5810:	movwls	r3, #17407	; 0x43ff
    5814:	bllt	ff983818 <ftello64@plt+0xff980d18>
    5818:	teqcs	r7, #4, 28	; 0x40
    581c:	movweq	pc, #1728	; 0x6c0	; <UNPREDICTABLE>
    5820:	ldrb	r9, [r5], #-772	; 0xfffffcfc
    5824:	bhi	fe44108c <ftello64@plt+0xfe43e58c>
    5828:			; <UNDEFINED> instruction: 0xf8dd9c0a
    582c:	smladxcc	r1, r8, r0, r9
    5830:	ldrmi	r2, [r9, #768]!	; 0x300
    5834:	ldrteq	pc, [r0], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    5838:			; <UNDEFINED> instruction: 0xf47f930a
    583c:			; <UNDEFINED> instruction: 0xf7ffabec
    5840:			; <UNDEFINED> instruction: 0x4618bbbb
    5844:			; <UNDEFINED> instruction: 0xf7fc9306
    5848:	blls	1c0c60 <ftello64@plt+0x1be160>
    584c:	eorseq	pc, r4, r5, asr #16
    5850:			; <UNDEFINED> instruction: 0xf0002800
    5854:	ldmvs	r2!, {r0, r1, r3, r4, r5, r7, r8, pc}^
    5858:	eorscc	pc, r4, r7, asr #16
    585c:	bllt	ec3860 <ftello64@plt+0xec0d60>
    5860:			; <UNDEFINED> instruction: 0xf6c02337
    5864:	movwls	r0, #17152	; 0x4300
    5868:	bllt	fef0386c <ftello64@plt+0xfef00d6c>
    586c:			; <UNDEFINED> instruction: 0xf7ff4650
    5870:			; <UNDEFINED> instruction: 0x9004f9b1
    5874:	stmdals	r5, {r5, r8, ip, sp, pc}
    5878:	ldcl	7, cr15, [r8, #1008]	; 0x3f0
    587c:	bllt	fec83880 <ftello64@plt+0xfec80d80>
    5880:	ldmdavs	sl, {r0, r1, r8, r9, fp, ip, pc}
    5884:	movweq	lr, #23108	; 0x5a44
    5888:	svclt	0x00182a11
    588c:			; <UNDEFINED> instruction: 0xf43f2b00
    5890:	blls	1303a4 <ftello64@plt+0x12d8a4>
    5894:	movwls	r4, #1570	; 0x622
    5898:			; <UNDEFINED> instruction: 0xf8da462b
    589c:			; <UNDEFINED> instruction: 0xf7fc0008
    58a0:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    58a4:			; <UNDEFINED> instruction: 0x81a4f040
    58a8:			; <UNDEFINED> instruction: 0xf8da9a04
    58ac:			; <UNDEFINED> instruction: 0xf7fe1008
    58b0:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    58b4:	bge	fec429b8 <ftello64@plt+0xfec3feb8>
    58b8:	stmda	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    58bc:	cmncs	lr, #48, 18	; 0xc0000
    58c0:			; <UNDEFINED> instruction: 0x461c4479
    58c4:	stmdami	pc!, {r1, r9, sl, lr}	; <UNPREDICTABLE>
    58c8:			; <UNDEFINED> instruction: 0xf0064478
    58cc:	stmdals	r5, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    58d0:	stc	7, cr15, [ip, #1008]!	; 0x3f0
    58d4:			; <UNDEFINED> instruction: 0xf6c04623
    58d8:	movwls	r0, #17152	; 0x4300
    58dc:	bllt	fe0838e0 <ftello64@plt+0xfe080de0>
    58e0:	strcs	r9, [r0, #-2566]	; 0xfffff5fa
    58e4:	ldmdavc	r2, {r1, r4, r8, sl, ip, pc}
    58e8:	svclt	0x00182a3c
    58ec:			; <UNDEFINED> instruction: 0xf47f9311
    58f0:	bls	1b0c1c <ftello64@plt+0x1ae11c>
    58f4:	andcc	r9, r1, #1140850688	; 0x44000000
    58f8:	strb	r9, [r3], #518	; 0x206
    58fc:	strcs	r9, [r0], -r6, lsl #20
    5900:	ldmdavc	r2, {r1, r4, r9, sl, ip, pc}
    5904:	svclt	0x00182a3c
    5908:			; <UNDEFINED> instruction: 0xf47f9311
    590c:	bls	1b0f48 <ftello64@plt+0x1ae448>
    5910:	andcc	r9, r1, #1140850688	; 0x44000000
    5914:	str	r9, [r7, #518]	; 0x206
    5918:			; <UNDEFINED> instruction: 0xf7fc4628
    591c:	stmdbls	r6, {r1, r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    5920:			; <UNDEFINED> instruction: 0xf1a1462a
    5924:	blx	fec45d38 <ftello64@plt+0xfec43238>
    5928:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
    592c:	tstcs	r0, r1, lsl #2
    5930:			; <UNDEFINED> instruction: 0xf04f9100
    5934:			; <UNDEFINED> instruction: 0x460331ff
    5938:			; <UNDEFINED> instruction: 0xf7fe4630
    593c:	strdls	pc, [r6], -r9
    5940:			; <UNDEFINED> instruction: 0xf43f2800
    5944:			; <UNDEFINED> instruction: 0xf7ffab96
    5948:			; <UNDEFINED> instruction: 0xf1b6bbc0
    594c:			; <UNDEFINED> instruction: 0x96043fff
    5950:			; <UNDEFINED> instruction: 0xf7fed11c
    5954:	movwcs	pc, #6837	; 0x1ab5	; <UNPREDICTABLE>
    5958:	andcc	pc, ip, sl, asr #17
    595c:	bllt	f03960 <ftello64@plt+0xf00e60>
    5960:	andeq	r3, r2, r8, lsl #31
    5964:	strdeq	r0, [r0], -r4
    5968:	andeq	r0, r1, r4, lsr #8
    596c:	andeq	r0, r1, r0, lsl #8
    5970:	andeq	r0, r1, ip, lsl r4
    5974:	andeq	r3, r2, r6, ror #25
    5978:	andeq	pc, r0, ip, lsr #27
    597c:	muleq	r0, r0, ip
    5980:	andeq	pc, r0, ip, asr #21
    5984:	andeq	pc, r0, r0, asr sl	; <UNPREDICTABLE>
    5988:			; <UNDEFINED> instruction: 0x3010f8bd
    598c:	rscsvc	pc, pc, #70254592	; 0x4300000
    5990:	smullsle	r4, lr, r3, r2
    5994:			; <UNDEFINED> instruction: 0x8010f8dd
    5998:	bllt	60399c <ftello64@plt+0x600e9c>
    599c:	andcc	lr, r2, #84, 18	; 0x150000
    59a0:	usat	r9, #8, r1, lsl #4
    59a4:	movwpl	lr, #10580	; 0x2954
    59a8:	strb	r9, [r0], lr, lsl #6
    59ac:	vqdmulh.s<illegal width 8>	d20, d16, d30
    59b0:	stmibmi	lr!, {r1, r2, r3, r4, r6, r7, r9, sp}
    59b4:	ldrbtmi	r4, [fp], #-2222	; 0xfffff752
    59b8:	strls	r4, [r6, #-1145]	; 0xfffffb87
    59bc:			; <UNDEFINED> instruction: 0xf0064478
    59c0:			; <UNDEFINED> instruction: 0xf7fffebb
    59c4:			; <UNDEFINED> instruction: 0xf8dabb56
    59c8:	movwls	r3, #20488	; 0x5008
    59cc:			; <UNDEFINED> instruction: 0xf0002b00
    59d0:	strbmi	r8, [fp], r1, asr #1
    59d4:	andsls	pc, r4, sp, asr #17
    59d8:	blt	fea039dc <ftello64@plt+0xfea00edc>
    59dc:			; <UNDEFINED> instruction: 0xf44f4ba5
    59e0:	stmibmi	r5!, {r2, r3, r4, r5, r9, ip, sp, lr}
    59e4:	ldrbtmi	r4, [fp], #-2213	; 0xfffff75b
    59e8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    59ec:	cdp2	0, 10, cr15, cr4, cr6, {0}
    59f0:	bllt	10039f4 <ftello64@plt+0x1000ef4>
    59f4:	vqdmulh.s<illegal width 8>	d25, d0, d12
    59f8:	stmdbls	sp, {r1, r2, r3, r6, r7, r9, sp}
    59fc:			; <UNDEFINED> instruction: 0xf0069810
    5a00:			; <UNDEFINED> instruction: 0xf7fffe9b
    5a04:	blmi	fe7b46e4 <ftello64@plt+0xfe7b1be4>
    5a08:	sbcscs	pc, lr, #64, 4
    5a0c:	ldmmi	lr, {r0, r2, r3, r4, r7, r8, fp, lr}
    5a10:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5a14:	ldrbtmi	r9, [r8], #-1286	; 0xfffffafa
    5a18:	cdp2	0, 8, cr15, cr14, cr6, {0}
    5a1c:	bllt	a83a20 <ftello64@plt+0xa80f20>
    5a20:			; <UNDEFINED> instruction: 0xf44f4b9a
    5a24:	ldmibmi	sl, {r2, r3, r4, r5, r9, ip, sp, lr}
    5a28:	ldrbtmi	r4, [fp], #-2202	; 0xfffff766
    5a2c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5a30:	cdp2	0, 8, cr15, cr2, cr6, {0}
    5a34:	bllt	783a38 <ftello64@plt+0x780f38>
    5a38:	vpadd.i8	d20, d16, d7
    5a3c:	ldmibmi	r7, {r1, r6, r7, r9, sp}
    5a40:	ldrbtmi	r4, [fp], #-2199	; 0xfffff769
    5a44:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5a48:	cdp2	0, 7, cr15, cr6, cr6, {0}
    5a4c:	bllt	483a50 <ftello64@plt+0x480f50>
    5a50:			; <UNDEFINED> instruction: 0xf44f4b94
    5a54:	ldmibmi	r4, {r0, r3, r5, r9, ip, sp, lr}
    5a58:	ldrbtmi	r4, [fp], #-2196	; 0xfffff76c
    5a5c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5a60:	cdp2	0, 6, cr15, cr10, cr6, {0}
    5a64:	bllt	183a68 <ftello64@plt+0x180f68>
    5a68:			; <UNDEFINED> instruction: 0xf44f4b91
    5a6c:	ldmibmi	r1, {r0, r2, r3, r5, r9, ip, sp, lr}
    5a70:	ldrbtmi	r4, [fp], #-2193	; 0xfffff76f
    5a74:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5a78:	cdp2	0, 5, cr15, cr14, cr6, {0}
    5a7c:	blt	ffe83a80 <ftello64@plt+0xffe80f80>
    5a80:	strbmi	r4, [r1], -r8, lsr #12
    5a84:	stc2l	7, cr15, [r8, #1016]	; 0x3f8
    5a88:	blcs	9ec700 <ftello64@plt+0x9e9c00>
    5a8c:			; <UNDEFINED> instruction: 0xf67f4684
    5a90:			; <UNDEFINED> instruction: 0xf8d0aaf0
    5a94:	andcs	lr, r0, #12
    5a98:	ldrdpl	pc, [r8], -ip
    5a9c:	blx	fe7972e8 <ftello64@plt+0xfe7947e8>
    5aa0:	ldrmi	pc, [r8], -lr, lsl #29
    5aa4:	movwcs	fp, #2605	; 0xa2d
    5aa8:	andeq	lr, r5, #30720	; 0x7800
    5aac:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    5ab0:	svclt	0x00084299
    5ab4:			; <UNDEFINED> instruction: 0xf4ff4290
    5ab8:	blge	770630 <ftello64@plt+0x76db30>
    5abc:	andeq	lr, r5, ip, lsl #22
    5ac0:	andcs	r4, r0, #118489088	; 0x7100000
    5ac4:			; <UNDEFINED> instruction: 0xf001930e
    5ac8:			; <UNDEFINED> instruction: 0x4605fc57
    5acc:			; <UNDEFINED> instruction: 0xf47f2800
    5ad0:	stmdage	r3!, {r4, r6, r7, r9, fp, sp, pc}
    5ad4:			; <UNDEFINED> instruction: 0x46312214
    5ad8:	ldc	7, cr15, [r0], #1008	; 0x3f0
    5adc:	stmdacs	r0, {r1, r2, r3, r8, r9, fp, ip, pc}
    5ae0:	adchi	pc, r0, r0
    5ae4:	bcs	2c364 <ftello64@plt+0x29864>
    5ae8:	addshi	pc, r7, r0
    5aec:	mcr	13, 0, sl, cr8, cr0, {1}
    5af0:	mul	r3, r0, sl
    5af4:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    5af8:	addshi	pc, pc, r0
    5afc:	andeq	pc, r8, r5, lsl #2
    5b00:			; <UNDEFINED> instruction: 0x46312214
    5b04:	ldc	7, cr15, [sl], {252}	; 0xfc
    5b08:	mvnsle	r2, r0, lsl #16
    5b0c:	bcc	fe441374 <ftello64@plt+0xfe43e874>
    5b10:	adds	r2, r4, r1, lsl #10
    5b14:			; <UNDEFINED> instruction: 0x46491930
    5b18:	ldc2l	0, cr15, [lr], #-40	; 0xffffffd8
    5b1c:			; <UNDEFINED> instruction: 0xf47f2800
    5b20:	strbt	sl, [pc], #3309	; 5b28 <ftello64@plt+0x3028>
    5b24:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q10.5>
    5b28:	stmdbmi	r5!, {r0, r1, r4, r5, r7, r9, sp}^
    5b2c:	ldrbtmi	r4, [fp], #-2149	; 0xfffff79b
    5b30:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5b34:	cdp2	0, 0, cr15, cr0, cr6, {0}
    5b38:	blt	fe703b3c <ftello64@plt+0xfe70103c>
    5b3c:	movweq	lr, #51974	; 0xcb06
    5b40:	tstls	r2, #59768832	; 0x3900000
    5b44:			; <UNDEFINED> instruction: 0xf00a4618
    5b48:	blls	4c4cec <ftello64@plt+0x4c21ec>
    5b4c:			; <UNDEFINED> instruction: 0xf47f2800
    5b50:	str	sl, [r7], #-3072	; 0xfffff400
    5b54:			; <UNDEFINED> instruction: 0xf7ff4650
    5b58:	andls	pc, r4, sp, lsr r8	; <UNPREDICTABLE>
    5b5c:			; <UNDEFINED> instruction: 0xf47f2800
    5b60:	strbmi	sl, [fp], sl, lsl #29
    5b64:	stmiblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b68:	movwls	r9, #27406	; 0x6b0e
    5b6c:	blt	fe083b70 <ftello64@plt+0xfe081070>
    5b70:	svcls	0x0017465c
    5b74:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    5b78:	blt	1e83b7c <ftello64@plt+0x1e8107c>
    5b7c:	svcls	0x001246d1
    5b80:	ldcls	6, cr4, [r7], {218}	; 0xda
    5b84:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    5b88:	blt	1c83b8c <ftello64@plt+0x1c8108c>
    5b8c:	ldmdbne	r0!, {r1, r2, r8, fp, ip, pc}
    5b90:			; <UNDEFINED> instruction: 0xf003461a
    5b94:	stmdacs	r0, {r0, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    5b98:	cfldrsge	mvf15, [r4], #508	; 0x1fc
    5b9c:	strtmi	r9, [fp], -r4, lsl #28
    5ba0:	movwcc	r4, #5841	; 0x16d1
    5ba4:	svcls	0x001246da
    5ba8:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    5bac:	andls	r9, r4, r6, lsl #6
    5bb0:	blt	fe3c3bb4 <ftello64@plt+0xfe3c10b4>
    5bb4:	strtmi	r2, [r8], -r0, lsl #10
    5bb8:	ldc	7, cr15, [r8], #-1008	; 0xfffffc10
    5bbc:			; <UNDEFINED> instruction: 0xf7fc981b
    5bc0:	ldmdals	sl, {r1, r6, r8, r9, fp, sp, lr, pc}
    5bc4:	bl	1d43bbc <ftello64@plt+0x1d410bc>
    5bc8:	blt	1503bcc <ftello64@plt+0x15010cc>
    5bcc:			; <UNDEFINED> instruction: 0xa010f8dd
    5bd0:	ldc	7, cr15, [r4, #1008]!	; 0x3f0
    5bd4:			; <UNDEFINED> instruction: 0xf6c0b108
    5bd8:			; <UNDEFINED> instruction: 0xf8ca0000
    5bdc:			; <UNDEFINED> instruction: 0x46210010
    5be0:			; <UNDEFINED> instruction: 0xf7fe9805
    5be4:			; <UNDEFINED> instruction: 0xf8dafe93
    5be8:	movwls	r3, #16400	; 0x4010
    5bec:	ldmiblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5bf0:	stc	7, cr15, [r4, #1008]!	; 0x3f0
    5bf4:			; <UNDEFINED> instruction: 0xf6c0b108
    5bf8:	cmncs	lr, #0
    5bfc:			; <UNDEFINED> instruction: 0xf7fc461c
    5c00:	ldmdbmi	r1!, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
    5c04:			; <UNDEFINED> instruction: 0xf6c04623
    5c08:	movwls	r0, #17152	; 0x4300
    5c0c:			; <UNDEFINED> instruction: 0x46024479
    5c10:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
    5c14:	ldc2	0, cr15, [r0, #24]
    5c18:	ldrmi	lr, [r8], -sp, lsr #12
    5c1c:	blx	fe1c1c2a <ftello64@plt+0xfe1bf12a>
    5c20:	blt	a03c24 <ftello64@plt+0xa01124>
    5c24:	mcrls	6, 0, r4, cr4, cr8, {0}
    5c28:			; <UNDEFINED> instruction: 0xf0019504
    5c2c:			; <UNDEFINED> instruction: 0xf7fffb7f
    5c30:	ldmdals	ip, {r0, r1, r2, r3, r6, r9, fp, ip, sp, pc}
    5c34:	bl	ff0c3c2c <ftello64@plt+0xff0c112c>
    5c38:	mrc	7, 0, lr, cr8, cr13, {5}
    5c3c:			; <UNDEFINED> instruction: 0x46183a90
    5c40:	blx	1d41c4e <ftello64@plt+0x1d3f14e>
    5c44:			; <UNDEFINED> instruction: 0xf43f2d00
    5c48:			; <UNDEFINED> instruction: 0xf7ffaa14
    5c4c:			; <UNDEFINED> instruction: 0x9e04ba3e
    5c50:			; <UNDEFINED> instruction: 0xf8dd4623
    5c54:	movwcc	fp, #4184	; 0x1058
    5c58:	movwls	r9, #28439	; 0x6f17
    5c5c:	movwls	r2, #17152	; 0x4300
    5c60:	blt	dc3c64 <ftello64@plt+0xdc1164>
    5c64:	ldc	7, cr15, [r8], {252}	; 0xfc
    5c68:	andeq	pc, r0, sl, lsr #19
    5c6c:	andeq	pc, r0, ip, lsl #19
    5c70:	andeq	pc, r0, ip, lsr #19
    5c74:	andeq	pc, r0, sl, ror r9	; <UNPREDICTABLE>
    5c78:	andeq	pc, r0, ip, asr r9	; <UNPREDICTABLE>
    5c7c:	andeq	pc, r0, lr, ror r9	; <UNPREDICTABLE>
    5c80:	andeq	pc, r0, r0, asr r9	; <UNPREDICTABLE>
    5c84:	andeq	pc, r0, r2, lsr r9	; <UNPREDICTABLE>
    5c88:	andeq	pc, r0, r2, asr r9	; <UNPREDICTABLE>
    5c8c:	andeq	pc, r0, r6, lsr r9	; <UNPREDICTABLE>
    5c90:	andeq	pc, r0, r8, lsl r9	; <UNPREDICTABLE>
    5c94:	andeq	pc, r0, sl, lsr r9	; <UNPREDICTABLE>
    5c98:	andeq	pc, r0, r6, asr #18
    5c9c:	andeq	pc, r0, r0, lsl #18
    5ca0:	andeq	pc, r0, r2, lsr #18
    5ca4:	andeq	pc, r0, r6, lsl #18
    5ca8:	andeq	pc, r0, r8, ror #17
    5cac:	andeq	pc, r0, sl, lsl #18
    5cb0:	andeq	pc, r0, r6, lsl r9	; <UNPREDICTABLE>
    5cb4:	ldrdeq	pc, [r0], -r0
    5cb8:	strdeq	pc, [r0], -r2
    5cbc:	andeq	pc, r0, r2, lsr r8	; <UNPREDICTABLE>
    5cc0:	andeq	pc, r0, r4, lsl r8	; <UNPREDICTABLE>
    5cc4:	andeq	pc, r0, r6, lsr r8	; <UNPREDICTABLE>
    5cc8:	andeq	pc, r0, r0, lsl #15
    5ccc:	ldrdeq	pc, [r0], -r6
    5cd0:	svcmi	0x00f0e92d
    5cd4:	bmi	e17538 <ftello64@plt+0xe14a38>
    5cd8:	blmi	e17558 <ftello64@plt+0xe14a58>
    5cdc:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
    5ce0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5ce4:			; <UNDEFINED> instruction: 0xf04f9307
    5ce8:	movwcs	r0, #768	; 0x300
    5cec:	stmdacs	r0, {r0, r1, r3, sp, lr}
    5cf0:			; <UNDEFINED> instruction: 0x4604d05a
    5cf4:	stmdacs	r0, {r6, r7, r8, fp, sp, lr}
    5cf8:			; <UNDEFINED> instruction: 0xf10dd051
    5cfc:			; <UNDEFINED> instruction: 0x460d0918
    5d00:			; <UNDEFINED> instruction: 0xf7fe4649
    5d04:	blls	1c4f30 <ftello64@plt+0x1c2430>
    5d08:	stmdble	r2, {r0, r1, r2, r3, r4, r8, r9, fp, sp}
    5d0c:	blcs	a4120 <ftello64@plt+0xa1620>
    5d10:			; <UNDEFINED> instruction: 0xf04fd00f
    5d14:			; <UNDEFINED> instruction: 0xf6c0097f
    5d18:	bmi	a48120 <ftello64@plt+0xa45620>
    5d1c:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
    5d20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5d24:	subsmi	r9, sl, r7, lsl #22
    5d28:	strbmi	sp, [r8], -r3, asr #2
    5d2c:	pop	{r0, r3, ip, sp, pc}
    5d30:	stmdbge	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5d34:			; <UNDEFINED> instruction: 0xf7fe69e0
    5d38:	stmdbls	r4, {r0, r1, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    5d3c:	strmi	r2, [r0], r7, lsr #18
    5d40:			; <UNDEFINED> instruction: 0xf8d0d928
    5d44:			; <UNDEFINED> instruction: 0xf04fb00c
    5d48:			; <UNDEFINED> instruction: 0xf8d00c00
    5d4c:	blx	fe6edd74 <ftello64@plt+0xfe6eb274>
    5d50:	movwls	pc, #13195	; 0x338b	; <UNPREDICTABLE>
    5d54:	blx	fe2c47c4 <ftello64@plt+0xfe2c1cc4>
    5d58:	andeq	lr, sl, #19456	; 0x4c00
    5d5c:	movweq	pc, #332	; 0x14c	; <UNPREDICTABLE>
    5d60:	movwcs	r4, #1692	; 0x69c
    5d64:	svclt	0x00084563
    5d68:	tstle	r3, #268435465	; 0x10000009
    5d6c:	andls	pc, r0, sp, asr #17
    5d70:	andcs	sl, r7, #5120	; 0x1400
    5d74:			; <UNDEFINED> instruction: 0xff44f7fe
    5d78:	stmdacs	r0, {r0, r7, r9, sl, lr}
    5d7c:	bvs	8fa4b8 <ftello64@plt+0x8f79b8>
    5d80:	andeq	lr, sl, r8, lsl #22
    5d84:	eorsvs	r9, fp, r3, lsl #18
    5d88:	eorsvs	r6, r3, r3, ror #20
    5d8c:	ldc2	0, cr15, [r4, #-44]!	; 0xffffffd4
    5d90:	strb	r6, [r2, r8, lsr #32]
    5d94:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    5d98:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
    5d9c:			; <UNDEFINED> instruction: 0xf04fe7bd
    5da0:			; <UNDEFINED> instruction: 0xf6c0097e
    5da4:	ldr	r0, [r8, r0, lsl #18]!
    5da8:	ldmdbeq	r7!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5dac:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
    5db0:			; <UNDEFINED> instruction: 0xf7fce7b3
    5db4:	svclt	0x0000eb72
    5db8:	strdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    5dbc:	strdeq	r0, [r0], -r4
    5dc0:			; <UNDEFINED> instruction: 0x00022fb2
    5dc4:	blmi	10d86d4 <ftello64@plt+0x10d5bd4>
    5dc8:	push	{r1, r3, r4, r5, r6, sl, lr}
    5dcc:	strdlt	r4, [r6], r0
    5dd0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5dd4:			; <UNDEFINED> instruction: 0xf04f9305
    5dd8:	movwcs	r0, #768	; 0x300
    5ddc:	movwcc	lr, #10701	; 0x29cd
    5de0:	subsle	r2, sl, r0, lsl #16
    5de4:	stmibvs	r0, {r2, r9, sl, lr}^
    5de8:	subsle	r2, r2, r0, lsl #16
    5dec:	stmdbge	r4, {r0, r2, r3, r9, sl, lr}
    5df0:			; <UNDEFINED> instruction: 0xf7fe9101
    5df4:	blls	144e40 <ftello64@plt+0x142340>
    5df8:	blcs	7ec204 <ftello64@plt+0x7e9704>
    5dfc:	stmdbvc	r3, {r1, r8, fp, ip, lr, pc}
    5e00:	andle	r2, lr, r3, lsl #22
    5e04:			; <UNDEFINED> instruction: 0xf6c0247f
    5e08:	bmi	cc6e10 <ftello64@plt+0xcc4310>
    5e0c:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    5e10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5e14:	subsmi	r9, sl, r5, lsl #22
    5e18:			; <UNDEFINED> instruction: 0x4620d158
    5e1c:	pop	{r1, r2, ip, sp, pc}
    5e20:	stmibvs	r0!, {r4, r5, r6, r7, r8, pc}^
    5e24:	blx	ffe43e26 <ftello64@plt+0xffe41326>
    5e28:	blcs	9eca40 <ftello64@plt+0x9e9f40>
    5e2c:	stmdble	ip!, {r1, r2, r9, sl, lr}
    5e30:	ldrdhi	pc, [ip], -r0
    5e34:	ldmvs	r7!, {r3, r4, r9, sl, lr}
    5e38:	blx	fe60ea40 <ftello64@plt+0xfe60bf40>
    5e3c:	smlabbcs	r0, r8, r8, pc	; <UNPREDICTABLE>
    5e40:	bl	634744 <ftello64@plt+0x631c44>
    5e44:			; <UNDEFINED> instruction: 0xf1430207
    5e48:	addsmi	r0, r9, #0, 6
    5e4c:	addsmi	fp, r0, #8, 30
    5e50:	stmdage	r2, {r0, r1, r3, r4, r8, r9, ip, lr, pc}
    5e54:	ldcl	7, cr15, [ip], #1008	; 0x3f0
    5e58:	stmdacs	r0, {r2, r9, sl, lr}
    5e5c:	stmdals	r2, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    5e60:			; <UNDEFINED> instruction: 0x464219f1
    5e64:	bl	143e5c <ftello64@plt+0x14135c>
    5e68:	stmdage	r3, {r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    5e6c:	stcl	7, cr15, [ip], #-1008	; 0xfffffc10
    5e70:	ldmiblt	r0!, {r2, r9, sl, lr}
    5e74:	ldrdne	lr, [r2], -sp
    5e78:	ldcl	7, cr15, [r2], #-1008	; 0xfffffc10
    5e7c:	ldmib	sp, {r5, r6, r7, r8, fp, ip, sp, pc}^
    5e80:	eorvs	r0, fp, r2, lsl #6
    5e84:	b	543e7c <ftello64@plt+0x54137c>
    5e88:	strbcs	lr, [r2], #-1983	; 0xfffff841
    5e8c:	streq	pc, [r0], #-1728	; 0xfffff940
    5e90:	ldrbtcs	lr, [lr], #-1979	; 0xfffff845
    5e94:	streq	pc, [r0], #-1728	; 0xfffff940
    5e98:	ldrtcs	lr, [r7], #-1975	; 0xfffff849
    5e9c:	streq	pc, [r0], #-1728	; 0xfffff940
    5ea0:	stmdals	r2, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    5ea4:	b	143e9c <ftello64@plt+0x14139c>
    5ea8:	stmdals	r2, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    5eac:			; <UNDEFINED> instruction: 0xf7fc2401
    5eb0:			; <UNDEFINED> instruction: 0xf6c0ea00
    5eb4:	str	r0, [r8, r0, lsl #8]!
    5eb8:	strcs	r9, [r1], #-2051	; 0xfffff7fd
    5ebc:	stmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ec0:			; <UNDEFINED> instruction: 0xf7fc9802
    5ec4:			; <UNDEFINED> instruction: 0xf6c0e9f6
    5ec8:	ldr	r0, [lr, r0, lsl #8]
    5ecc:	b	ff943ec4 <ftello64@plt+0xff9413c4>
    5ed0:	andeq	r2, r2, r8, lsl #30
    5ed4:	strdeq	r0, [r0], -r4
    5ed8:	andeq	r2, r2, r2, asr #29
    5edc:	ldrlt	r4, [r0, #-2599]!	; 0xfffff5d9
    5ee0:	blmi	9d7758 <ftello64@plt+0x9d4c58>
    5ee4:	addlt	r4, r7, sl, ror r4
    5ee8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5eec:			; <UNDEFINED> instruction: 0xf04f9305
    5ef0:	stmdacs	r0, {r8, r9}
    5ef4:	stmibvs	r0, {r4, r5, ip, lr, pc}^
    5ef8:			; <UNDEFINED> instruction: 0x460db350
    5efc:			; <UNDEFINED> instruction: 0xf7fea902
    5f00:	movwcs	pc, #2955	; 0xb8b	; <UNPREDICTABLE>
    5f04:	eorvs	r4, r3, sl, lsr #12
    5f08:	blge	12c318 <ftello64@plt+0x129818>
    5f0c:	blge	eab14 <ftello64@plt+0xe8014>
    5f10:			; <UNDEFINED> instruction: 0xf7fe4605
    5f14:	ldmdblt	r0!, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    5f18:	blcs	acb30 <ftello64@plt+0xaa030>
    5f1c:	blcs	139fb8 <ftello64@plt+0x1374b8>
    5f20:	blcs	79fa0 <ftello64@plt+0x774a0>
    5f24:	blls	f5b60 <ftello64@plt+0xf3060>
    5f28:			; <UNDEFINED> instruction: 0xf6c0203b
    5f2c:	stclpl	0, cr0, [fp]
    5f30:	eorvs	fp, r3, r8, lsl #30
    5f34:	addlt	lr, r0, #2
    5f38:	andvs	pc, r0, r0, asr #32
    5f3c:	blmi	418788 <ftello64@plt+0x415c88>
    5f40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5f44:	blls	15ffb4 <ftello64@plt+0x15d4b4>
    5f48:	tstle	r4, sl, asr r0
    5f4c:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    5f50:			; <UNDEFINED> instruction: 0xf6c0207e
    5f54:	ldrb	r0, [r1, r0]!
    5f58:			; <UNDEFINED> instruction: 0xf6c02037
    5f5c:	strb	r0, [sp, r0]!
    5f60:	stmiapl	fp!, {r0, r1, r8, r9, fp, ip, pc}^
    5f64:	eorvs	fp, r3, fp, lsl sl
    5f68:	blls	fff10 <ftello64@plt+0xfd410>
    5f6c:	blt	16dcb20 <ftello64@plt+0x16da020>
    5f70:	mlavs	r3, fp, r2, fp
    5f74:			; <UNDEFINED> instruction: 0xf7fce7e2
    5f78:	svclt	0x0000ea90
    5f7c:	andeq	r2, r2, ip, ror #27
    5f80:	strdeq	r0, [r0], -r4
    5f84:	muleq	r2, r0, sp
    5f88:	smlabblt	r8, r0, r8, r6
    5f8c:	ldclt	7, cr15, [r8, #1008]!	; 0x3f0
    5f90:	mrscs	r2, (UNDEF: 0)
    5f94:	svclt	0x00004770
    5f98:	strdlt	fp, [r3], r0
    5f9c:	bllt	1603b8 <ftello64@plt+0x15d8b8>
    5fa0:	strmi	r6, [r4], -r1, lsl #17
    5fa4:			; <UNDEFINED> instruction: 0x461f4616
    5fa8:	ldrtmi	fp, [r2], -r1, lsl #3
    5fac:			; <UNDEFINED> instruction: 0x4608463b
    5fb0:	mrsls	r2, (UNDEF: 16)
    5fb4:	ldcl	7, cr15, [r2], #-1008	; 0xfffffc10
    5fb8:	b	ff5c3fb0 <ftello64@plt+0xff5c14b0>
    5fbc:	addlt	fp, r3, #24, 2
    5fc0:	strvs	pc, [r0, #-67]	; 0xffffffbd
    5fc4:			; <UNDEFINED> instruction: 0x61254628
    5fc8:	ldcllt	0, cr11, [r0, #12]!
    5fcc:	movweq	lr, #31318	; 0x7a56
    5fd0:	strmi	fp, [r8], -r8, lsl #30
    5fd4:			; <UNDEFINED> instruction: 0xf7fed0f8
    5fd8:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    5fdc:	stmiavs	r1!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5fe0:	strtmi	lr, [r8], -r3, ror #15
    5fe4:	ldcllt	0, cr11, [r0, #12]!
    5fe8:			; <UNDEFINED> instruction: 0x4615b5f8
    5fec:	strmi	r4, [sl], -lr, lsl #12
    5ff0:	tstcs	r0, pc, lsl r6
    5ff4:			; <UNDEFINED> instruction: 0xf7fd462b
    5ff8:	strmi	pc, [r4], -r7, asr #20
    5ffc:	strtmi	fp, [r0], -r8, lsl #2
    6000:	stmdbmi	ip, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    6004:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    6008:	stcl	7, cr15, [r4], {252}	; 0xfc
    600c:	stmdacs	r0, {r3, r4, r5, sp, lr}
    6010:			; <UNDEFINED> instruction: 0xf7fcd1f5
    6014:	addlt	lr, r4, #148, 22	; 0x25000
    6018:	strvs	pc, [r0], #-68	; 0xffffffbc
    601c:	strmi	fp, [r4], -r0, lsl #18
    6020:	strcs	r6, [r0, -r8, lsr #16]
    6024:	b	c401c <ftello64@plt+0xc151c>
    6028:	ldmdavs	r0!, {r0, r1, r2, r3, r5, sp, lr}
    602c:	ldmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6030:			; <UNDEFINED> instruction: 0xe7e46037
    6034:	muleq	r0, r6, r3
    6038:			; <UNDEFINED> instruction: 0x460eb570
    603c:			; <UNDEFINED> instruction: 0x46154918
    6040:	addlt	r4, r2, r8, lsl sl
    6044:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    6048:	andls	r6, r1, #1179648	; 0x120000
    604c:	andeq	pc, r0, #79	; 0x4f
    6050:	movwcs	fp, #419	; 0x1a3
    6054:	strtmi	r9, [r9], -r0, lsl #6
    6058:	andcs	r4, r0, #48, 12	; 0x3000000
    605c:	ldc2l	0, cr15, [ip], #28
    6060:	strmi	r9, [r4], -r0, lsl #22
    6064:	bmi	434758 <ftello64@plt+0x431c58>
    6068:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    606c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6070:	subsmi	r9, sl, r1, lsl #22
    6074:			; <UNDEFINED> instruction: 0x4620d112
    6078:	ldcllt	0, cr11, [r0, #-8]!
    607c:	strbtmi	r4, [sl], -r1, lsl #12
    6080:	movwcs	r4, #5672	; 0x1628
    6084:			; <UNDEFINED> instruction: 0xf0079300
    6088:	strmi	pc, [r4], -r7, ror #25
    608c:	rscle	r2, r2, r0, lsl #16
    6090:	blcs	2cc98 <ftello64@plt+0x2a198>
    6094:			; <UNDEFINED> instruction: 0xf00dd0e7
    6098:	strb	pc, [r4, r7, asr #16]!	; <UNPREDICTABLE>
    609c:	ldmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    60a0:	andeq	r2, r2, ip, lsl #25
    60a4:	strdeq	r0, [r0], -r4
    60a8:	andeq	r2, r2, r6, ror #24
    60ac:	svcmi	0x00f0e92d
    60b0:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
    60b4:	strmi	r8, [r7], -r2, lsl #22
    60b8:			; <UNDEFINED> instruction: 0x46084cdf
    60bc:	ldrbtmi	r2, [ip], #-258	; 0xfffffefe
    60c0:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    60c4:	stcge	0, cr11, [lr, #-540]	; 0xfffffde4
    60c8:	movwcs	lr, #14797	; 0x39cd
    60cc:	orrpl	pc, r1, #54525952	; 0x3400000
    60d0:	tstcc	r4, #892928	; 0xda000
    60d4:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    60d8:			; <UNDEFINED> instruction: 0xf04f601a
    60dc:	movwcs	r0, #512	; 0x200
    60e0:	movwcc	lr, #14661	; 0x3945
    60e4:	bl	feec40dc <ftello64@plt+0xfeec15dc>
    60e8:	cmnle	r8, r0, lsl #16
    60ec:			; <UNDEFINED> instruction: 0x460449d4
    60f0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    60f4:	mcrr	7, 15, pc, lr, cr12	; <UNPREDICTABLE>
    60f8:	svclt	0x00082f01
    60fc:	strmi	r2, [r6], -r0, lsl #16
    6100:	stmdacs	r0, {r4, r6, ip, lr, pc}
    6104:			; <UNDEFINED> instruction: 0xf1a5d053
    6108:			; <UNDEFINED> instruction: 0xf1a50a0c
    610c:			; <UNDEFINED> instruction: 0xf1a50b08
    6110:			; <UNDEFINED> instruction: 0x46400910
    6114:			; <UNDEFINED> instruction: 0x4651465a
    6118:			; <UNDEFINED> instruction: 0xf7ff464b
    611c:	strmi	pc, [r4], -r5, ror #30
    6120:			; <UNDEFINED> instruction: 0xf0402800
    6124:	svccs	0x00018104
    6128:	sbchi	pc, r4, r0
    612c:	blcs	4dc20 <ftello64@plt+0x4b120>
    6130:	stmdals	r3, {r0, r1, r2, r4, r5, r6, r8, fp, ip, lr, pc}
    6134:	ldcne	8, cr15, [r0], {85}	; 0x55
    6138:	blx	184413a <ftello64@plt+0x184163a>
    613c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    6140:	msrhi	SPSR_fc, r0, asr #32
    6144:			; <UNDEFINED> instruction: 0xf7fc4630
    6148:	stmdacs	r0, {r1, r2, r4, r7, r8, r9, fp, sp, lr, pc}
    614c:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
    6150:	ldceq	8, cr15, [r0], {85}	; 0x55
    6154:	bl	fe3c414c <ftello64@plt+0xfe3c164c>
    6158:			; <UNDEFINED> instruction: 0xf0402800
    615c:	blls	12668c <ftello64@plt+0x123b8c>
    6160:	ldmdb	r5, {r1, r6, r9, sl, lr}^
    6164:			; <UNDEFINED> instruction: 0xf7ff0103
    6168:	strmi	pc, [r4], -r7, ror #30
    616c:	stceq	8, cr15, [ip], {85}	; 0x55
    6170:	ldmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6174:	stceq	8, cr15, [r8], {85}	; 0x55
    6178:	ldmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    617c:			; <UNDEFINED> instruction: 0xf50d49b1
    6180:	bmi	feb9af8c <ftello64@plt+0xfeb9848c>
    6184:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    6188:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    618c:	subsmi	r6, r1, sl, lsl r8
    6190:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
    6194:			; <UNDEFINED> instruction: 0xf50d4620
    6198:	andlt	r5, r7, r1, lsl #27
    619c:	blhi	c1498 <ftello64@plt+0xbe998>
    61a0:	svchi	0x00f0e8bd
    61a4:	b	ffa4419c <ftello64@plt+0xffa4169c>
    61a8:	blcs	a01bc <ftello64@plt+0x9d6bc>
    61ac:			; <UNDEFINED> instruction: 0xf7fcd00e
    61b0:	stmdacs	r0, {r1, r2, r6, r7, r9, fp, sp, lr, pc}
    61b4:	addlt	sp, r0, #218	; 0xda
    61b8:	strvs	pc, [r0], #-64	; 0xffffffc0
    61bc:			; <UNDEFINED> instruction: 0xf7fce7d6
    61c0:	cmnlt	r0, #778240	; 0xbe000
    61c4:			; <UNDEFINED> instruction: 0xf040b280
    61c8:	ldrb	r6, [r7, r0, lsl #8]
    61cc:			; <UNDEFINED> instruction: 0x4640499e
    61d0:	ldrbtmi	r3, [r9], #-3344	; 0xfffff2f0
    61d4:	bl	ff7c41cc <ftello64@plt+0xff7c16cc>
    61d8:	stmdacs	r0, {r3, r5, sp, lr}
    61dc:	msrhi	CPSR_s, r0
    61e0:	orrpl	pc, r3, #54525952	; 0x3400000
    61e4:	ldmdavs	r9, {r3, r8, r9, ip, sp}
    61e8:	blx	10441ea <ftello64@plt+0x10416ea>
    61ec:	stmdacs	r0, {r2, r9, sl, lr}
    61f0:	sbcshi	pc, lr, r0, asr #32
    61f4:	stmdavs	r9!, {r0, r1, fp, ip, pc}
    61f8:	blx	441fa <ftello64@plt+0x416fa>
    61fc:	stmdavs	r8!, {r2, r9, sl, lr}
    6200:			; <UNDEFINED> instruction: 0xf0402c00
    6204:			; <UNDEFINED> instruction: 0xf7fc810e
    6208:			; <UNDEFINED> instruction: 0x4604eb36
    620c:	adcsle	r2, r5, r0, lsl #16
    6210:	b	fe544208 <ftello64@plt+0xfe541708>
    6214:			; <UNDEFINED> instruction: 0xf044b284
    6218:	stmdacs	r0, {sl, sp, lr}
    621c:	strmi	sp, [r4], -lr, lsr #3
    6220:			; <UNDEFINED> instruction: 0xf50de7ac
    6224:	svcne	0x002b5283
    6228:	mcr	2, 0, r3, cr8, cr0, {0}
    622c:	smladls	r7, r0, sl, r8
    6230:	beq	42374 <ftello64@plt+0x3f874>
    6234:	stmdavc	r0, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    6238:	bleq	4237c <ftello64@plt+0x3f87c>
    623c:	andls	pc, r8, sp, asr #17
    6240:	mulls	r5, r9, r6
    6244:	ldrmi	r9, [sl, #1286]!	; 0x506
    6248:	movweq	lr, #35707	; 0x8b7b
    624c:			; <UNDEFINED> instruction: 0xf51ada73
    6250:			; <UNDEFINED> instruction: 0xf14b5480
    6254:	adcmi	r0, r7, #0, 10
    6258:	movweq	lr, #23416	; 0x5b78
    625c:			; <UNDEFINED> instruction: 0x4633db1f
    6260:	addpl	pc, r0, #1325400064	; 0x4f000000
    6264:	strbmi	r2, [r8], -r1, lsl #2
    6268:	ldmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    626c:			; <UNDEFINED> instruction: 0xf1bc4684
    6270:	rsble	r0, r0, r0, lsl #30
    6274:	bl	6ace84 <ftello64@plt+0x6aa384>
    6278:	strbtmi	r0, [r1], -ip, lsl #20
    627c:	andeq	pc, r1, #79	; 0x4f
    6280:	bl	12d7ba8 <ftello64@plt+0x12d50a8>
    6284:	ldmdavs	fp, {r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr}
    6288:	ldmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    628c:	sbcsle	r2, sl, r1, lsl #16
    6290:	strmi	lr, [r5, #-2525]	; 0xfffff623
    6294:	b	14c428c <ftello64@plt+0x14c178c>
    6298:	suble	r2, r0, r0, lsl #16
    629c:	bl	fe9fe394 <ftello64@plt+0xfe9fb894>
    62a0:	andcs	r0, r1, #671088640	; 0x28000000
    62a4:	orrpl	pc, r0, pc, asr #8
    62a8:	strls	r4, [r0], -r8, asr #12
    62ac:	bl	c42a4 <ftello64@plt+0xc17a4>
    62b0:	ldrb	r4, [ip, r4, lsl #13]
    62b4:	orrpl	pc, r3, #54525952	; 0x3400000
    62b8:	beq	d426f4 <ftello64@plt+0xd3fbf4>
    62bc:			; <UNDEFINED> instruction: 0xf8d33308
    62c0:	ands	fp, r7, r0
    62c4:	movweq	lr, #47639	; 0xba17
    62c8:			; <UNDEFINED> instruction: 0xf89ad00c
    62cc:	bcs	4e2e4 <ftello64@plt+0x4b7e4>
    62d0:			; <UNDEFINED> instruction: 0xf89abf05
    62d4:	strcs	r3, [r0, -r7]
    62d8:			; <UNDEFINED> instruction: 0xf043461f
    62dc:	svclt	0x00080302
    62e0:	andcc	pc, r7, sl, lsl #17
    62e4:	ldrdcc	pc, [r0], -r9
    62e8:	ldrbmi	r2, [r0], -r1, lsl #4
    62ec:	stmdb	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    62f0:	tstle	lr, r1, lsl #16
    62f4:	ldrtmi	r2, [r3], -r1, lsl #2
    62f8:	addpl	pc, r0, #1325400064	; 0x4f000000
    62fc:			; <UNDEFINED> instruction: 0xf7fc4650
    6300:			; <UNDEFINED> instruction: 0x1e01e952
    6304:			; <UNDEFINED> instruction: 0x4630dcde
    6308:	ldmda	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    630c:			; <UNDEFINED> instruction: 0xf43f2800
    6310:			; <UNDEFINED> instruction: 0xf7fcaf10
    6314:	tstlt	r0, r4, lsl sl
    6318:			; <UNDEFINED> instruction: 0xf040b280
    631c:	ldrtmi	r6, [r0], -r0, lsl #8
    6320:	b	fea44318 <ftello64@plt+0xfea41818>
    6324:	ldceq	8, cr15, [r0], {85}	; 0x55
    6328:	b	fe944320 <ftello64@plt+0xfe941820>
    632c:			; <UNDEFINED> instruction: 0x4630e71e
    6330:	b	fe844328 <ftello64@plt+0xfe841828>
    6334:			; <UNDEFINED> instruction: 0x4630e71a
    6338:	svcls	0x00079c05
    633c:	ldrdls	pc, [r8], -sp
    6340:			; <UNDEFINED> instruction: 0xf7fc9d06
    6344:	mrc	8, 0, lr, cr8, cr6, {1}
    6348:			; <UNDEFINED> instruction: 0x46028a10
    634c:	mvnle	r2, r0, lsl #16
    6350:			; <UNDEFINED> instruction: 0xf7fe4631
    6354:	strmi	pc, [r3], fp, lsl #19
    6358:	svccs	0x0002bb70
    635c:			; <UNDEFINED> instruction: 0xf10dd153
    6360:	and	r0, r7, r4, lsr sl
    6364:	ldrdcc	pc, [r0], -r9
    6368:	ldrbmi	r2, [r0], -r1, lsl #4
    636c:	stmdb	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6370:			; <UNDEFINED> instruction: 0xd12a2801
    6374:	ldrtmi	r2, [r3], -r1, lsl #2
    6378:	addpl	pc, r0, #1325400064	; 0x4f000000
    637c:			; <UNDEFINED> instruction: 0xf7fc4650
    6380:			; <UNDEFINED> instruction: 0x1e01e912
    6384:	ldrtmi	sp, [r0], -lr, ror #25
    6388:	ldmda	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    638c:			; <UNDEFINED> instruction: 0xf43f2800
    6390:			; <UNDEFINED> instruction: 0xf7fcaed9
    6394:			; <UNDEFINED> instruction: 0xb110e9d4
    6398:			; <UNDEFINED> instruction: 0xf040b280
    639c:	ldrtmi	r6, [r0], -r0, lsl #22
    63a0:			; <UNDEFINED> instruction: 0xf7fc465c
    63a4:			; <UNDEFINED> instruction: 0xf855ea68
    63a8:			; <UNDEFINED> instruction: 0xf7fc0c10
    63ac:	ldrb	lr, [sp], r4, ror #20
    63b0:			; <UNDEFINED> instruction: 0xf7fc6828
    63b4:	strbt	lr, [r1], r0, ror #20
    63b8:			; <UNDEFINED> instruction: 0x465c4630
    63bc:	b	16c43b4 <ftello64@plt+0x16c18b4>
    63c0:	ldceq	8, cr15, [r0], {85}	; 0x55
    63c4:	b	15c43bc <ftello64@plt+0x15c18bc>
    63c8:			; <UNDEFINED> instruction: 0xf7fce6d8
    63cc:	addlt	lr, r4, #184, 18	; 0x2e0000
    63d0:	strvs	pc, [r0], #-68	; 0xffffffbc
    63d4:			; <UNDEFINED> instruction: 0xd1a22800
    63d8:	str	r4, [r0, r4, lsl #12]!
    63dc:	stmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    63e0:	addlt	fp, r0, #16, 2
    63e4:	strvs	pc, [r0], #-64	; 0xffffffc0
    63e8:	ldceq	8, cr15, [r0], {85}	; 0x55
    63ec:	b	10c43e4 <ftello64@plt+0x10c18e4>
    63f0:			; <UNDEFINED> instruction: 0xf7fce6bc
    63f4:	addlt	lr, r4, #164, 18	; 0x290000
    63f8:	strvs	pc, [r0], #-68	; 0xffffffbc
    63fc:			; <UNDEFINED> instruction: 0xf47f2800
    6400:			; <UNDEFINED> instruction: 0x4604aeb5
    6404:	stmdals	r3, {r1, r4, r5, r7, r9, sl, sp, lr, pc}
    6408:	ldcne	8, cr15, [r0], {85}	; 0x55
    640c:			; <UNDEFINED> instruction: 0xf9f6f7fe
    6410:	stmdacs	r0, {r0, r1, r9, sl, lr}
    6414:	ldrtmi	sp, [r0], -r3, lsr #1
    6418:			; <UNDEFINED> instruction: 0xf7fc461c
    641c:			; <UNDEFINED> instruction: 0xf855ea2c
    6420:			; <UNDEFINED> instruction: 0xf7fc0c10
    6424:	strt	lr, [r9], r8, lsr #20
    6428:	stmib	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    642c:			; <UNDEFINED> instruction: 0xf43f2800
    6430:	strb	sl, [r7], r5, lsr #29
    6434:	ldmda	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6438:	andeq	r2, r2, r2, lsl ip
    643c:	strdeq	r0, [r0], -r4
    6440:	andeq	lr, r0, sl, lsl #25
    6444:	andeq	r2, r2, sl, asr #22
    6448:	andeq	pc, r0, sl, asr #3
    644c:	mvnsmi	lr, #737280	; 0xb4000
    6450:	bmi	b17cb0 <ftello64@plt+0xb151b0>
    6454:	blmi	b32710 <ftello64@plt+0xb2fc10>
    6458:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    645c:			; <UNDEFINED> instruction: 0x932b681b
    6460:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6464:			; <UNDEFINED> instruction: 0xf8d0b368
    6468:	strmi	r8, [r5], -r0
    646c:	svceq	0x0000f1b8
    6470:	svcge	0x0006d027
    6474:			; <UNDEFINED> instruction: 0xf7fd4689
    6478:	bge	184a6c <ftello64@plt+0x181f6c>
    647c:			; <UNDEFINED> instruction: 0x463b4631
    6480:			; <UNDEFINED> instruction: 0xf0004648
    6484:			; <UNDEFINED> instruction: 0x4604ff79
    6488:	blls	174a70 <ftello64@plt+0x171f70>
    648c:	stmdale	pc!, {r0, r1, r4, r5, r7, r9, lr}	; <UNPREDICTABLE>
    6490:	stmdage	r4, {r2, r3, r5, r6, r8, fp, sp, lr}
    6494:			; <UNDEFINED> instruction: 0x464a4633
    6498:	strls	r4, [r0], #-1593	; 0xfffff9c7
    649c:	stc2l	7, cr15, [r8, #-1012]	; 0xfffffc0c
    64a0:	ldrtmi	r4, [r8], -r4, lsl #12
    64a4:			; <UNDEFINED> instruction: 0xff42f000
    64a8:	bmi	632aa0 <ftello64@plt+0x62ffa0>
    64ac:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    64b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    64b4:	subsmi	r9, sl, fp, lsr #22
    64b8:			; <UNDEFINED> instruction: 0x4620d118
    64bc:	pop	{r0, r2, r3, r5, ip, sp, pc}
    64c0:	strbcs	r8, [r9], #-1008	; 0xfffffc10
    64c4:	streq	pc, [r0], #-1728	; 0xfffff940
    64c8:	stmdavs	fp!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    64cc:	tsteq	ip, r8, lsl #2	; <UNPREDICTABLE>
    64d0:	andcs	r9, r1, r4, lsl #20
    64d4:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    64d8:	stmib	sp, {ip, pc}^
    64dc:			; <UNDEFINED> instruction: 0xf7ff4502
    64e0:	strmi	pc, [r4], -r5, ror #27
    64e4:			; <UNDEFINED> instruction: 0xf7fd9804
    64e8:	ldrb	pc, [lr, fp, ror #25]	; <UNPREDICTABLE>
    64ec:	svc	0x00d4f7fb
    64f0:	vqdmulh.s<illegal width 8>	d20, d0, d7
    64f4:	stmdbmi	r7, {r0, r1, r2, r3, r4, r5, r6, r9, ip}
    64f8:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    64fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6500:	b	ffe444f8 <ftello64@plt+0xffe419f8>
    6504:	andeq	r2, r2, r8, ror r8
    6508:	strdeq	r0, [r0], -r4
    650c:	andeq	r2, r2, r2, lsr #16
    6510:	ldrdeq	lr, [r0], -sl
    6514:	andeq	lr, r0, r4, lsr #29
    6518:			; <UNDEFINED> instruction: 0x0000eebe
    651c:	svcmi	0x00f0e92d
    6520:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    6524:	adclt	r4, sp, r1, asr #26
    6528:	stmdbeq	r4!, {r0, r6, r8, r9, fp, lr}^
    652c:	stmdbcs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    6530:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    6534:	svclt	0x00082800
    6538:	stmiapl	fp!, {r0, sl, sp}^
    653c:			; <UNDEFINED> instruction: 0x932b681b
    6540:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6544:	cmple	r9, r0, lsl #24
    6548:	stmibvs	r0, {r0, r2, r9, sl, lr}^
    654c:	subsle	r2, r8, r0, lsl #16
    6550:	strmi	sl, [pc], -r5, lsl #24
    6554:			; <UNDEFINED> instruction: 0x46214616
    6558:			; <UNDEFINED> instruction: 0xf85ef7fe
    655c:	blcs	7ed178 <ftello64@plt+0x7ea678>
    6560:	stmdbvc	r3, {r0, r1, r3, r6, r8, fp, ip, lr, pc}
    6564:	cmple	r8, r2, lsl #22
    6568:			; <UNDEFINED> instruction: 0xf8d569e8
    656c:			; <UNDEFINED> instruction: 0xf7feb000
    6570:			; <UNDEFINED> instruction: 0xf1b1f857
    6574:			; <UNDEFINED> instruction: 0x46803fff
    6578:			; <UNDEFINED> instruction: 0xf1b0bf08
    657c:			; <UNDEFINED> instruction: 0x46893fff
    6580:			; <UNDEFINED> instruction: 0xf10dd043
    6584:			; <UNDEFINED> instruction: 0x46280a18
    6588:			; <UNDEFINED> instruction: 0xf8f2f7fd
    658c:	ldrbmi	r4, [r3], -r2, lsr #12
    6590:			; <UNDEFINED> instruction: 0x46384631
    6594:	cdp2	0, 15, cr15, cr0, cr0, {0}
    6598:	bllt	417db0 <ftello64@plt+0x4152b0>
    659c:	adcsmi	r9, r3, #5120	; 0x1400
    65a0:	stmdbvs	ip!, {r0, r3, r4, r5, fp, ip, lr, pc}^
    65a4:	ldrtmi	sl, [r3], -r4, lsl #16
    65a8:			; <UNDEFINED> instruction: 0x4651463a
    65ac:			; <UNDEFINED> instruction: 0xf7fd9400
    65b0:			; <UNDEFINED> instruction: 0x4604fcbf
    65b4:			; <UNDEFINED> instruction: 0xf0004650
    65b8:	ldmiblt	r4, {r0, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    65bc:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    65c0:	tsteq	ip, fp, lsl #2	; <UNPREDICTABLE>
    65c4:	strcs	r6, [r1], #-2155	; 0xfffff795
    65c8:	andcs	r9, r3, r4, lsl #20
    65cc:			; <UNDEFINED> instruction: 0xf7ff9400
    65d0:	strmi	pc, [r4], -sp, ror #26
    65d4:			; <UNDEFINED> instruction: 0xf7fd9804
    65d8:	and	pc, r2, r3, ror ip	; <UNPREDICTABLE>
    65dc:			; <UNDEFINED> instruction: 0xf6c02437
    65e0:	bmi	5075e8 <ftello64@plt+0x504ae8>
    65e4:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    65e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    65ec:	subsmi	r9, sl, fp, lsr #22
    65f0:	strtmi	sp, [r0], -pc, lsl #2
    65f4:	pop	{r0, r2, r3, r5, ip, sp, pc}
    65f8:	ldrbtcs	r8, [pc], #-4080	; 6600 <ftello64@plt+0x3b00>
    65fc:	streq	pc, [r0], #-1728	; 0xfffff940
    6600:	ldrbtcs	lr, [lr], #-2031	; 0xfffff811
    6604:	streq	pc, [r0], #-1728	; 0xfffff940
    6608:	strcs	lr, [r1], #-2027	; 0xfffff815
    660c:	streq	pc, [r0], #-1728	; 0xfffff940
    6610:			; <UNDEFINED> instruction: 0xf7fbe7e7
    6614:	blmi	242324 <ftello64@plt+0x23f824>
    6618:	sbcsvc	pc, r9, #1325400064	; 0x4f000000
    661c:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    6620:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6624:	ldrbtmi	r3, [r8], #-792	; 0xfffffce8
    6628:	b	1944620 <ftello64@plt+0x1941b20>
    662c:	andeq	r2, r2, r4, lsr #15
    6630:	strdeq	r0, [r0], -r4
    6634:	andeq	r2, r2, sl, ror #13
    6638:			; <UNDEFINED> instruction: 0x0000edb4
    663c:	andeq	lr, r0, lr, ror sp
    6640:	muleq	r0, r6, sp
    6644:			; <UNDEFINED> instruction: 0x4616b5f0
    6648:	addlt	r4, r7, ip, lsl sl
    664c:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    6650:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6654:			; <UNDEFINED> instruction: 0xf04f9305
    6658:	movtlt	r0, #33536	; 0x8300
    665c:	strmi	r6, [r4], -r7, lsl #16
    6660:			; <UNDEFINED> instruction: 0x460db337
    6664:			; <UNDEFINED> instruction: 0xf884f7fd
    6668:	stmdbvs	r3!, {r0, r3, r5, r9, sl, lr}^
    666c:	ldrtmi	sl, [r2], -r4, lsl #16
    6670:	ldc2	7, cr15, [sl, #1012]	; 0x3f4
    6674:	cmplt	r0, r5, lsl #12
    6678:	blmi	458ec8 <ftello64@plt+0x4563c8>
    667c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6680:	blls	1606f0 <ftello64@plt+0x15dbf0>
    6684:	tstle	r7, sl, asr r0
    6688:	andlt	r4, r7, r8, lsr #12
    668c:	strdls	fp, [r0], -r0
    6690:	tsteq	ip, r7, lsl #2	; <UNPREDICTABLE>
    6694:	strcs	r6, [r0, #-2147]	; 0xfffff79d
    6698:	strcs	r9, [r0], #-2564	; 0xfffff5fc
    669c:	stmib	sp, {r0, sp}^
    66a0:			; <UNDEFINED> instruction: 0xf7ff4502
    66a4:	strmi	pc, [r5], -r3, lsl #26
    66a8:			; <UNDEFINED> instruction: 0xf7fd9804
    66ac:	strb	pc, [r3, r9, lsl #24]!	; <UNPREDICTABLE>
    66b0:			; <UNDEFINED> instruction: 0xf6c02549
    66b4:	ldrb	r0, [pc, r0, lsl #10]
    66b8:	mcr	7, 7, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    66bc:	andeq	r2, r2, r2, lsl #13
    66c0:	strdeq	r0, [r0], -r4
    66c4:	andeq	r2, r2, r4, asr r6
    66c8:	rscscc	pc, pc, pc, asr #32
    66cc:	svclt	0x00004770
    66d0:	push	{r0, r2, r3, r6, r9, fp, lr}
    66d4:			; <UNDEFINED> instruction: 0x469843f0
    66d8:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
    66dc:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
    66e0:	movwls	r6, #30747	; 0x781b
    66e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    66e8:	rsble	r2, ip, r0, lsl #16
    66ec:	stmibvs	r0, {r2, r9, sl, lr}^
    66f0:	rsble	r2, ip, r0, lsl #16
    66f4:	blcs	20788 <ftello64@plt+0x1dc88>
    66f8:	strmi	sp, [sp], -ip, asr #32
    66fc:			; <UNDEFINED> instruction: 0xff90f7fd
    6700:	strmi	r1, [r6], -fp, asr #24
    6704:			; <UNDEFINED> instruction: 0xf1b0bf08
    6708:			; <UNDEFINED> instruction: 0x460f3fff
    670c:	stmdbge	r5, {r1, r2, r3, r4, r5, ip, lr, pc}
    6710:			; <UNDEFINED> instruction: 0xf7fd69e0
    6714:	stmdbge	r4, {r0, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6718:	tstls	r0, sl, lsr #12
    671c:	stmdbls	r5, {r0, r1, r8, r9, fp, sp, pc}
    6720:	blx	ff1c4720 <ftello64@plt+0xff1c1c20>
    6724:	addlt	r4, r0, #5242880	; 0x500000
    6728:	andvs	pc, r0, r0, asr #32
    672c:	blls	f53a8 <ftello64@plt+0xf28a8>
    6730:	ldmne	r6!, {r5, r9, sl, lr}^
    6734:	streq	pc, [r0, -r7, asr #2]
    6738:			; <UNDEFINED> instruction: 0xf81af7fd
    673c:	ldmdbmi	r4!, {r5, fp, sp, lr}
    6740:	ldrbtmi	r3, [r9], #-28	; 0xffffffe4
    6744:	stmdb	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6748:	stmdacs	r0, {r0, r7, r9, sl, lr}
    674c:			; <UNDEFINED> instruction: 0x4632d051
    6750:	strls	r4, [r0, #-1595]	; 0xfffff9c5
    6754:	stmia	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6758:	teqle	ip, r0, lsl #16
    675c:	blx	fe62cb74 <ftello64@plt+0xfe62a074>
    6760:	movwls	pc, #25480	; 0x6388	; <UNPREDICTABLE>
    6764:	ldmdale	r9, {r1, r8, fp, sp}
    6768:			; <UNDEFINED> instruction: 0x4648b9d1
    676c:	stm	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6770:			; <UNDEFINED> instruction: 0xf6c0203b
    6774:	bmi	9c677c <ftello64@plt+0x9c3c7c>
    6778:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
    677c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6780:	subsmi	r9, sl, r7, lsl #22
    6784:	andlt	sp, r9, sp, lsr r1
    6788:	mvnshi	lr, #12386304	; 0xbd0000
    678c:			; <UNDEFINED> instruction: 0xf6c02001
    6790:	ldrb	r0, [r0, r0]!
    6794:			; <UNDEFINED> instruction: 0xf6c02049
    6798:	strb	r0, [ip, r0]!
    679c:	mvnle	r2, r4, lsl #18
    67a0:	andcs	sl, r1, #8, 22	; 0x2000
    67a4:			; <UNDEFINED> instruction: 0x464b1a58
    67a8:			; <UNDEFINED> instruction: 0xf7fb3804
    67ac:	stmdacs	r1, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    67b0:			; <UNDEFINED> instruction: 0x4648d111
    67b4:	ldmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    67b8:			; <UNDEFINED> instruction: 0xf7fbb118
    67bc:	strmi	lr, [r4], -r0, asr #31
    67c0:	mulcs	r0, ip, r9
    67c4:	ldrsbtcs	lr, [r7], -r7
    67c8:	andeq	pc, r0, r0, asr #13
    67cc:	ldrsbtcs	lr, [lr], #-115	; 0xffffff8d
    67d0:	andeq	pc, r0, r0, asr #13
    67d4:			; <UNDEFINED> instruction: 0xf7fbe7cf
    67d8:			; <UNDEFINED> instruction: 0x4604efb2
    67dc:			; <UNDEFINED> instruction: 0xf7fc4648
    67e0:	stmdacs	r0, {r1, r3, r6, fp, sp, lr, pc}
    67e4:	stccs	0, cr13, [r0], {236}	; 0xec
    67e8:	adclt	sp, r0, #231	; 0xe7
    67ec:	andvs	pc, r0, r0, asr #32
    67f0:			; <UNDEFINED> instruction: 0xf7fbe7c1
    67f4:	stmdacs	r0, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    67f8:	addlt	sp, r0, #189	; 0xbd
    67fc:	andvs	pc, r0, r0, asr #32
    6800:			; <UNDEFINED> instruction: 0xf7fbe7b9
    6804:	svclt	0x0000ee4a
    6808:	strdeq	r2, [r2], -r6
    680c:	strdeq	r0, [r0], -r4
    6810:	andeq	lr, r0, lr, lsl #25
    6814:	andeq	r2, r2, r6, asr r5
    6818:	mvnsmi	lr, sp, lsr #18
    681c:	stmdacs	r0, {r1, r7, ip, sp, pc}
    6820:			; <UNDEFINED> instruction: 0x4604d056
    6824:	stmdacs	r0, {r6, r7, r8, fp, sp, lr}
    6828:	stmdavs	r3!, {r0, r3, r4, r6, ip, lr, pc}
    682c:	suble	r2, r8, r0, lsl #22
    6830:	mrc2	7, 7, pc, cr6, cr13, {7}
    6834:	svclt	0x00081c4b
    6838:	svccc	0x00fff1b0
    683c:			; <UNDEFINED> instruction: 0xf110d031
    6840:	strtmi	r0, [r0], -r4, lsl #16
    6844:	streq	pc, [r0], -r1, asr #2
    6848:			; <UNDEFINED> instruction: 0xff92f7fc
    684c:	stmdbmi	r6!, {r5, fp, sp, lr}
    6850:	ldrbtmi	r3, [r9], #-28	; 0xffffffe4
    6854:	ldm	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6858:	movtlt	r4, #34309	; 0x8605
    685c:	strbmi	r2, [r2], -r0, lsl #2
    6860:	tstls	r0, r3, lsr r6
    6864:	ldmda	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6868:	strtmi	fp, [r9], -r8, ror #18
    686c:	ldmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6870:	andle	r3, r8, r1
    6874:			; <UNDEFINED> instruction: 0xf7fb4628
    6878:			; <UNDEFINED> instruction: 0x4604effe
    687c:	strtmi	fp, [r0], -r0, asr #19
    6880:	pop	{r1, ip, sp, pc}
    6884:			; <UNDEFINED> instruction: 0xf7fb81f0
    6888:	stmdacs	r0, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    688c:	addlt	sp, r4, #242	; 0xf2
    6890:			; <UNDEFINED> instruction: 0xf7fb4628
    6894:			; <UNDEFINED> instruction: 0xf044eff0
    6898:	strtmi	r6, [r0], -r0, lsl #8
    689c:	pop	{r1, ip, sp, pc}
    68a0:	strcs	r8, [r1], #-496	; 0xfffffe10
    68a4:	streq	pc, [r0], #-1728	; 0xfffff940
    68a8:	andlt	r4, r2, r0, lsr #12
    68ac:	ldrhhi	lr, [r0, #141]!	; 0x8d
    68b0:	svc	0x0044f7fb
    68b4:	stmdacs	r0, {r2, r9, sl, lr}
    68b8:	addlt	sp, r4, #225	; 0xe1
    68bc:	strvs	pc, [r0], #-68	; 0xffffffbc
    68c0:	strbcs	lr, [r9], #-2013	; 0xfffff823
    68c4:	streq	pc, [r0], #-1728	; 0xfffff940
    68c8:	andlt	r4, r2, r0, lsr #12
    68cc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    68d0:			; <UNDEFINED> instruction: 0xf6c02437
    68d4:	strtmi	r0, [r0], -r0, lsl #8
    68d8:	pop	{r1, ip, sp, pc}
    68dc:	ldrbtcs	r8, [lr], #-496	; 0xfffffe10
    68e0:	streq	pc, [r0], #-1728	; 0xfffff940
    68e4:	svclt	0x0000e7cb
    68e8:	andeq	lr, r0, lr, ror fp
    68ec:	svcmi	0x00f0e92d
    68f0:	vpush	{s8-s217}
    68f4:	blmi	ff4a9504 <ftello64@plt+0xff4a6a04>
    68f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    68fc:	ldmdavs	fp, {r0, r4, r7, ip, sp, pc}
    6900:			; <UNDEFINED> instruction: 0xf04f930f
    6904:	movwcs	r0, #768	; 0x300
    6908:	movwcc	lr, #35277	; 0x89cd
    690c:	stmdacs	r0, {r1, r3, r8, r9, ip, pc}
    6910:	sbchi	pc, r9, r0
    6914:	strmi	r6, [r5], -r7, lsl #16
    6918:			; <UNDEFINED> instruction: 0xf0002f00
    691c:	stmdavs	r6, {r2, r6, r7, pc}^
    6920:			; <UNDEFINED> instruction: 0xf0402e00
    6924:			; <UNDEFINED> instruction: 0xf10780ae
    6928:			; <UNDEFINED> instruction: 0x461c031c
    692c:	bcc	442154 <ftello64@plt+0x43f654>
    6930:			; <UNDEFINED> instruction: 0xff1ef7fc
    6934:	tstcs	r2, r0, lsr #12
    6938:	svc	0x0090f7fb
    693c:	stmdacs	r0, {r2, r9, sl, lr}
    6940:	adcshi	pc, r5, r0, asr #32
    6944:			; <UNDEFINED> instruction: 0xee1849bf
    6948:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    694c:	stmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6950:	stmdacs	r0, {r7, r9, sl, lr}
    6954:	sbchi	pc, r0, r0
    6958:	bleq	a42d94 <ftello64@plt+0xa40294>
    695c:			; <UNDEFINED> instruction: 0x46014632
    6960:			; <UNDEFINED> instruction: 0xf7fd4658
    6964:	strmi	pc, [r6], -r3, lsl #29
    6968:	stmdals	sl, {r3, r5, r7, r8, fp, ip, sp, pc}
    696c:			; <UNDEFINED> instruction: 0xf7fda90e
    6970:	blls	3c62c4 <ftello64@plt+0x3c37c4>
    6974:	stmdble	r3, {r2, r8, r9, fp, sp}
    6978:	blcs	64d8c <ftello64@plt+0x6228c>
    697c:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
    6980:			; <UNDEFINED> instruction: 0xf7fd980a
    6984:	andcs	pc, r0, #643072	; 0x9d000
    6988:			; <UNDEFINED> instruction: 0x46404611
    698c:	ldmda	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6990:			; <UNDEFINED> instruction: 0xf7fb4640
    6994:	cdp	15, 1, cr14, cr8, cr2, {6}
    6998:	blge	1c91e0 <ftello64@plt+0x1c66e0>
    699c:	stmdbge	r8, {r0, r3, r9, fp, sp, pc}
    69a0:	blx	8c49a6 <ftello64@plt+0x8c1ea6>
    69a4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    69a8:	addhi	pc, r9, r0, asr #32
    69ac:	blx	19c29d4 <ftello64@plt+0x19bfed4>
    69b0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    69b4:	svcge	0x000baa0e
    69b8:	strcs	lr, [r3, #-2509]	; 0xfffff633
    69bc:	beq	d42df8 <ftello64@plt+0xd402f8>
    69c0:	strls	r4, [fp], -sp, asr #12
    69c4:			; <UNDEFINED> instruction: 0x33a8f5a0
    69c8:	bicvc	pc, r0, #683671552	; 0x28c00000
    69cc:	blge	32b5e8 <ftello64@plt+0x328ae8>
    69d0:	mlas	fp, r9, r6, r4
    69d4:	bls	12d60c <ftello64@plt+0x12ab0c>
    69d8:	ldmibvs	r1, {r2, r8, r9, fp, sp}
    69dc:	stmdbvc	r3, {r0, r1, r8, fp, ip, lr, pc}
    69e0:			; <UNDEFINED> instruction: 0xf0002b01
    69e4:	stmdals	r7, {r1, r2, r7, pc}
    69e8:			; <UNDEFINED> instruction: 0xff40f7fd
    69ec:			; <UNDEFINED> instruction: 0xf0402800
    69f0:	stmdbls	ip, {r0, r3, r7, pc}
    69f4:	blls	d82b4 <ftello64@plt+0xd57b4>
    69f8:	strtmi	r2, [r0], -r0, lsl #4
    69fc:	ldrbmi	r9, [r3], -r0, lsl #6
    6a00:			; <UNDEFINED> instruction: 0xf956f7fe
    6a04:			; <UNDEFINED> instruction: 0xf0402800
    6a08:	blls	3a6c88 <ftello64@plt+0x3a4188>
    6a0c:			; <UNDEFINED> instruction: 0xf0402b02
    6a10:	blls	366c80 <ftello64@plt+0x364180>
    6a14:	blt	16dd5a8 <ftello64@plt+0x16daaa8>
    6a18:	strle	r0, [fp, #-1946]	; 0xfffff866
    6a1c:	andcs	r9, r6, #3072	; 0xc00
    6a20:	strtmi	r9, [r0], -ip, lsl #18
    6a24:	ldrbmi	r9, [r3], -r0, lsl #6
    6a28:			; <UNDEFINED> instruction: 0xf942f7fe
    6a2c:	blls	3b4e74 <ftello64@plt+0x3b2374>
    6a30:	suble	r2, r8, r4, lsl #22
    6a34:	stmdals	sl, {r0, r1, r2, r8, fp, ip, pc}
    6a38:	mcr2	7, 7, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    6a3c:	cmnle	r1, r0, lsl #16
    6a40:			; <UNDEFINED> instruction: 0xf7fd980a
    6a44:	movwcs	pc, #2621	; 0xa3d	; <UNPREDICTABLE>
    6a48:	movwls	r4, #42525	; 0xa61d
    6a4c:			; <UNDEFINED> instruction: 0x4641463a
    6a50:			; <UNDEFINED> instruction: 0xf7fd4658
    6a54:	stmdacs	r0, {r0, r1, r3, r9, sl, fp, ip, sp, lr, pc}
    6a58:	adchi	pc, ip, r0, asr #32
    6a5c:	strbmi	r9, [r9], -fp, lsl #22
    6a60:	blcs	2ca90 <ftello64@plt+0x29f90>
    6a64:			; <UNDEFINED> instruction: 0x2601bf18
    6a68:	ldc2l	7, cr15, [r6, #1012]	; 0x3f4
    6a6c:	stccs	6, cr4, [r0, #-16]
    6a70:	stmdbls	ip, {r4, r5, r7, r8, ip, lr, pc}
    6a74:	ldmible	lr!, {r2, r8, fp, sp}
    6a78:	blcs	64e8c <ftello64@plt+0x6238c>
    6a7c:			; <UNDEFINED> instruction: 0x2601d1bb
    6a80:			; <UNDEFINED> instruction: 0x2645e7de
    6a84:	streq	pc, [r0], -r0, asr #13
    6a88:	blmi	1b5944c <ftello64@plt+0x1b5694c>
    6a8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6a90:	blls	3e0b00 <ftello64@plt+0x3de000>
    6a94:			; <UNDEFINED> instruction: 0xf040405a
    6a98:	ldrtmi	r8, [r0], -ip, asr #1
    6a9c:	ldc	0, cr11, [sp], #68	; 0x44
    6aa0:	pop	{r1, r8, r9, fp, pc}
    6aa4:			; <UNDEFINED> instruction: 0x26498ff0
    6aa8:	streq	pc, [r0], -r0, asr #13
    6aac:			; <UNDEFINED> instruction: 0xf7fbe7ec
    6ab0:	stmdacs	r0, {r1, r2, r6, r9, sl, fp, sp, lr, pc}
    6ab4:	addlt	sp, r6, #232	; 0xe8
    6ab8:	strvs	pc, [r0], -r6, asr #32
    6abc:	strbmi	lr, [r0], -r4, ror #15
    6ac0:	mrc	7, 6, APSR_nzcv, cr8, cr11, {7}
    6ac4:	blls	380a4c <ftello64@plt+0x37df4c>
    6ac8:	stmiapl	r3!, {r0, r2, r8, fp, ip, pc}^
    6acc:	blcs	3533c <ftello64@plt+0x3283c>
    6ad0:	addsmi	fp, r1, #24, 30	; 0x60
    6ad4:	sbfx	sp, r3, #17, #14
    6ad8:	mcr	7, 2, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    6adc:	blcs	a0af0 <ftello64@plt+0x9dff0>
    6ae0:			; <UNDEFINED> instruction: 0xf7fbd0d2
    6ae4:	tstlt	r0, ip, lsr #28
    6ae8:			; <UNDEFINED> instruction: 0xf040b280
    6aec:	strtmi	r6, [r6], -r0, lsl #8
    6af0:	stmdals	sl, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    6af4:	ldc2	7, cr15, [r8, #1012]	; 0x3f4
    6af8:	stmdals	sl, {r0, r1, r2, r8, fp, ip, pc}
    6afc:	mrc2	7, 3, pc, cr14, cr13, {7}
    6b00:	addsle	r2, sp, r0, lsl #16
    6b04:	strmi	r9, [r2], -r4, lsl #26
    6b08:	streq	lr, [sl], #-2525	; 0xfffff623
    6b0c:	andls	fp, r3, #4, 22	; 0x1000
    6b10:			; <UNDEFINED> instruction: 0xf9d6f7fd
    6b14:	strls	r9, [sl], #-2563	; 0xfffff5fd
    6b18:	andls	r4, r3, #64, 12	; 0x4000000
    6b1c:	mcr	7, 5, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    6b20:	tstlt	r0, #12288	; 0x3000
    6b24:	andls	r9, r3, #458752	; 0x70000
    6b28:	mcr	7, 5, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    6b2c:	stmdbls	r9, {r0, r1, r9, fp, ip, pc}
    6b30:			; <UNDEFINED> instruction: 0x46084616
    6b34:			; <UNDEFINED> instruction: 0xff8ef006
    6b38:			; <UNDEFINED> instruction: 0xf7fb9808
    6b3c:	stmdals	r9, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
    6b40:	ldcl	7, cr15, [r4], #-1004	; 0xfffffc14
    6b44:	eorscs	lr, fp, #160, 14	; 0x2800000
    6b48:			; <UNDEFINED> instruction: 0xf6c09d04
    6b4c:	ldrb	r0, [fp, r0, lsl #4]
    6b50:	strcs	r9, [r1], -r3, lsl #4
    6b54:			; <UNDEFINED> instruction: 0xf9b4f7fd
    6b58:	bls	cf760 <ftello64@plt+0xccc60>
    6b5c:	ldrb	r9, [fp, sl, lsl #6]
    6b60:	mcr	7, 4, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    6b64:	stmdacs	r0, {r1, r5, r9, sl, lr}
    6b68:	stmdals	r7, {r2, r3, r4, r6, r7, r8, ip, lr, pc}
    6b6c:			; <UNDEFINED> instruction: 0xf7fb9203
    6b70:	bls	102580 <ftello64@plt+0xffa80>
    6b74:	stmdbls	r9, {r5, r6, r8, ip, sp, pc}
    6b78:	bfi	r4, r6, #12, #15
    6b7c:	stmdals	r7, {r1, r7, r9, ip, sp, pc}
    6b80:	andvs	pc, r0, #66	; 0x42
    6b84:			; <UNDEFINED> instruction: 0xf7fb9203
    6b88:	bls	102568 <ftello64@plt+0xffa68>
    6b8c:	mvnsle	r2, r0, lsl #16
    6b90:	svclt	0x00181e13
    6b94:			; <UNDEFINED> instruction: 0xf0862301
    6b98:	stmdbls	r9, {r0, r9, sl}
    6b9c:	streq	pc, [r1], -r6
    6ba0:	cmple	r8, r3, lsr r3
    6ba4:	bcs	44240c <ftello64@plt+0x43f90c>
    6ba8:	stmdals	r8, {r0, r1, r3, r5, r6, fp, sp, lr}
    6bac:	blx	1144bb0 <ftello64@plt+0x11420b0>
    6bb0:	strb	r4, [r1, r6, lsl #12]
    6bb4:	ldmib	sp, {r2, r9, sl, lr}^
    6bb8:	stcls	3, cr0, [r4, #-40]	; 0xffffffd8
    6bbc:	svclt	0x00182b00
    6bc0:			; <UNDEFINED> instruction: 0xf7fd2601
    6bc4:	movwcs	pc, #2429	; 0x97d	; <UNPREDICTABLE>
    6bc8:	stclne	3, cr9, [r3], #-40	; 0xffffffd8
    6bcc:	bicle	r4, r7, r0, asr #12
    6bd0:	mrc	7, 2, APSR_nzcv, cr0, cr11, {7}
    6bd4:			; <UNDEFINED> instruction: 0xf7fbb188
    6bd8:	stmdacs	r0, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    6bdc:	stmdals	r7, {r1, r2, r3, r6, r7, r8, ip, lr, pc}
    6be0:	mcr	7, 2, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    6be4:	stmdacs	r0, {r1, r9, sl, lr}
    6be8:			; <UNDEFINED> instruction: 0xf7fbd0d2
    6bec:	mvnlt	lr, r8, lsr #27
    6bf0:	stmdbls	r9, {r1, r2, r7, r9, ip, sp, pc}
    6bf4:	strvs	pc, [r0], -r6, asr #32
    6bf8:	stmdals	r7, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    6bfc:	mrc	7, 1, APSR_nzcv, cr10, cr11, {7}
    6c00:	stmdacs	r0, {r1, r9, sl, lr}
    6c04:			; <UNDEFINED> instruction: 0x4613d1f1
    6c08:	stmdbvs	r3, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
    6c0c:			; <UNDEFINED> instruction: 0xf008ba1c
    6c10:			; <UNDEFINED> instruction: 0xf504f935
    6c14:	teqcc	r0, #40, 6	; 0xa0000000
    6c18:			; <UNDEFINED> instruction: 0xf67f4283
    6c1c:			; <UNDEFINED> instruction: 0x4640aeb1
    6c20:	mcr	7, 1, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    6c24:			; <UNDEFINED> instruction: 0xf7fd980a
    6c28:	str	pc, [sp, -fp, asr #18]!
    6c2c:	ldrmi	r4, [r3], -r2, lsl #12
    6c30:			; <UNDEFINED> instruction: 0xf7fbe7b1
    6c34:			; <UNDEFINED> instruction: 0x4616ec32
    6c38:	svclt	0x0000e77b
    6c3c:	ldrdeq	r2, [r2], -r8
    6c40:	strdeq	r0, [r0], -r4
    6c44:	andeq	lr, r0, r2, lsr r4
    6c48:	andeq	r2, r2, r4, asr #4
    6c4c:	mvnsmi	lr, #737280	; 0xb4000
    6c50:	stccs	8, cr6, [r0], {12}
    6c54:	addshi	pc, r1, r0
    6c58:	stmdavs	r0, {r2, r7, r9, sl, lr}
    6c5c:	ldrteq	r7, [sp], -r7, lsl #16
    6c60:	addhi	pc, r1, r0, asr #2
    6c64:			; <UNDEFINED> instruction: 0x0640f017
    6c68:	ldmcc	pc!, {r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6c6c:			; <UNDEFINED> instruction: 0xf007d03f
    6c70:			; <UNDEFINED> instruction: 0xf1b80e3f
    6c74:	rsbsle	r0, r6, r0, lsl #30
    6c78:	svceq	0x0008f1be
    6c7c:			; <UNDEFINED> instruction: 0xf1a47846
    6c80:	rsbsle	r0, r5, r2, lsl #10
    6c84:			; <UNDEFINED> instruction: 0x46772ebf
    6c88:			; <UNDEFINED> instruction: 0xf100bfd8
    6c8c:	vstrle.16	s1, [r6, #-4]	; <UNPREDICTABLE>
    6c90:	vacge.f32	q9, q8, <illegal reg q7.5>
    6c94:	mrccs	0, 7, r8, cr15, cr10, {4}
    6c98:	stfcsd	f5, [r3, #-424]	; 0xfffffe58
    6c9c:			; <UNDEFINED> instruction: 0xf8d0d963
    6ca0:			; <UNDEFINED> instruction: 0xf1ae6002
    6ca4:	blt	d880b4 <ftello64@plt+0xd855b4>
    6ca8:	stmdale	r1!, {r0, r2, r3, r4, r5, r8, sl, fp, sp}^
    6cac:			; <UNDEFINED> instruction: 0xf005e8df
    6cb0:	bvs	181ee60 <ftello64@plt+0x181c360>
    6cb4:	rsbvs	r6, r0, sl, ror #20
    6cb8:	bvs	1a9ee68 <ftello64@plt+0x1a9c368>
    6cbc:	bvs	1a9ee6c <ftello64@plt+0x1a9c36c>
    6cc0:	rsbvs	r6, r0, r0, rrx
    6cc4:	rsbvs	r6, r0, r0, rrx
    6cc8:	rsbvs	r6, r0, r0, rrx
    6ccc:	rsbvs	r6, r0, r0, rrx
    6cd0:	rsbvs	r6, r0, r0, rrx
    6cd4:	rsbvs	r6, r0, r0, rrx
    6cd8:	rsbvs	r6, r0, r0, rrx
    6cdc:	rsbvs	r6, r0, r0, rrx
    6ce0:	rsbvs	r6, r0, r0, rrx
    6ce4:	rsbvs	r6, r0, r0, rrx
    6ce8:	bvs	181ee70 <ftello64@plt+0x181c370>
    6cec:			; <UNDEFINED> instruction: 0xf0076a60
    6cf0:	cfstrscs	mvf0, [r3], {3}
    6cf4:	strcs	sp, [r1, #-60]	; 0xffffffc4
    6cf8:	strbmi	r4, [r5, #-165]	; 0xffffff5b
    6cfc:			; <UNDEFINED> instruction: 0xf100d833
    6d00:			; <UNDEFINED> instruction: 0x1c6c0901
    6d04:	strbmi	r4, [ip], -r0, lsr #8
    6d08:	bl	84d60 <ftello64@plt+0x82260>
    6d0c:	b	1397724 <ftello64@plt+0x1394c24>
    6d10:	mvnsle	r2, r6, lsl #12
    6d14:	vraddhn.i16	d20, <illegal reg q11.5>, <illegal reg q12.5>
    6d18:	bl	fea08b2c <ftello64@plt+0xfea0602c>
    6d1c:	cdpne	5, 11, cr0, cr8, cr5, {0}
    6d20:	stmdale	r5!, {r0, r2, r3, r4, r5, fp, sp}
    6d24:			; <UNDEFINED> instruction: 0xf000e8df
    6d28:			; <UNDEFINED> instruction: 0x37242437
    6d2c:	strtcs	r3, [r4], #-1847	; 0xfffff8c9
    6d30:			; <UNDEFINED> instruction: 0x37372437
    6d34:			; <UNDEFINED> instruction: 0x37372437
    6d38:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    6d3c:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    6d40:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    6d44:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    6d48:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    6d4c:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    6d50:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    6d54:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    6d58:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    6d5c:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    6d60:	strcc	r2, [r4, -r4, lsr #8]!
    6d64:	andcs	r3, lr, r4, lsr #14
    6d68:	andeq	pc, r0, r0, asr #13
    6d6c:	mvnshi	lr, #12386304	; 0xbd0000
    6d70:			; <UNDEFINED> instruction: 0xf6c02026
    6d74:	pop	{}	; <UNPREDICTABLE>
    6d78:	ldrshtcs	r8, [sl], -r0
    6d7c:	andeq	pc, r0, r0, asr #13
    6d80:	mvnshi	lr, #12386304	; 0xbd0000
    6d84:	svceq	0x003ff1be
    6d88:			; <UNDEFINED> instruction: 0xf1b6bf08
    6d8c:	strdle	r3, [sl], #255	; 0xff	; <UNPREDICTABLE>
    6d90:	stmdbeq	r6, {r8, ip, sp, lr, pc}
    6d94:	adcsmi	r1, r5, #660	; 0x294
    6d98:			; <UNDEFINED> instruction: 0xf8c2d3e5
    6d9c:	blne	fea2ada4 <ftello64@plt+0xfea282a4>
    6da0:	ldrdcs	pc, [r0], -ip
    6da4:	streq	lr, [r6], #-2825	; 0xfffff4f7
    6da8:	blls	1dee28 <ftello64@plt+0x1dc328>
    6dac:	vmlaeq.f64	d14, d18, d25
    6db0:	andsvs	r4, pc, r6, ror r4	; <UNPREDICTABLE>
    6db4:	andsvs	r9, lr, r8, lsl #22
    6db8:	andmi	pc, r0, ip, asr #17
    6dbc:	ldmdblt	r0, {r3, sp, lr}
    6dc0:	andeq	pc, r0, ip, asr #17
    6dc4:	ldrdcs	lr, [r0], -r2
    6dc8:	mcrcc	7, 6, lr, cr0, cr0, {6}
    6dcc:	sfmcs	f0, 4, [r0, #-216]	; 0xffffff28
    6dd0:			; <UNDEFINED> instruction: 0xf890d0c9
    6dd4:			; <UNDEFINED> instruction: 0xf1008002
    6dd8:	vfmane.f16	s1, s10, s6	; <UNPREDICTABLE>
    6ddc:	sbceq	pc, r0, r8, lsl #2
    6de0:	ldr	r4, [ip, r6, lsl #8]
    6de4:	svcmi	0x00f0e92d
    6de8:	cfstr64vc	mvdx15, [r5, #-692]!	; 0xfffffd4c
    6dec:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
    6df0:	andls	sl, r9, #20, 30	; 0x50
    6df4:			; <UNDEFINED> instruction: 0xf8df2904
    6df8:	ldrbtmi	r2, [sl], #-1296	; 0xfffffaf0
    6dfc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6e00:			; <UNDEFINED> instruction: 0xf04f93e3
    6e04:			; <UNDEFINED> instruction: 0xf04f0300
    6e08:	stmib	r7, {r8, r9}^
    6e0c:	stmib	r7, {r8, r9, ip, sp}^
    6e10:	teqvs	fp, r2, lsl #6
    6e14:	pkhtbmi	sp, r3, sl, asr #18
    6e18:	cdpne	8, 8, cr7, cr3, cr0, {0}
    6e1c:	andls	r2, sl, r2, lsl #22
    6e20:	stmdacs	r3, {r2, r4, r6, fp, ip, lr, pc}
    6e24:	andeq	pc, r5, #1073741864	; 0x40000028
    6e28:			; <UNDEFINED> instruction: 0xf10bbfc8
    6e2c:	cfstrsle	mvf0, [r4], {5}
    6e30:	stmdble	fp, {r0, r9, fp, sp}^
    6e34:			; <UNDEFINED> instruction: 0xf10b1fca
    6e38:	bcs	7e5c <ftello64@plt+0x535c>
    6e3c:			; <UNDEFINED> instruction: 0xf814d046
    6e40:	bcc	55a4c <ftello64@plt+0x52f4c>
    6e44:	blcc	6ba78 <ftello64@plt+0x68f78>
    6e48:	blcs	56ba84 <ftello64@plt+0x568f84>
    6e4c:	ldm	pc, {r1, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    6e50:	bleq	302e64 <ftello64@plt+0x300364>
    6e54:	cmppl	r1, fp, lsl #2
    6e58:	cmppl	r1, r1, asr r1
    6e5c:	cmppl	r1, r1, asr r1
    6e60:	blpl	18323ac <ftello64@plt+0x182f8ac>
    6e64:			; <UNDEFINED> instruction: 0x5651ad56
    6e68:	stceq	0, cr15, [r0], {79}	; 0x4f
    6e6c:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6e70:	blge	66d29c <ftello64@plt+0x66a79c>
    6e74:	strcs	r4, [r0], -r5, ror #12
    6e78:	movwls	r4, #50844	; 0xc69c
    6e7c:	stmdbls	fp, {r3, r9, sl, lr}
    6e80:	ldrmi	r6, [r8], -r1, asr #32
    6e84:			; <UNDEFINED> instruction: 0xf036e013
    6e88:	tstle	r4, r2, lsl #6
    6e8c:	cdpne	8, 8, cr7, cr11, cr1, {1}
    6e90:	ldmdale	fp, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp}
    6e94:	addsmi	r3, r1, #1073741824	; 0x40000000
    6e98:			; <UNDEFINED> instruction: 0x3601d818
    6e9c:	smlabtmi	r0, r0, r9, lr
    6ea0:	strmi	r4, [ip], #-1456	; 0xfffffa50
    6ea4:	andeq	lr, r1, #165888	; 0x28800
    6ea8:	andeq	pc, r8, r0, lsl #2
    6eac:	bcs	7af8c <ftello64@plt+0x7848c>
    6eb0:	vstrcs.16	s26, [r0, #-24]	; 0xffffffe8	; <UNPREDICTABLE>
    6eb4:			; <UNDEFINED> instruction: 0xf834d1e7
    6eb8:	bcc	95ac8 <ftello64@plt+0x92fc8>
    6ebc:	addslt	fp, fp, #372736	; 0x5b000
    6ec0:	bl	fec93ae4 <ftello64@plt+0xfec90fe4>
    6ec4:	b	13cae18 <ftello64@plt+0x13c8318>
    6ec8:	rscle	r0, r6, #-1073741772	; 0xc0000034
    6ecc:	stmdbeq	lr, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6ed0:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
    6ed4:	ldrtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6ed8:	strtcc	pc, [r8], #-2271	; 0xfffff721
    6edc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6ee0:	blls	ff8e0f50 <ftello64@plt+0xff8de450>
    6ee4:			; <UNDEFINED> instruction: 0xf040405a
    6ee8:	strbmi	r8, [r8], -r0, lsl #4
    6eec:	cfstr64vc	mvdx15, [r5, #-52]!	; 0xffffffcc
    6ef0:	svchi	0x00f0e8bd
    6ef4:	ldmibeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6ef8:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
    6efc:			; <UNDEFINED> instruction: 0xf04fe7ea
    6f00:			; <UNDEFINED> instruction: 0xf04f0c01
    6f04:	ldr	r0, [r3, r2, lsl #16]!
    6f08:	stceq	0, cr15, [r1], {79}	; 0x4f
    6f0c:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6f10:			; <UNDEFINED> instruction: 0xf04fe7ae
    6f14:			; <UNDEFINED> instruction: 0xf04f0c00
    6f18:	str	r0, [r9, r4, lsl #16]!
    6f1c:	strbtmi	r9, [r5], -ip, lsl #22
    6f20:			; <UNDEFINED> instruction: 0x971046ba
    6f24:	biceq	lr, r8, #3072	; 0xc00
    6f28:	strls	r9, [lr, -pc, lsl #8]
    6f2c:	mul	r9, r9, r6
    6f30:			; <UNDEFINED> instruction: 0xf9916829
    6f34:	stmdbcs	r0, {ip}
    6f38:	strcc	sp, [r8, #-2823]	; 0xfffff4f9
    6f3c:	beq	14336c <ftello64@plt+0x14086c>
    6f40:	andsle	r4, fp, r9, lsr #11
    6f44:	svccs	0x0000686f
    6f48:	ldfnep	f5, [ip], #-968	; 0xfffffc38
    6f4c:			; <UNDEFINED> instruction: 0xf7fb4620
    6f50:	strmi	lr, [r6], -r0, lsl #19
    6f54:	andeq	pc, r0, sl, asr #17
    6f58:			; <UNDEFINED> instruction: 0xf0002800
    6f5c:	stmdavs	r9!, {r3, r6, r7, r8, pc}
    6f60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6f64:			; <UNDEFINED> instruction: 0xf800463a
    6f68:			; <UNDEFINED> instruction: 0xf7fb3b01
    6f6c:	stmib	r5, {r1, r3, r4, r5, r9, fp, sp, lr, pc}^
    6f70:	strcc	r6, [r8, #-1024]	; 0xfffffc00
    6f74:	beq	1433a4 <ftello64@plt+0x1408a4>
    6f78:	mvnle	r4, r9, lsr #11
    6f7c:	movwcs	sl, #3347	; 0xd13
    6f80:	eorvs	r9, fp, r9, lsl #20
    6f84:	andcc	r9, r8, #13312	; 0x3400
    6f88:	strvc	lr, [lr], #-2525	; 0xfffff623
    6f8c:	blcs	56b7cc <ftello64@plt+0x568ccc>
    6f90:	ldm	pc, {r0, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    6f94:	ldmibls	r9, {r0, r1, ip, sp, lr, pc}
    6f98:	mulsne	r0, r9, r0
    6f9c:	andsne	r1, r0, r0, lsl r0
    6fa0:	andsne	r1, r0, r0, lsl r0
    6fa4:	stmibcs	r5, {r4, r8, r9, fp, sp, pc}^
    6fa8:	ldmdbcs	r0, {r0, r3, r5, r8, r9, fp, sp, pc}
    6fac:	stceq	0, cr15, [r0], {79}	; 0x4f
    6fb0:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6fb4:	andcs	lr, r0, ip, asr r7
    6fb8:	stmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6fbc:	ldmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6fc0:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
    6fc4:	movwcs	r9, #2569	; 0xa09
    6fc8:	bls	39f21c <ftello64@plt+0x39c71c>
    6fcc:	addsvs	r6, r3, r3, asr r0
    6fd0:	ldrsbvs	r6, [r3, -r3]
    6fd4:	bl	1ee01c <ftello64@plt+0x1eb51c>
    6fd8:			; <UNDEFINED> instruction: 0xf8540788
    6fdc:			; <UNDEFINED> instruction: 0xf7fb0b04
    6fe0:	adcsmi	lr, ip, #155648	; 0x26000
    6fe4:			; <UNDEFINED> instruction: 0xe775d1f9
    6fe8:			; <UNDEFINED> instruction: 0xf8d39b0c
    6fec:	ldmdavs	r9, {ip, pc}^
    6ff0:	tstls	pc, r8, asr #12
    6ff4:			; <UNDEFINED> instruction: 0xf9c8f00c
    6ff8:	strmi	r9, [r2], pc, lsl #18
    6ffc:			; <UNDEFINED> instruction: 0xf0002800
    7000:	blls	2e72d4 <ftello64@plt+0x2e47d4>
    7004:			; <UNDEFINED> instruction: 0xf0002b16
    7008:	blcs	4a74d4 <ftello64@plt+0x4a49d4>
    700c:	msrhi	SPSR_s, r0
    7010:	ldrbtmi	r4, [sl], #-2751	; 0xfffff541
    7014:	tstcs	r0, ip, lsl #22
    7018:	ldmvs	fp, {r3, r4, r7, fp, sp, lr}^
    701c:	strtmi	r9, [r8], -r1
    7020:			; <UNDEFINED> instruction: 0x4653461e
    7024:			; <UNDEFINED> instruction: 0xf7fb9600
    7028:			; <UNDEFINED> instruction: 0x4681ec34
    702c:			; <UNDEFINED> instruction: 0xf7fb4650
    7030:			; <UNDEFINED> instruction: 0xf1b9e9fe
    7034:			; <UNDEFINED> instruction: 0xf0400f00
    7038:	stmdbls	lr, {r0, r1, r2, r3, r4, r7, pc}
    703c:			; <UNDEFINED> instruction: 0xf7fb6828
    7040:	stmdacs	r0, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
    7044:	tsthi	pc, r0	; <UNPREDICTABLE>
    7048:			; <UNDEFINED> instruction: 0xf7fb6828
    704c:	blls	2c1734 <ftello64@plt+0x2bec34>
    7050:	vqrdmulh.s<illegal width 8>	d2, d0, d3
    7054:	blls	3672b0 <ftello64@plt+0x3647b0>
    7058:	vqdmulh.s<illegal width 8>	d2, d0, d2
    705c:	andcs	r8, r0, #-2147483648	; 0x80000000
    7060:	strtmi	r2, [r8], -r1, lsl #2
    7064:	stmib	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7068:	stmdacs	r0, {r0, r7, r9, sl, lr}
    706c:	svcge	0x0032f47f
    7070:	stmdavs	r8!, {r2, r3, r9, sl, fp, ip, pc}
    7074:	strge	lr, [r0], #-2518	; 0xfffff62a
    7078:			; <UNDEFINED> instruction: 0x46224651
    707c:	stmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7080:	ldmvs	r1!, {r1, r4, r5, r6, r7, fp, sp, lr}
    7084:			; <UNDEFINED> instruction: 0xf7fb6828
    7088:	stmdavs	r8!, {r1, r3, r6, r7, r8, fp, sp, lr, pc}
    708c:			; <UNDEFINED> instruction: 0xf7fb4649
    7090:			; <UNDEFINED> instruction: 0x9e09e978
    7094:	stmdavs	r8!, {r0, r1, r9, sl, lr}
    7098:	ldmdavs	sp, {r1, r3, r4, r7, fp, sp, lr}
    709c:	ldmvs	fp, {r0, r3, r4, r6, fp, sp, lr}^
    70a0:	adcsvs	r6, r5, #-939524096	; 0xc8000000
    70a4:	rscsvs	r6, r1, #-872415231	; 0xcc000001
    70a8:	ldmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    70ac:			; <UNDEFINED> instruction: 0xf04f2c07
    70b0:			; <UNDEFINED> instruction: 0x46330210
    70b4:			; <UNDEFINED> instruction: 0xf1036272
    70b8:	vcge.u8	d0, d0, d12
    70bc:			; <UNDEFINED> instruction: 0xf8c680da
    70c0:			; <UNDEFINED> instruction: 0xf8c3901c
    70c4:	str	r9, [r5, r4]
    70c8:	tstcs	r0, ip, lsl #28
    70cc:	ldmvs	r3!, {r3, r5, r9, sl, lr}^
    70d0:	movwls	r6, #47282	; 0xb8b2
    70d4:	andls	r6, r2, #3342336	; 0x330000
    70d8:	stmib	sp, {r0, r1, r3, r9, fp, ip, pc}^
    70dc:	bmi	fe3538e4 <ftello64@plt+0xfe350de4>
    70e0:	ldrbtmi	r6, [sl], #-2163	; 0xfffff78d
    70e4:	bl	ff5450d8 <ftello64@plt+0xff5425d8>
    70e8:	str	r4, [r2, r1, lsl #13]!
    70ec:	tstcs	r0, ip, lsl #28
    70f0:	ldmdbvs	r3!, {r3, r5, r9, sl, lr}^
    70f4:	movwls	r6, #47410	; 0xb932
    70f8:	movwls	r6, #63667	; 0xf8b3
    70fc:	andls	r6, r4, #15925248	; 0xf30000
    7100:	tstls	r1, #3276800	; 0x320000
    7104:	movwls	r9, #15115	; 0x3b0b
    7108:	movwls	r9, #11023	; 0x2b0f
    710c:	stmib	sp, {r0, r4, r8, r9, fp, ip, pc}^
    7110:	bmi	fe04fd18 <ftello64@plt+0xfe04d218>
    7114:	ldrbtmi	r6, [sl], #-2163	; 0xfffff78d
    7118:	bl	feec510c <ftello64@plt+0xfeec260c>
    711c:	str	r4, [r8, r1, lsl #13]
    7120:	tstcs	r0, ip, lsl #28
    7124:	ldmibvs	r2!, {r3, r5, r9, sl, lr}
    7128:	ldmdbvs	r6!, {r0, r1, r4, r5, r6, r7, r8, fp, sp, lr}
    712c:	cfmadd32ls	mvax0, mvfx9, mvfx12, mvfx11
    7130:	ldmdbvs	r6!, {r2, r4, r5, r7, r9, sl, lr}^
    7134:			; <UNDEFINED> instruction: 0xf8dc9206
    7138:	strls	r2, [pc], -r8
    713c:	movwls	r9, #24075	; 0x5e0b
    7140:	ldrdcc	pc, [ip], -ip
    7144:			; <UNDEFINED> instruction: 0xf8dc9604
    7148:	movwls	r6, #4096	; 0x1000
    714c:	cfmadd32ls	mvax0, mvfx9, mvfx15, mvfx11
    7150:	strcs	lr, [r2], -sp, asr #19
    7154:	andls	r9, r0, #45056	; 0xb000
    7158:			; <UNDEFINED> instruction: 0xf8dc4a70
    715c:	ldrbtmi	r3, [sl], #-4
    7160:	bl	fe5c5154 <ftello64@plt+0xfe5c2654>
    7164:	strb	r4, [r4, -r1, lsl #13]!
    7168:	b	ffa4515c <ftello64@plt+0xffa4265c>
    716c:			; <UNDEFINED> instruction: 0xf43f2800
    7170:	addlt	sl, r0, #100, 30	; 0x190
    7174:	stmdbvs	r0, {r6, ip, sp, lr, pc}
    7178:			; <UNDEFINED> instruction: 0xf7fb6828
    717c:	str	lr, [r1, -r0, lsr #18]!
    7180:	streq	lr, [fp], #-2980	; 0xfffff45c
    7184:			; <UNDEFINED> instruction: 0xf5b61ce6
    7188:	eorle	r7, r3, #64, 30	; 0x100
    718c:	ldrbmi	r4, [r9], -r2, lsr #12
    7190:	mvnscs	pc, #64, 4
    7194:			; <UNDEFINED> instruction: 0xf88d2099
    7198:			; <UNDEFINED> instruction: 0xf10d008c
    719c:			; <UNDEFINED> instruction: 0xf88d008f
    71a0:	stcge	0, cr4, [r3, #-568]!	; 0xfffffdc8
    71a4:			; <UNDEFINED> instruction: 0xf88d0a24
    71a8:			; <UNDEFINED> instruction: 0xf7fb408d
    71ac:	stmdbls	r9, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
    71b0:			; <UNDEFINED> instruction: 0x462a4633
    71b4:	andcs	r3, r2, r8, lsr #2
    71b8:	bl	fe2451ac <ftello64@plt+0xfe2426ac>
    71bc:	andscs	r9, r4, #147456	; 0x24000
    71c0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    71c4:	subvs	r4, sl, #11534336	; 0xb00000
    71c8:	svccs	0x0034f853
    71cc:	bicvs	r6, sl, fp, asr r8
    71d0:	ldrbt	r6, [pc], fp, lsl #4
    71d4:	mrscs	r2, R10_usr
    71d8:			; <UNDEFINED> instruction: 0xf7fb4628
    71dc:	strmi	lr, [r1], lr, lsl #18
    71e0:			; <UNDEFINED> instruction: 0xf47f2800
    71e4:	stmdavs	lr!, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp, pc}
    71e8:	andcc	lr, r1, #3506176	; 0x358000
    71ec:	svclt	0x00184293
    71f0:	ldrhle	r4, [lr], #-97	; 0xffffff9f
    71f4:	movwcc	r1, #6385	; 0x18f1
    71f8:	orrscs	r6, r9, #115	; 0x73
    71fc:			; <UNDEFINED> instruction: 0xf8d9730b
    7200:	addsmi	r3, r3, #4
    7204:			; <UNDEFINED> instruction: 0x464ebf18
    7208:	bl	27b334 <ftello64@plt+0x278834>
    720c:	movwcc	r0, #4355	; 0x1103
    7210:	andcc	pc, r4, r9, asr #17
    7214:	movwvc	r0, #47651	; 0xba23
    7218:	addsmi	r6, r3, #7536640	; 0x730000
    721c:	shadd16mi	fp, r0, r8
    7220:	bl	1bb370 <ftello64@plt+0x1b8870>
    7224:	strtmi	r0, [r2], -r3, lsl #24
    7228:	ldrbmi	r3, [r9], -r1, lsl #6
    722c:			; <UNDEFINED> instruction: 0xf88c6073
    7230:			; <UNDEFINED> instruction: 0xf7fb400c
    7234:	stmdavs	r8!, {r2, r4, r5, r6, r7, fp, sp, lr, pc}
    7238:			; <UNDEFINED> instruction: 0xf7fb2100
    723c:	cdpls	8, 0, cr14, cr9, cr2, {5}
    7240:	stmdavs	r8!, {r0, r1, r9, sl, lr}
    7244:	ldmdavs	sp, {r1, r3, r4, fp, sp, lr}^
    7248:			; <UNDEFINED> instruction: 0xf8d3689c
    724c:	adcsvs	ip, r2, #12
    7250:	teqvs	r4, #1342177295	; 0x5000000f
    7254:	eorsgt	pc, r4, r6, asr #17
    7258:			; <UNDEFINED> instruction: 0x63b2691a
    725c:	ldmda	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7260:			; <UNDEFINED> instruction: 0xf04fe7ac
    7264:			; <UNDEFINED> instruction: 0xf6c00954
    7268:	ldrt	r0, [r3], -r0, lsl #18
    726c:	ldrbtmi	r4, [sl], #-2604	; 0xfffff5d4
    7270:	stccc	6, cr14, [r8], {208}	; 0xd0
    7274:	bl	2ad2a0 <ftello64@plt+0x2aa7a0>
    7278:			; <UNDEFINED> instruction: 0xf85a0204
    727c:	ldmdavs	r2, {r2, ip}^
    7280:	subsvs	r6, sl, r1, asr #3
    7284:	stmdami	r7!, {r1, r2, r5, r7, r9, sl, sp, lr, pc}
    7288:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    728c:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
    7290:			; <UNDEFINED> instruction: 0xf0054478
    7294:	stmdavs	r8!, {r0, r1, r2, r7, r8, fp, ip, sp, lr, pc}
    7298:	ldm	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    729c:	andcs	lr, r0, #153092096	; 0x9200000
    72a0:	ldrmi	r4, [r1], -r8, asr #12
    72a4:	ldm	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    72a8:			; <UNDEFINED> instruction: 0xf8d9682e
    72ac:	ldmvs	r2!, {r2, ip, sp}
    72b0:	strbmi	lr, [sl], -fp, lsr #15
    72b4:	ldrtmi	r4, [r0], -r9, asr #12
    72b8:	ldm	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    72bc:	ldrdls	pc, [r0], -r5
    72c0:			; <UNDEFINED> instruction: 0xf8d96873
    72c4:	ldr	r2, [r5, r8]
    72c8:	ldrtmi	r2, [r0], -r0, lsl #4
    72cc:			; <UNDEFINED> instruction: 0xf7fb4611
    72d0:	ldmdavs	r3!, {r1, r2, r5, r7, fp, sp, lr, pc}^
    72d4:	str	r6, [r4, r8, lsr #16]!
    72d8:			; <UNDEFINED> instruction: 0xf00c4648
    72dc:	stmdacs	r0, {r0, r1, r3, r7, r8, fp, ip, sp, lr, pc}
    72e0:	mrcge	4, 4, APSR_nzcv, cr6, cr15, {1}
    72e4:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
    72e8:			; <UNDEFINED> instruction: 0xf7fbe694
    72ec:	svcls	0x000ee8d6
    72f0:	b	9452e4 <ftello64@plt+0x9427e4>
    72f4:	stmdacs	r0, {r0, r7, r9, sl, lr}
    72f8:	mcrge	4, 3, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
    72fc:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
    7300:	svclt	0x0000e668
    7304:	strdeq	r0, [r0], -r4
    7308:	ldrdeq	r1, [r2], -r6
    730c:	strdeq	r1, [r2], -r4
    7310:	strdeq	lr, [r0], -r2
    7314:	strdeq	lr, [r0], -r2
    7318:	muleq	r0, sl, r3
    731c:	andeq	lr, r0, sl, lsr #6
    7320:			; <UNDEFINED> instruction: 0x0000e1b6
    7324:	andeq	lr, r0, r0, ror #4
    7328:	andeq	lr, r0, lr, ror #2
    732c:	stmdbvs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    7330:			; <UNDEFINED> instruction: 0x6cc4b993
    7334:			; <UNDEFINED> instruction: 0xb12c4605
    7338:	stmdavs	r4!, {r5, r9, sl, lr}
    733c:	ldmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7340:	mvnsle	r2, r0, lsl #24
    7344:	ldrdmi	pc, [r8], r5
    7348:	strtmi	fp, [r0], -ip, lsr #2
    734c:			; <UNDEFINED> instruction: 0xf7fb6824
    7350:	stccs	8, cr14, [r0], {110}	; 0x6e
    7354:	ldfltd	f5, [r8, #-996]!	; 0xfffffc1c
    7358:	vqdmulh.s<illegal width 8>	d20, d0, d4
    735c:	stmdbmi	r4, {r0, r1, r2, r3, r5, r6, r9, sp}
    7360:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    7364:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7368:	bl	ff14535c <ftello64@plt+0xff14285c>
    736c:	ldrdeq	lr, [r0], -lr	; <UNPREDICTABLE>
    7370:	andeq	lr, r0, ip, lsr #3
    7374:	andeq	lr, r0, r6, asr #3
    7378:	svcmi	0x00f0e92d
    737c:	stc	6, cr4, [sp, #-120]!	; 0xffffff88
    7380:	ldrmi	r8, [r5], -r2, lsl #22
    7384:	addscs	r4, r4, #144, 24	; 0x9000
    7388:	addslt	r4, r1, ip, ror r4
    738c:	ldrmi	r9, [r8], -r9
    7390:	smlabbls	r8, lr, fp, r4
    7394:	stmiapl	r3!, {r8, sp}^
    7398:	movwls	r6, #63515	; 0xf81b
    739c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    73a0:	b	345394 <ftello64@plt+0x342894>
    73a4:	movwcs	fp, #269	; 0x10d
    73a8:	blls	25f45c <ftello64@plt+0x25c95c>
    73ac:	blcs	2bfc4 <ftello64@plt+0x294c4>
    73b0:	bge	3bb4ac <ftello64@plt+0x3b89ac>
    73b4:			; <UNDEFINED> instruction: 0xf1069202
    73b8:			; <UNDEFINED> instruction: 0xf10d0210
    73bc:			; <UNDEFINED> instruction: 0xf10d0b34
    73c0:			; <UNDEFINED> instruction: 0xf10d0a2c
    73c4:			; <UNDEFINED> instruction: 0xf10d0820
    73c8:	vmla.f16	s0, s16, s9
    73cc:	smladcs	r1, r0, sl, r2
    73d0:	stcge	3, cr2, [ip], {-0}
    73d4:	strls	r9, [r6], #-771	; 0xfffffcfd
    73d8:	bls	abff4 <ftello64@plt+0xa94f4>
    73dc:			; <UNDEFINED> instruction: 0x4641465b
    73e0:	strls	r4, [r1], #-1608	; 0xfffff9b8
    73e4:	ldrbmi	r9, [r2], -r0, lsl #4
    73e8:	ldc2	7, cr15, [r0], #-1020	; 0xfffffc04
    73ec:			; <UNDEFINED> instruction: 0xf0402800
    73f0:	stmdbls	lr, {r1, r5, r7, pc}
    73f4:	stmdbcs	r6, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, pc}
    73f8:	stmdbcs	r5, {r2, ip, lr, pc}
    73fc:	adchi	pc, r0, r0, asr #32
    7400:	eorsvs	r2, r3, r1, lsl #6
    7404:	subsle	r2, r9, r0, lsl #26
    7408:	stmdbcs	r2, {r1, r3, r5, fp, sp, lr}
    740c:	strmi	r9, [r2], #-2060	; 0xfffff7f4
    7410:	eorle	r6, r3, sl, lsr #32
    7414:	eorle	r2, r5, sp, lsl #18
    7418:	bcs	4f148 <ftello64@plt+0x4c648>
    741c:	stmdbcs	lr, {r1, r2, r3, r6, r8, fp, ip, lr, pc}
    7420:	stmdbcs	r7, {r0, r1, r2, r3, r5, ip, lr, pc}
    7424:	bls	27b4f8 <ftello64@plt+0x2789f8>
    7428:	bcs	11030 <ftello64@plt+0xe530>
    742c:	strcs	sp, [r0], #-469	; 0xfffffe2b
    7430:	blmi	1999dd4 <ftello64@plt+0x19972d4>
    7434:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7438:	blls	3e14a8 <ftello64@plt+0x3de9a8>
    743c:			; <UNDEFINED> instruction: 0xf040405a
    7440:	strtmi	r8, [r0], -r0, asr #1
    7444:	ldc	0, cr11, [sp], #68	; 0x44
    7448:	pop	{r1, r8, r9, fp, pc}
    744c:	svcne	0x004a8ff0
    7450:	stmible	ip!, {r0, r9, fp, sp}^
    7454:	bicsle	r2, r7, r0, lsl #26
    7458:	bicsle	r2, fp, r2, lsl #18
    745c:	andcc	r6, r1, #15859712	; 0xf20000
    7460:			; <UNDEFINED> instruction: 0xe7e060f2
    7464:	andcc	r6, r1, #11665408	; 0xb20000
    7468:	bcs	5f738 <ftello64@plt+0x5cc38>
    746c:	stmdbls	sp, {r0, r1, r2, r4, r5, r8, ip, lr, pc}
    7470:	orreq	pc, r8, #-2147483647	; 0x80000001
    7474:	movwls	r9, #14859	; 0x3a0b
    7478:	bne	ff4ae090 <ftello64@plt+0xff4ab590>
    747c:	smlawtcs	r3, r6, r9, lr
    7480:	bls	3813cc <ftello64@plt+0x37e8cc>
    7484:	bls	2f38f4 <ftello64@plt+0x2f0df4>
    7488:	bcs	8e54d8 <ftello64@plt+0x8e29d8>
    748c:	ldmdavs	r2!, {r0, r1, r3, r6, r7, ip, lr, pc}^
    7490:	rsbsvs	r3, r2, r1, lsl #4
    7494:	eorsle	r2, r2, r1, lsl #20
    7498:	andcs	r2, r1, ip, lsr r1
    749c:	ldmib	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    74a0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    74a4:			; <UNDEFINED> instruction: 0x4602d07e
    74a8:	stmdals	fp, {r0, r2, r3, r8, fp, ip, pc}
    74ac:	ldc2	7, cr15, [sl], {255}	; 0xff
    74b0:			; <UNDEFINED> instruction: 0xd12f2800
    74b4:	strls	r9, [r5, -r5, lsl #22]
    74b8:			; <UNDEFINED> instruction: 0xe7b4601f
    74bc:	bcs	442d24 <ftello64@plt+0x440224>
    74c0:	stmdals	fp, {r0, r2, r3, r8, fp, ip, pc}
    74c4:	stc2	7, cr15, [lr], {255}	; 0xff
    74c8:	stmdacs	r0, {r1, r9, sl, lr}
    74cc:	ldrtmi	sp, [r0], -fp, lsr #1
    74d0:			; <UNDEFINED> instruction: 0xf7ff4614
    74d4:	svcls	0x0006ff2b
    74d8:	strbmi	r9, [r1], -r2, lsl #28
    74dc:	tstcs	ip, lr, lsr r0
    74e0:			; <UNDEFINED> instruction: 0xf7fb2001
    74e4:	stmdacs	r0, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
    74e8:	blls	13b660 <ftello64@plt+0x138b60>
    74ec:	stmdbls	sp, {r0, r1, r3, r9, fp, ip, pc}
    74f0:	blls	ce040 <ftello64@plt+0xcb540>
    74f4:	addvs	r6, r1, r2, asr #32
    74f8:	andsvs	r9, r8, r3
    74fc:			; <UNDEFINED> instruction: 0xf106e793
    7500:	stmdbls	sp, {r2, r3, r6, r8, r9, sl}
    7504:	ldrtmi	r9, [sl], -fp, lsl #16
    7508:	stc2l	7, cr15, [ip], #-1020	; 0xfffffc04
    750c:	orrlt	r4, r0, r2, lsl #12
    7510:	and	r6, r5, r0, ror r8
    7514:	ldrtmi	r9, [r8], -r7
    7518:	svc	0x0088f7fa
    751c:	bls	1e16e4 <ftello64@plt+0x1debe4>
    7520:	stmdacc	r1, {r0, r4, r7, r9, ip, sp, pc}
    7524:	svclt	0x00182995
    7528:	rsbsvs	r2, r0, r4, asr r9
    752c:	svcge	0x007bf43f
    7530:	strls	lr, [r5, -sp, asr #15]
    7534:			; <UNDEFINED> instruction: 0x4604e777
    7538:			; <UNDEFINED> instruction: 0xf7ff4630
    753c:			; <UNDEFINED> instruction: 0xe777fef7
    7540:	stmdavs	sl!, {r0, r2, r4, r5, r8, r9, ip, sp, pc}
    7544:	stmdbls	ip, {r4, r5, r9, sl, lr}
    7548:			; <UNDEFINED> instruction: 0xf6c02426
    754c:	strmi	r0, [sl], #-1024	; 0xfffffc00
    7550:			; <UNDEFINED> instruction: 0xf7ff602a
    7554:	svcls	0x0006feeb
    7558:	strbmi	r9, [r1], -r2, lsl #28
    755c:	blcs	2e188 <ftello64@plt+0x2b688>
    7560:	svcge	0x0066f43f
    7564:			; <UNDEFINED> instruction: 0x4652465b
    7568:	strls	r4, [r1, -r8, asr #12]
    756c:			; <UNDEFINED> instruction: 0xf7ff9600
    7570:	stmdacs	r0, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    7574:	svcge	0x005cf47f
    7578:	blcc	16e1b8 <ftello64@plt+0x16b6b8>
    757c:			; <UNDEFINED> instruction: 0xf67f2b01
    7580:	stccs	15, cr10, [r0, #-348]	; 0xfffffea4
    7584:	stmdavs	sl!, {r1, r3, r5, r6, r7, ip, lr, pc}
    7588:	strmi	r9, [r2], #-2060	; 0xfffff7f4
    758c:	strb	r6, [r5, sl, lsr #32]!
    7590:	strtcs	r4, [r6], #-1584	; 0xfffff9d0
    7594:	mcr2	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    7598:	streq	pc, [r0], #-1728	; 0xfffff940
    759c:	strbmi	r9, [r1], -r6, lsl #30
    75a0:	ldrb	r9, [fp, r2, lsl #28]
    75a4:	stmia	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    75a8:			; <UNDEFINED> instruction: 0xf43f2800
    75ac:	addlt	sl, r4, #64, 30	; 0x100
    75b0:			; <UNDEFINED> instruction: 0xf7ff4630
    75b4:			; <UNDEFINED> instruction: 0xf044febb
    75b8:	svcls	0x00066400
    75bc:	cfmadd32ls	mvax2, mvfx4, mvfx2, mvfx1
    75c0:			; <UNDEFINED> instruction: 0xf7fae7cc
    75c4:	svclt	0x0000ef6a
    75c8:	andeq	r1, r2, r8, asr #18
    75cc:	strdeq	r0, [r0], -r4
    75d0:	muleq	r2, ip, r8
    75d4:	tstcc	r4, r4
    75d8:			; <UNDEFINED> instruction: 0xf7fa2214
    75dc:	svclt	0x0000bf2d
    75e0:			; <UNDEFINED> instruction: 0x4604b5f0
    75e4:	addlt	r6, r5, r0, lsl #16
    75e8:			; <UNDEFINED> instruction: 0x460e4b15
    75ec:	hvclt	1099	; 0x44b
    75f0:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
    75f4:	stmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    75f8:	cmplt	r5, r5, lsl #12
    75fc:	andlt	r4, r5, r8, lsr #12
    7600:	bmi	476dc8 <ftello64@plt+0x4742c8>
    7604:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
    7608:	ldmpl	fp, {r0, r5, sp, lr}
    760c:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
    7610:			; <UNDEFINED> instruction: 0xf7fbd1f4
    7614:	stmdavs	r3!, {r1, r4, r5, r7, fp, sp, lr, pc}
    7618:	stmdavs	r7, {r0, r1, r8, r9, ip, pc}
    761c:			; <UNDEFINED> instruction: 0xf7fb4638
    7620:	bmi	301678 <ftello64@plt+0x2feb78>
    7624:	tstcs	r1, r3, lsl #22
    7628:	andls	r4, r0, sl, ror r4
    762c:			; <UNDEFINED> instruction: 0xf7fb4630
    7630:	ldrtmi	lr, [r8], -r2, lsl #18
    7634:	ldmdb	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7638:	andlt	r4, r5, r8, lsr #12
    763c:	svclt	0x0000bdf0
    7640:	andeq	r1, r2, r4, ror #13
    7644:	andeq	sp, r0, sl, lsl #15
    7648:	andeq	r0, r0, r8, lsl #6
    764c:	andeq	sp, r0, r2, asr #19
    7650:	andeq	sp, r0, r8, asr r7
    7654:	suble	r2, pc, r0, lsl #20
    7658:	mvnsmi	lr, sp, lsr #18
    765c:			; <UNDEFINED> instruction: 0xf8df3a01
    7660:	stmne	lr, {r2, r3, r4, r7, pc}
    7664:	strmi	r1, [r5], -ip, asr #28
    7668:			; <UNDEFINED> instruction: 0x461f44f8
    766c:			; <UNDEFINED> instruction: 0xf7fbe003
    7670:	adcmi	lr, r6, #120, 18	; 0x1e0000
    7674:			; <UNDEFINED> instruction: 0xf814d01f
    7678:	strtmi	r0, [r9], -r1, lsl #30
    767c:	cmneq	pc, #160, 2	; 0x28	; <UNPREDICTABLE>
    7680:	svclt	0x0088281f
    7684:	stmdble	r1, {r5, r8, r9, fp, sp}
    7688:	ldrhle	r4, [r0, #40]!	; 0x28
    768c:			; <UNDEFINED> instruction: 0xf7fb205c
    7690:	stmdavc	r3!, {r3, r5, r6, r8, fp, sp, lr, pc}
    7694:	andsle	r2, r0, sl, lsl #22
    7698:	andsle	r2, r9, sp, lsl #22
    769c:	andsle	r2, ip, ip, lsl #22
    76a0:	andsle	r2, pc, fp, lsl #22
    76a4:	eorle	r2, r2, r8, lsl #22
    76a8:	strtmi	fp, [r9], -r3, ror #18
    76ac:			; <UNDEFINED> instruction: 0xf7fb2030
    76b0:	adcmi	lr, r6, #88, 18	; 0x160000
    76b4:	pop	{r0, r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    76b8:			; <UNDEFINED> instruction: 0x462981f0
    76bc:			; <UNDEFINED> instruction: 0xf7fb206e
    76c0:			; <UNDEFINED> instruction: 0xe7d6e950
    76c4:	tstcs	r1, r2, asr #12
    76c8:			; <UNDEFINED> instruction: 0xf7fb4628
    76cc:			; <UNDEFINED> instruction: 0xe7d0e8b4
    76d0:	rsbscs	r4, r2, r9, lsr #12
    76d4:	stmdb	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    76d8:	strtmi	lr, [r9], -fp, asr #15
    76dc:			; <UNDEFINED> instruction: 0xf7fb2066
    76e0:	strb	lr, [r6, r0, asr #18]
    76e4:	rsbscs	r4, r6, r9, lsr #12
    76e8:	ldmdb	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    76ec:	strtmi	lr, [r9], -r1, asr #15
    76f0:			; <UNDEFINED> instruction: 0xf7fb2062
    76f4:			; <UNDEFINED> instruction: 0xe7bce936
    76f8:	svclt	0x00004770
    76fc:	strdeq	sp, [r0], -r8
    7700:	svcmi	0x00f0e92d
    7704:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    7708:			; <UNDEFINED> instruction: 0xf8df8b04
    770c:			; <UNDEFINED> instruction: 0xf8df29c0
    7710:	ldrbtmi	r3, [sl], #-2496	; 0xfffff640
    7714:	ldmpl	r3, {r0, r2, r4, r7, ip, sp, pc}^
    7718:	ldmdavs	fp, {r0, r2, r3, r8, fp, sp, pc}
    771c:			; <UNDEFINED> instruction: 0xf04f9313
    7720:			; <UNDEFINED> instruction: 0xf7fc0300
    7724:	blls	387510 <ftello64@plt+0x384a10>
    7728:	vpadd.i8	d18, d0, d15
    772c:	stmdavs	r5, {r1, r4, r5, r7, sl, pc}
    7730:	blt	b59144 <ftello64@plt+0xb56644>
    7734:	svclt	0x002842ab
    7738:	tstle	r3, #54525952	; 0x3400000
    773c:	ldmibcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7740:	tstcs	r1, fp, lsr #12
    7744:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    7748:	ldmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    774c:	mulhi	r4, fp, r8
    7750:	svceq	0x0003f1b8
    7754:	strthi	pc, [r9], #512	; 0x200
    7758:			; <UNDEFINED> instruction: 0xf018e8df
    775c:			; <UNDEFINED> instruction: 0x03210309
    7760:	andeq	r0, sp, r6, ror #6
    7764:	ldmdbeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7768:	eorcs	r4, sp, #36700160	; 0x2300000
    776c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7770:	svc	0x0000f7fa
    7774:			; <UNDEFINED> instruction: 0xf8dfe7e2
    7778:	strtmi	r0, [r3], -r4, ror #18
    777c:	tstcs	r1, lr, lsl #4
    7780:			; <UNDEFINED> instruction: 0xf7fa4478
    7784:			; <UNDEFINED> instruction: 0xf8dfeef8
    7788:	tstcs	r1, r8, asr r9
    778c:	mulcc	r5, fp, r8
    7790:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    7794:	stmda	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7798:	blcs	9ee3d4 <ftello64@plt+0x9eb8d4>
    779c:	ldrbthi	pc, [r9], #-576	; 0xfffffdc0	; <UNPREDICTABLE>
    77a0:			; <UNDEFINED> instruction: 0x6006f8bb
    77a4:			; <UNDEFINED> instruction: 0xf8df2101
    77a8:			; <UNDEFINED> instruction: 0x4620293c
    77ac:	ldrbtmi	fp, [sl], #-2678	; 0xfffff58a
    77b0:			; <UNDEFINED> instruction: 0x4633b2b6
    77b4:	ldmda	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    77b8:			; <UNDEFINED> instruction: 0xf0402e00
    77bc:	strtmi	r8, [r1], -ip, ror #7
    77c0:			; <UNDEFINED> instruction: 0xf7fb200a
    77c4:			; <UNDEFINED> instruction: 0xf8dbe8ce
    77c8:			; <UNDEFINED> instruction: 0xf8db6008
    77cc:	tstcs	r1, ip
    77d0:			; <UNDEFINED> instruction: 0xf8dfba36
    77d4:	blt	fd1c2c <ftello64@plt+0xfcf12c>
    77d8:	ldrtmi	r4, [r3], -r0, lsr #12
    77dc:	ldmibne	sp!, {r1, r3, r4, r5, r6, sl, lr}
    77e0:			; <UNDEFINED> instruction: 0xf7fb950b
    77e4:			; <UNDEFINED> instruction: 0xf8dfe828
    77e8:	ldrtmi	r2, [fp], -r4, lsl #18
    77ec:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    77f0:			; <UNDEFINED> instruction: 0xf7fb4620
    77f4:	blls	38187c <ftello64@plt+0x37ed7c>
    77f8:	svclt	0x003842be
    77fc:	adcsmi	r4, r3, #65011712	; 0x3e00000
    7800:			; <UNDEFINED> instruction: 0xf0809309
    7804:			; <UNDEFINED> instruction: 0xf8df8386
    7808:	strtmi	r0, [r3], -r8, ror #17
    780c:	tstcs	r1, r3, lsr #4
    7810:			; <UNDEFINED> instruction: 0xf7fa4478
    7814:	blls	3832dc <ftello64@plt+0x3807dc>
    7818:	bls	2ec444 <ftello64@plt+0x2e9944>
    781c:	streq	pc, [r3, #-424]	; 0xfffffe58
    7820:	blx	fed6e44c <ftello64@plt+0xfed6b94c>
    7824:	smlabbcs	r1, r5, r5, pc	; <UNPREDICTABLE>
    7828:	bne	fe6d90b0 <ftello64@plt+0xfe6d65b0>
    782c:	stmiacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7830:	movwls	r0, #35181	; 0x896d
    7834:	strls	r4, [sl, #-1146]	; 0xfffffb86
    7838:	svc	0x00fcf7fa
    783c:			; <UNDEFINED> instruction: 0x3010f8bb
    7840:	ldmcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7844:	ldreq	pc, [r4, #-267]	; 0xfffffef5
    7848:	strls	fp, [r7, #-2651]	; 0xfffff5a5
    784c:	tstcs	r1, sl, ror r4
    7850:			; <UNDEFINED> instruction: 0x4620b29b
    7854:	ldrmi	r9, [sp], -r5, lsl #6
    7858:	svc	0x00ecf7fa
    785c:			; <UNDEFINED> instruction: 0xf0002d00
    7860:	blls	2a8688 <ftello64@plt+0x2a5b88>
    7864:	bcs	6e080 <ftello64@plt+0x6b580>
    7868:	movwcs	fp, #3988	; 0xf94
    786c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    7870:	cmplt	r3, sp, lsl r6
    7874:	stmeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7878:	eorcs	r4, r7, #36700160	; 0x2300000
    787c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7880:			; <UNDEFINED> instruction: 0xf7fa950a
    7884:			; <UNDEFINED> instruction: 0xf8bbee78
    7888:	tstcs	r1, r2, lsl r0
    788c:	ldmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7890:	blt	16d9118 <ftello64@plt+0x16d6618>
    7894:	streq	pc, [r8, #-267]	; 0xfffffef5
    7898:	strls	r4, [r6, #-1146]	; 0xfffffb86
    789c:	movwls	fp, #12955	; 0x329b
    78a0:	svc	0x00c8f7fa
    78a4:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    78a8:	ldmdavc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    78ac:	strteq	pc, [r7], -fp, lsl #2
    78b0:			; <UNDEFINED> instruction: 0xf04f447b
    78b4:	ldrbtmi	r0, [pc], #-2304	; 78bc <ftello64@plt+0x4dbc>
    78b8:	andslt	pc, r0, sp, asr #17
    78bc:	bcc	4430e4 <ftello64@plt+0x4405e4>
    78c0:	bcs	443128 <ftello64@plt+0x440628>
    78c4:	tstcs	r1, fp, asr #12
    78c8:			; <UNDEFINED> instruction: 0xf7fa4620
    78cc:			; <UNDEFINED> instruction: 0xf1a6efb4
    78d0:			; <UNDEFINED> instruction: 0xf1a60a13
    78d4:			; <UNDEFINED> instruction: 0xf8150514
    78d8:	ldrtmi	r3, [sl], -r1, lsl #30
    78dc:	strtmi	r2, [r0], -r1, lsl #2
    78e0:	svc	0x00a8f7fa
    78e4:	mvnsle	r4, lr, lsr #5
    78e8:			; <UNDEFINED> instruction: 0x8014f8da
    78ec:			; <UNDEFINED> instruction: 0xf8df464b
    78f0:	tstcs	r1, ip, lsl r8
    78f4:	blx	fe62ed0c <ftello64@plt+0xfe62c20c>
    78f8:	ldrbtmi	pc, [sl], #-2184	; 0xfffff778	; <UNPREDICTABLE>
    78fc:	andhi	pc, r0, sp, asr #17
    7900:	strbmi	r4, [r5], #-1568	; 0xfffff9e0
    7904:			; <UNDEFINED> instruction: 0xf7fa9502
    7908:			; <UNDEFINED> instruction: 0xf8dfef96
    790c:	strbmi	r2, [fp], -r4, lsl #16
    7910:	tstcs	r1, r6, lsl #26
    7914:			; <UNDEFINED> instruction: 0x4620447a
    7918:	svc	0x008cf7fa
    791c:	cfstrsls	mvf4, [r2, #-672]	; 0xfffffd60
    7920:			; <UNDEFINED> instruction: 0xf81546bb
    7924:	ldrbmi	r3, [sl], -r1, lsl #22
    7928:	strtmi	r2, [r0], -r1, lsl #2
    792c:	svc	0x0082f7fa
    7930:	mvnsle	r4, r8, lsr #11
    7934:			; <UNDEFINED> instruction: 0x5018f8ba
    7938:			; <UNDEFINED> instruction: 0xf8df464b
    793c:	ldrdcs	r2, [r1, -r8]
    7940:	ldc2	10, cr15, [r5], {149}	; 0x95	; <UNPREDICTABLE>
    7944:	ldrbtmi	r9, [sl], #-3331	; 0xfffff2fd
    7948:	strtmi	r4, [lr], #-1568	; 0xfffff9e0
    794c:			; <UNDEFINED> instruction: 0xf58cfa1f
    7950:			; <UNDEFINED> instruction: 0xf1099500
    7954:			; <UNDEFINED> instruction: 0xf7fa0901
    7958:	blls	183718 <ftello64@plt+0x180c18>
    795c:			; <UNDEFINED> instruction: 0xd1af4599
    7960:	ldmib	sp, {r0, r1, r2, r9, fp, ip, pc}^
    7964:	blx	d657a <ftello64@plt+0xd3a7a>
    7968:	movwls	r2, #29449	; 0x7309
    796c:	strtmi	r9, [r3], -r7, lsl #26
    7970:	sbfxeq	pc, pc, #17, #5
    7974:	tstcs	r1, fp, lsl #4
    7978:			; <UNDEFINED> instruction: 0xf7fa4478
    797c:			; <UNDEFINED> instruction: 0xf835edfc
    7980:	blt	1fe6590 <ftello64@plt+0x1fe3a90>
    7984:	svccs	0x0000b2bf
    7988:	sbcshi	pc, r1, #0
    798c:			; <UNDEFINED> instruction: 0xf1079b07
    7990:			; <UNDEFINED> instruction: 0xf8df0802
    7994:	strtmi	r9, [lr], -r8, lsl #15
    7998:	ldrbtmi	r4, [r9], #1091	; 0x443
    799c:			; <UNDEFINED> instruction: 0xf8164698
    79a0:	strbmi	r3, [sl], -r1, lsl #22
    79a4:	strtmi	r2, [r0], -r1, lsl #2
    79a8:	svc	0x0044f7fa
    79ac:	mvnsle	r4, r6, asr #10
    79b0:			; <UNDEFINED> instruction: 0x4621443d
    79b4:			; <UNDEFINED> instruction: 0xf7fa200a
    79b8:			; <UNDEFINED> instruction: 0xf8b5efd4
    79bc:			; <UNDEFINED> instruction: 0xf8df9000
    79c0:	tstcs	r1, r0, ror #14
    79c4:			; <UNDEFINED> instruction: 0xf999fa99
    79c8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    79cc:	blx	7cee8c <ftello64@plt+0x7cc38c>
    79d0:	strls	pc, [r3], -r9, lsl #19
    79d4:			; <UNDEFINED> instruction: 0xf7fa464b
    79d8:			; <UNDEFINED> instruction: 0xf8b5ef2e
    79dc:			; <UNDEFINED> instruction: 0xf8dfa002
    79e0:	tstcs	r1, r4, asr #14
    79e4:	blx	fe6c6454 <ftello64@plt+0xfe6c3954>
    79e8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    79ec:	blx	fe2c6270 <ftello64@plt+0xfe2c3770>
    79f0:			; <UNDEFINED> instruction: 0xf7fa4653
    79f4:			; <UNDEFINED> instruction: 0xf1b9ef20
    79f8:			; <UNDEFINED> instruction: 0xf0000f00
    79fc:			; <UNDEFINED> instruction: 0xf8df80a9
    7a00:	strcs	r3, [r0, #-1832]	; 0xfffff8d8
    7a04:	andls	pc, r8, sp, asr #17
    7a08:			; <UNDEFINED> instruction: 0xf8dd447b
    7a0c:	cdp	0, 0, cr9, cr8, cr8, {1}
    7a10:			; <UNDEFINED> instruction: 0xf8df3a10
    7a14:	ldrbtmi	r3, [fp], #-1816	; 0xfffff8e8
    7a18:	bcc	fe443240 <ftello64@plt+0xfe440740>
    7a1c:			; <UNDEFINED> instruction: 0x3710f8df
    7a20:	mcr	4, 0, r4, cr9, cr11, {3}
    7a24:	eors	r3, fp, r0, lsl sl
    7a28:			; <UNDEFINED> instruction: 0x2708f8df
    7a2c:	strtmi	r2, [r0], -r1, lsl #2
    7a30:			; <UNDEFINED> instruction: 0xf7fa447a
    7a34:			; <UNDEFINED> instruction: 0xf8dfef00
    7a38:	ldrtmi	r2, [fp], -r0, lsl #14
    7a3c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    7a40:			; <UNDEFINED> instruction: 0xf7fa4620
    7a44:			; <UNDEFINED> instruction: 0xf8dfeef8
    7a48:			; <UNDEFINED> instruction: 0x462306f4
    7a4c:	tstcs	r1, sl, lsl #4
    7a50:			; <UNDEFINED> instruction: 0xf7fa4478
    7a54:			; <UNDEFINED> instruction: 0x463aed90
    7a58:			; <UNDEFINED> instruction: 0x23224641
    7a5c:			; <UNDEFINED> instruction: 0xf7ff4620
    7a60:			; <UNDEFINED> instruction: 0xf8dffdf9
    7a64:			; <UNDEFINED> instruction: 0x462306dc
    7a68:	tstcs	r1, r2, lsl #4
    7a6c:			; <UNDEFINED> instruction: 0xf7fa4478
    7a70:	ldmdbhi	r3!, {r1, r7, r8, sl, fp, sp, lr, pc}
    7a74:			; <UNDEFINED> instruction: 0x26ccf8df
    7a78:	blt	16cfe84 <ftello64@plt+0x16cd384>
    7a7c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    7a80:			; <UNDEFINED> instruction: 0xf7fab29b
    7a84:			; <UNDEFINED> instruction: 0xf8dfeed8
    7a88:	bvc	fecd1590 <ftello64@plt+0xfeccea90>
    7a8c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    7a90:			; <UNDEFINED> instruction: 0xf7fa4620
    7a94:	blls	c35dc <ftello64@plt+0xc0adc>
    7a98:	ldrbmi	r3, [r6], #-1281	; 0xfffffaff
    7a9c:			; <UNDEFINED> instruction: 0xd053429d
    7aa0:	stccs	8, cr6, [r0, #-204]	; 0xffffff34
    7aa4:	strbmi	fp, [sl], -ip, lsl #30
    7aa8:	ldmdavs	r7!, {r9, sp}^
    7aac:	bl	2f6320 <ftello64@plt+0x2f3820>
    7ab0:	blt	fc9ac4 <ftello64@plt+0xfc6fc4>
    7ab4:			; <UNDEFINED> instruction: 0xf0402a00
    7ab8:	stfcsd	f0, [r1, #-764]	; 0xfffffd04
    7abc:	andcs	fp, r0, #20, 30	; 0x50
    7ac0:	andeq	pc, r1, #9
    7ac4:			; <UNDEFINED> instruction: 0xd1af2a00
    7ac8:	bcs	443330 <ftello64@plt+0x440830>
    7acc:	movwls	r2, #257	; 0x101
    7ad0:	strtmi	r4, [fp], -r0, lsr #12
    7ad4:	mcr	7, 5, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    7ad8:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx11
    7adc:			; <UNDEFINED> instruction: 0x21012a90
    7ae0:	strtmi	r9, [r0], -r0, lsl #14
    7ae4:	mcr	7, 5, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    7ae8:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx11
    7aec:	tstcs	r1, r0, lsl sl
    7af0:			; <UNDEFINED> instruction: 0xf7fa4620
    7af4:	ldrtmi	lr, [sl], -r0, lsr #29
    7af8:			; <UNDEFINED> instruction: 0x23224641
    7afc:			; <UNDEFINED> instruction: 0xf7ff4620
    7b00:			; <UNDEFINED> instruction: 0xf8dffda9
    7b04:	strtmi	r0, [r3], -r8, asr #12
    7b08:	tstcs	r1, r2, lsl #4
    7b0c:			; <UNDEFINED> instruction: 0xf7fa4478
    7b10:	ldmdbhi	r7!, {r1, r4, r5, r8, sl, fp, sp, lr, pc}
    7b14:			; <UNDEFINED> instruction: 0x2638f8df
    7b18:	blt	1fd93cc <ftello64@plt+0x1fd68cc>
    7b1c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    7b20:	adcslt	r4, pc, #32, 12	; 0x2000000
    7b24:			; <UNDEFINED> instruction: 0xf7fa9700
    7b28:	bvc	fee03548 <ftello64@plt+0xfee00a48>
    7b2c:			; <UNDEFINED> instruction: 0x2624f8df
    7b30:	tstcs	r1, fp, lsr #12
    7b34:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    7b38:			; <UNDEFINED> instruction: 0xf7fa9700
    7b3c:	blls	c3534 <ftello64@plt+0xc0a34>
    7b40:	ldrbmi	r3, [r6], #-1281	; 0xfffffaff
    7b44:			; <UNDEFINED> instruction: 0xd1ab429d
    7b48:	blx	2ae75e <ftello64@plt+0x2abc5e>
    7b4c:	movwls	r3, #13061	; 0x3305
    7b50:	tstcs	r1, r3, lsl #26
    7b54:			; <UNDEFINED> instruction: 0x2600f8df
    7b58:			; <UNDEFINED> instruction: 0xf1054620
    7b5c:			; <UNDEFINED> instruction: 0xf8b50a04
    7b60:	ldrbtmi	r9, [sl], #-0
    7b64:			; <UNDEFINED> instruction: 0xf999fa99
    7b68:			; <UNDEFINED> instruction: 0xf989fa1f
    7b6c:			; <UNDEFINED> instruction: 0xf7fa464b
    7b70:			; <UNDEFINED> instruction: 0xf8b5ee62
    7b74:			; <UNDEFINED> instruction: 0xf8df8002
    7b78:	smlattcs	r1, r4, r5, r2
    7b7c:			; <UNDEFINED> instruction: 0xf898fa98
    7b80:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    7b84:			; <UNDEFINED> instruction: 0xf888fa1f
    7b88:			; <UNDEFINED> instruction: 0xf7fa4643
    7b8c:			; <UNDEFINED> instruction: 0xf1b9ee54
    7b90:	subsle	r0, pc, r0, lsl #30
    7b94:	strbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    7b98:			; <UNDEFINED> instruction: 0xf8df2300
    7b9c:	ldrbmi	r1, [r7], -r8, asr #11
    7ba0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    7ba4:	ldrbtmi	sl, [r9], #-2818	; 0xfffff4fe
    7ba8:			; <UNDEFINED> instruction: 0xf8df9104
    7bac:			; <UNDEFINED> instruction: 0x461e15bc
    7bb0:			; <UNDEFINED> instruction: 0x4692469b
    7bb4:	tstls	r5, r9, ror r4
    7bb8:	stccs	0, cr14, [r0, #-184]	; 0xffffff48
    7bbc:	ldrmi	fp, [sl], -ip, lsl #30
    7bc0:	bcs	103c8 <ftello64@plt+0xd8c8>
    7bc4:	msrhi	SPSR_fx, r0, asr #32
    7bc8:			; <UNDEFINED> instruction: 0xf0402b00
    7bcc:	ldrtmi	r8, [r3], -r9, ror #2
    7bd0:	tstcs	r1, r2, asr r6
    7bd4:			; <UNDEFINED> instruction: 0xf7fa4620
    7bd8:	stccs	14, cr14, [r0, #-184]	; 0xffffff48
    7bdc:	cmnhi	r2, r0	; <UNPREDICTABLE>
    7be0:			; <UNDEFINED> instruction: 0xf0002d01
    7be4:	stfcsd	f0, [r2, #-508]	; 0xfffffe04
    7be8:	orrhi	pc, r4, r0
    7bec:	svcpl	0x0080f1b5
    7bf0:	cmnhi	r0, r0, asr #1	; <UNPREDICTABLE>
    7bf4:			; <UNDEFINED> instruction: 0xf0001c6b
    7bf8:	bls	128214 <ftello64@plt+0x125714>
    7bfc:	tstcs	r1, fp, lsr #12
    7c00:			; <UNDEFINED> instruction: 0xf7fa4620
    7c04:			; <UNDEFINED> instruction: 0x4621ee18
    7c08:			; <UNDEFINED> instruction: 0xf7fa200a
    7c0c:	movwcs	lr, #3754	; 0xeaa
    7c10:	strbmi	r3, [r7], #-1537	; 0xfffff9ff
    7c14:	andle	r4, fp, lr, asr #10
    7c18:	blt	b61d14 <ftello64@plt+0xb5f214>
    7c1c:	andeq	lr, r3, #348160	; 0x55000
    7c20:	ldrtmi	sp, [r3], fp, asr #3
    7c24:	strbmi	r3, [lr, #-1537]	; 0xfffff9ff
    7c28:			; <UNDEFINED> instruction: 0xf04f4447
    7c2c:	mvnsle	r0, r1, lsl #6
    7c30:	ldrdge	pc, [r8], -sp
    7c34:			; <UNDEFINED> instruction: 0xf8dd465a
    7c38:	blx	233c72 <ftello64@plt+0x231172>
    7c3c:	vmlacc.f32	s20, s2, s12
    7c40:	ldrmi	fp, [r3], -r3, asr #2
    7c44:	strcs	pc, [r4, #-2271]!	; 0xfffff721
    7c48:	strtmi	r2, [r0], -r1, lsl #2
    7c4c:			; <UNDEFINED> instruction: 0x9600447a
    7c50:	ldcl	7, cr15, [r0, #1000]!	; 0x3e8
    7c54:	ldrcs	pc, [r8, #-2271]	; 0xfffff721
    7c58:			; <UNDEFINED> instruction: 0xf89a2101
    7c5c:	strtmi	r3, [r0], -r0
    7c60:			; <UNDEFINED> instruction: 0xf7fa447a
    7c64:			; <UNDEFINED> instruction: 0xf8dfede8
    7c68:			; <UNDEFINED> instruction: 0xf89a250c
    7c6c:	tstcs	r1, r1
    7c70:			; <UNDEFINED> instruction: 0x4620447a
    7c74:	ldcl	7, cr15, [lr, #1000]	; 0x3e8
    7c78:	ldrdcc	pc, [r4], -sl
    7c7c:	ldrbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    7c80:	blt	6d008c <ftello64@plt+0x6cd58c>
    7c84:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    7c88:	ldcl	7, cr15, [r4, #1000]	; 0x3e8
    7c8c:	ldrdcc	pc, [r8], -sl
    7c90:	strbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    7c94:	blt	6d00a0 <ftello64@plt+0x6cd5a0>
    7c98:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    7c9c:	stcl	7, cr15, [sl, #1000]	; 0x3e8
    7ca0:	ldrdcc	pc, [ip], -sl
    7ca4:	ldrbcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    7ca8:	blt	6d00b4 <ftello64@plt+0x6cd5b4>
    7cac:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    7cb0:	stcl	7, cr15, [r0, #1000]	; 0x3e8
    7cb4:			; <UNDEFINED> instruction: 0x5010f8da
    7cb8:	strbcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    7cbc:	blt	b500c8 <ftello64@plt+0xb4d5c8>
    7cc0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    7cc4:			; <UNDEFINED> instruction: 0xf7fa462b
    7cc8:	blls	2433a8 <ftello64@plt+0x2408a8>
    7ccc:	svclt	0x00882d03
    7cd0:	vpadd.i8	d2, d0, d7
    7cd4:			; <UNDEFINED> instruction: 0xf8df8179
    7cd8:			; <UNDEFINED> instruction: 0x462304b0
    7cdc:	tstcs	r1, sl, lsl #4
    7ce0:			; <UNDEFINED> instruction: 0xf8dd4478
    7ce4:			; <UNDEFINED> instruction: 0xf7fa9034
    7ce8:	blls	242e08 <ftello64@plt+0x240308>
    7cec:	blcs	4968f8 <ftello64@plt+0x493df8>
    7cf0:	orrhi	pc, r7, r0, asr #4
    7cf4:	blcs	2e91c <ftello64@plt+0x2be1c>
    7cf8:	bichi	pc, r7, r0, asr #32
    7cfc:	movwls	r2, #33552	; 0x8310
    7d00:	tstcs	r5, #27262976	; 0x1a00000
    7d04:	ldrmi	r4, [r9, #1680]	; 0x690
    7d08:			; <UNDEFINED> instruction: 0x81a1f0c0
    7d0c:	ldrbtge	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7d10:	streq	lr, [r8, -r9, lsr #23]
    7d14:	bl	2d8e98 <ftello64@plt+0x2d6398>
    7d18:	ldrbtmi	r0, [sl], #1545	; 0x609
    7d1c:			; <UNDEFINED> instruction: 0xf815463d
    7d20:	ldrbmi	r3, [r2], -r1, lsl #22
    7d24:	strtmi	r2, [r0], -r1, lsl #2
    7d28:	stc	7, cr15, [r4, #1000]	; 0x3e8
    7d2c:	mvnsle	r4, lr, lsr #5
    7d30:	svceq	0x0010f1b8
    7d34:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    7d38:	stmdbge	lr, {r3, r8, r9, fp, ip, pc}
    7d3c:	andcs	r4, r2, sl, asr r6
    7d40:	movweq	lr, #15273	; 0x3ba9
    7d44:			; <UNDEFINED> instruction: 0xf7fa9102
    7d48:	stmdbls	r2, {r1, r6, r7, r8, sl, fp, sp, lr, pc}
    7d4c:	ldrtmi	r4, [r8], -r2, asr #12
    7d50:	bl	1d45d40 <ftello64@plt+0x1d43240>
    7d54:			; <UNDEFINED> instruction: 0xf0402800
    7d58:			; <UNDEFINED> instruction: 0xf8df8104
    7d5c:			; <UNDEFINED> instruction: 0x46230434
    7d60:	tstcs	r1, r9, lsl #4
    7d64:			; <UNDEFINED> instruction: 0xf7fa4478
    7d68:	andcs	lr, r0, r6, lsl #24
    7d6c:			; <UNDEFINED> instruction: 0xf8dfe008
    7d70:	strtmi	r0, [r3], -r4, lsr #8
    7d74:	tstcs	r1, lr, lsl #4
    7d78:			; <UNDEFINED> instruction: 0xf7fa4478
    7d7c:	strdcs	lr, [r0], -ip
    7d80:	ldrcs	pc, [r4], #-2271	; 0xfffff721
    7d84:	ldrbtmi	r4, [sl], #-3026	; 0xfffff42e
    7d88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7d8c:	subsmi	r9, sl, r3, lsl fp
    7d90:	orrhi	pc, r9, r0, asr #32
    7d94:	ldc	0, cr11, [sp], #84	; 0x54
    7d98:	pop	{r2, r8, r9, fp, pc}
    7d9c:	ldmmi	pc!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^	; <UNPREDICTABLE>
    7da0:	andcs	r4, pc, #36700160	; 0x2300000
    7da4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7da8:	bl	ff945d98 <ftello64@plt+0xff943298>
    7dac:	blcs	7ee9e8 <ftello64@plt+0x7ebee8>
    7db0:	msrhi	(UNDEF: 111), r0
    7db4:	strdcs	r4, [r1, -sl]
    7db8:	mulcc	r5, fp, r8
    7dbc:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    7dc0:	ldc	7, cr15, [r8, #-1000]!	; 0xfffffc18
    7dc4:			; <UNDEFINED> instruction: 0x5006f8bb
    7dc8:	strdcs	r4, [r1, -r6]
    7dcc:	strtmi	fp, [r0], -sp, ror #20
    7dd0:	adclt	r4, sp, #2046820352	; 0x7a000000
    7dd4:			; <UNDEFINED> instruction: 0xf7fa462b
    7dd8:	stccs	13, cr14, [r0, #-184]	; 0xffffff48
    7ddc:	msrhi	CPSR_fc, r0, asr #32
    7de0:	andcs	r4, sl, r1, lsr #12
    7de4:	ldc	7, cr15, [ip, #1000]!	; 0x3e8
    7de8:	mulcc	r8, fp, r8
    7dec:			; <UNDEFINED> instruction: 0xf0002b4b
    7df0:	stmiami	sp!, {r4, r8, pc}^
    7df4:	andscs	r4, lr, #36700160	; 0x2300000
    7df8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7dfc:	bl	feec5dec <ftello64@plt+0xfeec32ec>
    7e00:			; <UNDEFINED> instruction: 0x3010f8db
    7e04:	bmi	ffa50210 <ftello64@plt+0xffa4d710>
    7e08:	blt	6d9690 <ftello64@plt+0x6d6b90>
    7e0c:			; <UNDEFINED> instruction: 0xf7fa447a
    7e10:			; <UNDEFINED> instruction: 0xf8dbed12
    7e14:	bmi	ff993e6c <ftello64@plt+0xff99136c>
    7e18:	blt	6d96a0 <ftello64@plt+0x6d6ba0>
    7e1c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    7e20:	stc	7, cr15, [r8, #-1000]	; 0xfffffc18
    7e24:	str	r2, [fp, r0]!
    7e28:	strtmi	r4, [r3], -r2, ror #17
    7e2c:	tstcs	r1, r0, lsl r2
    7e30:			; <UNDEFINED> instruction: 0xf7fa4478
    7e34:	strt	lr, [r6], #2976	; 0xba0
    7e38:	ldrdcs	r4, [r1, -pc]
    7e3c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    7e40:	ldcl	7, cr15, [r8], #1000	; 0x3e8
    7e44:			; <UNDEFINED> instruction: 0x463b4add
    7e48:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    7e4c:			; <UNDEFINED> instruction: 0xf7fa4620
    7e50:	ldmmi	fp, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    7e54:	andcs	r4, r9, #36700160	; 0x2300000
    7e58:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7e5c:	bl	fe2c5e4c <ftello64@plt+0xfe2c334c>
    7e60:			; <UNDEFINED> instruction: 0x4641463a
    7e64:			; <UNDEFINED> instruction: 0x23224620
    7e68:	blx	ffd45e6e <ftello64@plt+0xffd4336e>
    7e6c:			; <UNDEFINED> instruction: 0x462348d5
    7e70:	tstcs	r1, r2, lsl #4
    7e74:			; <UNDEFINED> instruction: 0xf7fa4478
    7e78:	ldmdbhi	r3!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    7e7c:	ldrdcs	r4, [r1, -r2]
    7e80:			; <UNDEFINED> instruction: 0x4620ba5b
    7e84:	addslt	r4, fp, #2046820352	; 0x7a000000
    7e88:	ldcl	7, cr15, [r4], {250}	; 0xfa
    7e8c:	bvc	fecda9d0 <ftello64@plt+0xfecd7ed0>
    7e90:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    7e94:			; <UNDEFINED> instruction: 0xf7fa4620
    7e98:	ldrb	lr, [ip, #3278]!	; 0xcce
    7e9c:	ldrt	r2, [r7], r1, lsl #6
    7ea0:	andls	r1, r0, #1824	; 0x720
    7ea4:	ldrbmi	r4, [fp], -sl, asr #21
    7ea8:	strtmi	r2, [r0], -r1, lsl #2
    7eac:			; <UNDEFINED> instruction: 0xf7fa447a
    7eb0:	ldrtmi	lr, [r3], -r2, asr #25
    7eb4:	tstcs	r1, r2, asr r6
    7eb8:			; <UNDEFINED> instruction: 0xf7fa4620
    7ebc:	stccs	12, cr14, [r0, #-752]	; 0xfffffd10
    7ec0:	mcrge	4, 4, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    7ec4:	strtmi	r4, [r3], -r3, asr #17
    7ec8:	tstcs	r1, sp, lsl #4
    7ecc:			; <UNDEFINED> instruction: 0xf7fa4478
    7ed0:			; <UNDEFINED> instruction: 0xe698eb52
    7ed4:	strtmi	r4, [fp], -r0, asr #21
    7ed8:	strtmi	r2, [r0], -r1, lsl #2
    7edc:			; <UNDEFINED> instruction: 0xf7fa447a
    7ee0:	ldr	lr, [r0], sl, lsr #25
    7ee4:			; <UNDEFINED> instruction: 0x462948bd
    7ee8:	andcs	r4, sp, #36700160	; 0x2300000
    7eec:			; <UNDEFINED> instruction: 0xf7fa4478
    7ef0:	str	lr, [r8], r2, asr #22
    7ef4:			; <UNDEFINED> instruction: 0x462348ba
    7ef8:	tstcs	r1, pc, lsl #4
    7efc:			; <UNDEFINED> instruction: 0xf7fa4478
    7f00:			; <UNDEFINED> instruction: 0xe680eb3a
    7f04:	strtmi	r9, [r3], -r5, lsl #16
    7f08:	tstcs	r1, r8, lsl r2
    7f0c:	bl	cc5efc <ftello64@plt+0xcc33fc>
    7f10:	stmdbls	fp, {r0, r3, r4, r5, r6, r9, sl, sp, lr, pc}
    7f14:	addmi	r4, fp, #27262976	; 0x1a00000
    7f18:	cfldrdge	mvd15, [r5], #-1020	; 0xfffffc04
    7f1c:	adcsmi	r3, fp, #4, 14	; 0x100000
    7f20:	cfldrdge	mvd15, [r1], #-1020	; 0xfffffc04
    7f24:	addsmi	r1, sl, #704	; 0x2c0
    7f28:	cfldrdge	mvd15, [r7], #-764	; 0xfffffd04
    7f2c:	stmiami	sp!, {r0, r1, r3, r5, r6, sl, sp, lr, pc}
    7f30:	andcs	r4, r4, #36700160	; 0x2300000
    7f34:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7f38:	bl	745f28 <ftello64@plt+0x743428>
    7f3c:			; <UNDEFINED> instruction: 0xf1a9e539
    7f40:	stmdbge	lr, {r4, r8, fp}
    7f44:	andcs	r4, r1, sl, asr r6
    7f48:	tstls	r2, fp, asr #12
    7f4c:	ldc	7, cr15, [lr], #1000	; 0x3e8
    7f50:	bl	2ee360 <ftello64@plt+0x2eb860>
    7f54:	strbmi	r0, [r2], -r9
    7f58:	b	1c45f48 <ftello64@plt+0x1c43448>
    7f5c:			; <UNDEFINED> instruction: 0xf43f2800
    7f60:	stmiami	r1!, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    7f64:	andcs	r4, r7, #36700160	; 0x2300000
    7f68:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7f6c:	bl	c5f5c <ftello64@plt+0xc345c>
    7f70:	ldmmi	lr, {r0, r1, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    7f74:	andscs	r4, r1, #36700160	; 0x2300000
    7f78:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7f7c:	b	ffec5f6c <ftello64@plt+0xffec346c>
    7f80:			; <UNDEFINED> instruction: 0x3012f8bb
    7f84:			; <UNDEFINED> instruction: 0x21014a9a
    7f88:			; <UNDEFINED> instruction: 0x4620ba5b
    7f8c:	addslt	r4, fp, #2046820352	; 0x7a000000
    7f90:	mrrc	7, 15, pc, r0, cr10	; <UNPREDICTABLE>
    7f94:	ldmmi	r7, {r1, r3, r5, r6, r7, sl, sp, lr, pc}
    7f98:	strtmi	r2, [r3], -r2, lsl #4
    7f9c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7fa0:	streq	pc, [r2, -r6]
    7fa4:	b	ff9c5f94 <ftello64@plt+0xff9c3494>
    7fa8:	strbtle	r0, [r0], #-2034	; 0xfffff80e
    7fac:	ldmmi	r2, {r0, r1, r2, r4, r5, r8, ip, sp, pc}
    7fb0:	andcs	r4, r9, #36700160	; 0x2300000
    7fb4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7fb8:	b	ff745fa8 <ftello64@plt+0xff7434a8>
    7fbc:	eorcs	r4, r9, r1, lsr #12
    7fc0:	stcl	7, cr15, [lr], {250}	; 0xfa
    7fc4:	bllt	fff05fc8 <ftello64@plt+0xfff034c8>
    7fc8:	tstcs	r1, sp, lsl #22
    7fcc:	strtmi	r9, [r0], -fp, lsl #26
    7fd0:			; <UNDEFINED> instruction: 0xf04f4a8a
    7fd4:	ldrmi	r0, [sp], #-2068	; 0xfffff7ec
    7fd8:			; <UNDEFINED> instruction: 0x462b447a
    7fdc:	blne	16ef408 <ftello64@plt+0x16ec908>
    7fe0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    7fe4:			; <UNDEFINED> instruction: 0xf7faba1b
    7fe8:	stmmi	r5, {r1, r2, r5, sl, fp, sp, lr, pc}
    7fec:	andcs	r4, sl, #36700160	; 0x2300000
    7ff0:	tstcs	r1, r8, ror r4
    7ff4:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
    7ff8:	b	fef45fe8 <ftello64@plt+0xfef434e8>
    7ffc:	movwcc	r9, #23304	; 0x5b08
    8000:	stmmi	r0, {r0, r7, r9, sl, sp, lr, pc}
    8004:	eorcs	r4, r5, #36700160	; 0x2300000
    8008:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    800c:	b	fecc5ffc <ftello64@plt+0xfecc34fc>
    8010:			; <UNDEFINED> instruction: 0xf89be6ab
    8014:	blcs	1094040 <ftello64@plt+0x1091540>
    8018:	mcrge	4, 7, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    801c:	mulcc	sl, fp, r8
    8020:			; <UNDEFINED> instruction: 0xf47f2b58
    8024:			; <UNDEFINED> instruction: 0xf89baee6
    8028:	blcs	199405c <ftello64@plt+0x199155c>
    802c:	mcrge	4, 7, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    8030:	ldmdami	r5!, {r1, r2, r5, r6, r7, r9, sl, sp, lr, pc}^
    8034:	strtmi	r2, [r3], -r1, lsl #2
    8038:	ldrbtmi	r2, [r8], #-514	; 0xfffffdfe
    803c:	b	fe6c602c <ftello64@plt+0xfe6c352c>
    8040:	strle	r0, [ip], #-1961	; 0xfffff857
    8044:	eorcs	r4, r9, r1, lsr #12
    8048:	stc	7, cr15, [sl], {250}	; 0xfa
    804c:	stmdami	pc!, {r3, r6, r7, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    8050:	eorcs	r4, r0, #36700160	; 0x2300000
    8054:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8058:	b	fe346048 <ftello64@plt+0xfe343548>
    805c:	stmdami	ip!, {r0, r2, r7, r9, sl, sp, lr, pc}^
    8060:	andcs	r4, r7, #36700160	; 0x2300000
    8064:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8068:	b	fe146058 <ftello64@plt+0xfe143558>
    806c:	stmdami	r9!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    8070:	andcs	r4, r6, #36700160	; 0x2300000
    8074:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8078:	b	1f46068 <ftello64@plt+0x1f43568>
    807c:	addsle	r2, sp, r0, lsl #30
    8080:	eorcs	r4, ip, r1, lsr #12
    8084:	stcl	7, cr15, [ip], #-1000	; 0xfffffc18
    8088:	movwcc	lr, #22417	; 0x5791
    808c:	ldmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8090:	stmdami	r1!, {r0, r3, r4, r5, r9, sl, sp, lr, pc}^
    8094:	andscs	r4, r1, #36700160	; 0x2300000
    8098:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    809c:	b	1ac608c <ftello64@plt+0x1ac358c>
    80a0:	rscscc	pc, pc, pc, asr #32
    80a4:			; <UNDEFINED> instruction: 0xf7fae66c
    80a8:	bmi	1742890 <ftello64@plt+0x173fd90>
    80ac:	tstcs	r1, r3, asr #12
    80b0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    80b4:	bl	fefc60a4 <ftello64@plt+0xfefc35a4>
    80b8:			; <UNDEFINED> instruction: 0x46234859
    80bc:	ldrbtmi	r2, [r8], #-540	; 0xfffffde4
    80c0:			; <UNDEFINED> instruction: 0xf7fa2101
    80c4:	andcs	lr, r0, r8, asr sl
    80c8:	svclt	0x0000e65a
    80cc:			; <UNDEFINED> instruction: 0x000215be
    80d0:	strdeq	r0, [r0], -r4
    80d4:	andeq	sp, r0, r6, ror #28
    80d8:	andeq	sp, r0, lr, lsl #28
    80dc:	andeq	sp, r0, ip, ror #29
    80e0:	andeq	sp, r0, sl, asr #28
    80e4:	strdeq	sp, [r0], -sl
    80e8:	strdeq	sp, [r0], -r4
    80ec:	strdeq	sp, [r0], -r6
    80f0:	andeq	sp, r0, r8, ror #29
    80f4:	andeq	sp, r0, r8, ror #29
    80f8:	andeq	sp, r0, r0, ror #29
    80fc:	andeq	sp, r0, sl, ror #29
    8100:			; <UNDEFINED> instruction: 0x0000deb8
    8104:	andeq	sp, r0, r0, ror #29
    8108:	andeq	sp, r0, sl, ror r5
    810c:	andeq	sp, r0, r6, lsr #29
    8110:	andeq	sp, r0, r4, lsr #29
    8114:	andeq	sp, r0, r2, lsl #29
    8118:	andeq	sp, r0, r8, ror #28
    811c:	muleq	r0, r6, r4
    8120:	andeq	sp, r0, sl, lsr #28
    8124:	andeq	sp, r0, sl, lsl lr
    8128:	andeq	sp, r0, r0, ror #29
    812c:	andeq	sp, r0, r6, ror #29
    8130:	strdeq	sp, [r0], -r0
    8134:	andeq	sp, r0, r4, asr lr
    8138:	andeq	sp, r0, sl, asr lr
    813c:	andeq	sp, r0, ip, asr lr
    8140:	andeq	sp, r0, r4, ror #27
    8144:	andeq	sp, r0, sl, lsr lr
    8148:	andeq	sp, r0, r2, asr #28
    814c:	andeq	sp, r0, r4, asr #26
    8150:	strdeq	sp, [r0], -lr
    8154:	strdeq	sp, [r0], -lr
    8158:	andeq	sp, r0, sl, ror #27
    815c:	ldrdeq	sp, [r0], -sl
    8160:	strdeq	sp, [r0], -r8
    8164:	andeq	sp, r0, r2, ror #28
    8168:	andeq	sp, r0, r8, lsr lr
    816c:	andeq	sp, r0, r8, lsr #26
    8170:	andeq	sp, r0, r0, asr #27
    8174:	andeq	sp, r0, r0, asr #27
    8178:			; <UNDEFINED> instruction: 0x0000ddbe
    817c:			; <UNDEFINED> instruction: 0x0000ddbe
    8180:	andeq	sp, r0, r2, asr #27
    8184:	andeq	sp, r0, r2, asr #27
    8188:	ldrdeq	sp, [r0], -r4
    818c:	strdeq	sp, [r0], -r2
    8190:			; <UNDEFINED> instruction: 0x0000ddb0
    8194:	andeq	sp, r0, r4, asr #16
    8198:	andeq	r0, r2, sl, asr #30
    819c:	andeq	sp, r0, r6, lsr #16
    81a0:	andeq	sp, r0, lr, lsl r8
    81a4:	andeq	sp, r0, ip, lsl r8
    81a8:	andeq	sp, r0, r6, lsl r8
    81ac:	andeq	sp, r0, r4, lsr #16
    81b0:	andeq	sp, r0, r6, lsr #16
    81b4:	andeq	sp, r0, r8, lsr #16
    81b8:	ldrdeq	sp, [r0], -lr
    81bc:	andeq	sp, r0, r6, ror #19
    81c0:	andeq	sp, r0, sl, ror #19
    81c4:	ldrdeq	sp, [r0], -ip
    81c8:	ldrdeq	sp, [r0], -r0
    81cc:	ldrdeq	sp, [r0], -sl
    81d0:	andeq	sp, r0, r8, asr #21
    81d4:	andeq	sp, r0, r0, ror #21
    81d8:	andeq	sp, r0, r0, lsl #22
    81dc:	ldrdeq	sp, [r0], -r0
    81e0:	ldrdeq	sp, [r0], -r0
    81e4:			; <UNDEFINED> instruction: 0x0000d8b6
    81e8:			; <UNDEFINED> instruction: 0x0000dbb6
    81ec:	andeq	sp, r0, r2, asr #15
    81f0:	andeq	sp, r0, r4, asr #15
    81f4:	andeq	sp, r0, lr, asr r6
    81f8:	andeq	sp, r0, lr, lsl #14
    81fc:	andeq	sp, r0, r4, asr #21
    8200:	andeq	sp, r0, r4, asr #21
    8204:			; <UNDEFINED> instruction: 0x0000dab6
    8208:	andeq	sp, r0, r2, asr #11
    820c:	muleq	r0, r2, sl
    8210:	muleq	r0, sl, r5
    8214:	andeq	sp, r0, r6, asr #12
    8218:	andeq	sp, r0, lr, asr #9
    821c:	andeq	sp, r0, sl, asr #11
    8220:	andeq	sp, r0, sl, asr #11
    8224:	svcmi	0x00f0e92d
    8228:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
    822c:	eorscs	r8, r0, #2048	; 0x800
    8230:	pkhbtmi	r4, r8, r9, lsl #25
    8234:			; <UNDEFINED> instruction: 0x21004b99
    8238:	addslt	r4, sp, ip, ror r4
    823c:	stmdage	pc, {r0, r1, r3, ip, pc}	; <UNPREDICTABLE>
    8240:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    8244:			; <UNDEFINED> instruction: 0xf04f931b
    8248:			; <UNDEFINED> instruction: 0xf7fa0300
    824c:	stmdage	fp, {r3, r4, r5, r7, r9, fp, sp, lr, pc}
    8250:			; <UNDEFINED> instruction: 0xf7ff4631
    8254:	blmi	fe4c6970 <ftello64@plt+0xfe4c3e70>
    8258:	movwls	r4, #38011	; 0x947b
    825c:			; <UNDEFINED> instruction: 0xf0002800
    8260:	blmi	fe428688 <ftello64@plt+0xfe425b88>
    8264:	beq	d446a0 <ftello64@plt+0xd41ba0>
    8268:	eorslt	pc, ip, #14614528	; 0xdf0000
    826c:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    8270:			; <UNDEFINED> instruction: 0x4607447b
    8274:	strcs	r4, [r0, #-1275]	; 0xfffffb05
    8278:	bcc	443aa0 <ftello64@plt+0x440fa0>
    827c:	ldrbmi	r4, [ip], -fp, lsl #23
    8280:			; <UNDEFINED> instruction: 0x46ca46d3
    8284:	ldrbtmi	r4, [fp], #-1729	; 0xfffff93f
    8288:	ldrbmi	r9, [sl], -sl, lsl #6
    828c:			; <UNDEFINED> instruction: 0x46504639
    8290:			; <UNDEFINED> instruction: 0xf9ecf7fc
    8294:	blcs	10f4ca8 <ftello64@plt+0x10f21a8>
    8298:	stmdacs	r0, {r0, r1, r5, r6, ip, lr, pc}
    829c:	addshi	pc, sl, r0, asr #32
    82a0:	ldrmi	r9, [sp], #-2829	; 0xfffff4f3
    82a4:	svceq	0x0000f1b9
    82a8:	bls	47c3d4 <ftello64@plt+0x4798d4>
    82ac:	stmdals	ip, {r1, r2, r3, r8, fp, sp, pc}
    82b0:	stmdaeq	r2, {r0, r1, r8, r9, fp, sp, lr, pc}
    82b4:	ldrmi	r9, [r3], #-2578	; 0xfffff5ee
    82b8:	stmib	sp, {r3, r8, r9, ip, pc}^
    82bc:			; <UNDEFINED> instruction: 0xf7fc8311
    82c0:	bls	3c6974 <ftello64@plt+0x3c3e74>
    82c4:	vpmin.s8	d18, d0, d15
    82c8:	stmdavs	r3, {r0, r2, r3, r4, r6, r7, pc}
    82cc:	addsmi	fp, sl, #110592	; 0x1b000
    82d0:	svclt	0x002f7902
    82d4:	blls	42cf14 <ftello64@plt+0x42a414>
    82d8:	tstls	r0, #67108864	; 0x4000000
    82dc:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
    82e0:	bcs	ecf2c <ftello64@plt+0xea42c>
    82e4:	sbcshi	pc, r4, r0, lsl #4
    82e8:			; <UNDEFINED> instruction: 0xf002e8df
    82ec:	andseq	r1, r9, #2368	; 0x940
    82f0:	movwcc	r9, #6933	; 0x1b15
    82f4:	blls	3acf50 <ftello64@plt+0x3aa450>
    82f8:	vqdmulh.s<illegal width 8>	d18, d0, d23
    82fc:	stmiahi	r3, {r0, r1, r6, r7, pc}^
    8300:	addslt	fp, fp, #372736	; 0x5b000
    8304:	subsle	r2, r9, r0, lsl #22
    8308:	svclt	0x004207d9
    830c:	andcc	r9, r1, #24, 20	; 0x18000
    8310:			; <UNDEFINED> instruction: 0x079a9218
    8314:	blls	67d744 <ftello64@plt+0x67ac44>
    8318:	tstls	r9, #67108864	; 0x4000000
    831c:	blls	54033c <ftello64@plt+0x53d83c>
    8320:	tstls	r4, #67108864	; 0x4000000
    8324:	blls	5022c8 <ftello64@plt+0x4ff7c8>
    8328:	tstls	r3, #67108864	; 0x4000000
    832c:	strcc	r9, [r1, #-2060]	; 0xfffff7f4
    8330:	stc2l	7, cr15, [r6, #1004]	; 0x3ec
    8334:	blls	2421e0 <ftello64@plt+0x23f6e0>
    8338:	tstls	r2, #67108864	; 0x4000000
    833c:			; <UNDEFINED> instruction: 0x462be7f6
    8340:	tstcs	r1, r2, lsr #12
    8344:			; <UNDEFINED> instruction: 0xf7fa4630
    8348:			; <UNDEFINED> instruction: 0x4631ea76
    834c:			; <UNDEFINED> instruction: 0xf7ff980c
    8350:	mrc	9, 0, APSR_nzcv, cr8, cr7, {6}
    8354:			; <UNDEFINED> instruction: 0x46330a10
    8358:	tstcs	r1, fp, lsl #4
    835c:	stmdb	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8360:			; <UNDEFINED> instruction: 0xf3c0e7e4
    8364:	blcs	220f84 <ftello64@plt+0x21e484>
    8368:	strmi	sp, [r4], -ip, lsr #32
    836c:	blls	2d9e94 <ftello64@plt+0x2d7394>
    8370:	movwls	r4, #34336	; 0x8620
    8374:	b	ffa46364 <ftello64@plt+0xffa43864>
    8378:	tstcs	r1, sp, asr #20
    837c:	ldrbtmi	r9, [sl], #-2824	; 0xfffff4f8
    8380:	ldrtmi	r9, [r0], -r0
    8384:	b	15c6374 <ftello64@plt+0x15c3874>
    8388:	bls	25b0b8 <ftello64@plt+0x2585b8>
    838c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8390:			; <UNDEFINED> instruction: 0xd00242bb
    8394:			; <UNDEFINED> instruction: 0xf7fa4638
    8398:			; <UNDEFINED> instruction: 0xf1b8ea6e
    839c:			; <UNDEFINED> instruction: 0xd1200f00
    83a0:	blmi	f9acbc <ftello64@plt+0xf981bc>
    83a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    83a8:	blls	6e2418 <ftello64@plt+0x6df918>
    83ac:	qdsuble	r4, sl, sp
    83b0:	andslt	r4, sp, r0, lsr #12
    83b4:	blhi	c36b0 <ftello64@plt+0xc0bb0>
    83b8:	svchi	0x00f0e8bd
    83bc:	movwcc	r9, #6935	; 0x1b17
    83c0:			; <UNDEFINED> instruction: 0xe7b39317
    83c4:	svceq	0x0000f1b9
    83c8:	blls	6bc490 <ftello64@plt+0x6b9990>
    83cc:	tstls	sl, #67108864	; 0x4000000
    83d0:	ldrb	r3, [sl, -r1, lsl #10]
    83d4:	strmi	r1, [r4], -r3, asr #24
    83d8:	svclt	0x000846c8
    83dc:	sbcsle	r2, r3, r0, lsl #8
    83e0:	bls	6422fc <ftello64@plt+0x63f7fc>
    83e4:	blls	5d07f0 <ftello64@plt+0x5cdcf0>
    83e8:	ldcls	6, cr4, [r9, #-192]	; 0xffffff40
    83ec:	movwls	r9, #16901	; 0x4205
    83f0:	blls	4eec40 <ftello64@plt+0x4ec140>
    83f4:	strls	r9, [r6, #-3861]	; 0xfffff0eb
    83f8:	stmib	sp, {r2, r4, r8, sl, fp, ip, pc}^
    83fc:	bmi	bd4c04 <ftello64@plt+0xbd2104>
    8400:	ldrbtmi	r9, [sl], #-2833	; 0xfffff4ef
    8404:	strpl	lr, [r2, -sp, asr #19]
    8408:	b	5463f8 <ftello64@plt+0x5438f8>
    840c:	bllt	12ef07c <ftello64@plt+0x12ec57c>
    8410:	bllt	ef070 <ftello64@plt+0xec570>
    8414:	ldmiblt	fp!, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
    8418:	blcs	2f060 <ftello64@plt+0x2c560>
    841c:	bmi	a3c724 <ftello64@plt+0xa39c24>
    8420:	tstcs	r1, r0, lsr r6
    8424:			; <UNDEFINED> instruction: 0xf7fa447a
    8428:	ldr	lr, [r9, r6, lsl #20]!
    842c:	strtmi	r9, [fp], -sl, lsl #20
    8430:	ldrtmi	r2, [r0], -r1, lsl #2
    8434:	ldmib	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8438:	ldrtmi	r4, [r3], -r2, lsr #16
    843c:	tstcs	r1, lr, lsl r2
    8440:			; <UNDEFINED> instruction: 0xf7fa4478
    8444:	bfi	lr, r8, (invalid: 17:3)
    8448:	tstcs	r1, pc, lsl sl
    844c:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    8450:	ldmib	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8454:	bmi	7823dc <ftello64@plt+0x77f8dc>
    8458:	ldrtmi	r2, [r0], -r1, lsl #2
    845c:			; <UNDEFINED> instruction: 0xf7fa447a
    8460:	ldrb	lr, [r7, sl, ror #19]
    8464:	tstcs	r1, sl, lsl sl
    8468:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    846c:	stmib	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8470:			; <UNDEFINED> instruction: 0xf7fae7ce
    8474:	addlt	lr, r4, #100, 18	; 0x190000
    8478:	strvs	pc, [r0], #-68	; 0xffffffbc
    847c:	orrle	r2, pc, r0, lsl #16
    8480:	str	r4, [sp, r4, lsl #12]
    8484:	movwcc	r9, #6927	; 0x1b0f
    8488:	strb	r9, [pc, -pc, lsl #6]
    848c:	stmda	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8490:	movwcc	r9, #6934	; 0x1b16
    8494:	smlald	r9, r9, r6, r3	; <UNPREDICTABLE>
    8498:	muleq	r2, r8, sl
    849c:	strdeq	r0, [r0], -r4
    84a0:	andeq	r0, r2, r8, ror sl
    84a4:	andeq	sp, r0, ip, ror #17
    84a8:			; <UNDEFINED> instruction: 0x0000d8b4
    84ac:	andeq	sp, r0, r2, lsr #17
    84b0:	andeq	sp, r0, sl, ror #15
    84b4:	andeq	r0, r0, r8, lsl #6
    84b8:	andeq	r0, r2, ip, lsr #18
    84bc:	andeq	sp, r0, r2, lsl #15
    84c0:	andeq	sp, r0, ip, lsr #17
    84c4:	strdeq	sp, [r0], -ip
    84c8:	andeq	sp, r0, sl, asr r8
    84cc:	andeq	sp, r0, ip, lsr #16
    84d0:	strdeq	sp, [r0], -lr
    84d4:	svcmi	0x00f0e92d
    84d8:	stc	6, cr4, [sp, #-68]!	; 0xffffffbc
    84dc:	strcs	r8, [r0], #-2820	; 0xfffff4fc
    84e0:	vmov.16	d24[0], r4
    84e4:	bmi	fed12f2c <ftello64@plt+0xfed1042c>
    84e8:	ldrbtmi	fp, [sl], #-159	; 0xffffff61
    84ec:	bleq	844928 <ftello64@plt+0x841e28>
    84f0:	stmdage	r5, {r0, r2, ip, pc}
    84f4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    84f8:			; <UNDEFINED> instruction: 0xf04f931d
    84fc:			; <UNDEFINED> instruction: 0xf8cb0300
    8500:	strls	r4, [r8], #-4
    8504:	strmi	lr, [r2], #-2507	; 0xfffff635
    8508:	andsmi	pc, r0, fp, asr #17
    850c:			; <UNDEFINED> instruction: 0xf868f7ff
    8510:	ldrbtmi	r4, [fp], #-2986	; 0xfffff456
    8514:	stmdacs	r0, {r2, r8, r9, ip, pc}
    8518:	tsthi	r0, r0	; <UNPREDICTABLE>
    851c:			; <UNDEFINED> instruction: 0xf6454607
    8520:			; <UNDEFINED> instruction: 0xf7fa50c0
    8524:	andls	lr, r2, lr, ror r8
    8528:			; <UNDEFINED> instruction: 0xf0002800
    852c:	blmi	fe9289e4 <ftello64@plt+0xfe925ee4>
    8530:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    8534:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    8538:	bvc	443d60 <ftello64@plt+0x441260>
    853c:	sxtabmi	r4, r2, fp, ror #8
    8540:	strtmi	r4, [r6], -r5, lsr #12
    8544:	bcc	443d70 <ftello64@plt+0x441270>
    8548:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    854c:	eors	r9, pc, r3, lsl #6
    8550:	stmdbcs	r7!, {r0, r1, r2, r8, fp, ip, pc}
    8554:	stmvs	r2, {r0, r1, r3, r4, r6, r8, fp, ip, lr, pc}
    8558:	blt	4a286c <ftello64@plt+0x49fd6c>
    855c:	blt	6d8fa8 <ftello64@plt+0x6d64a8>
    8560:	addsmi	sp, r9, #1409286145	; 0x54000001
    8564:	bl	fec7d2b8 <ftello64@plt+0xfec7a7b8>
    8568:	cmple	r0, #264	; 0x108
    856c:	strmi	sl, [r2], #-3085	; 0xfffff3f3
    8570:	strtmi	r2, [r1], -r2
    8574:	stmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8578:			; <UNDEFINED> instruction: 0x46592214
    857c:			; <UNDEFINED> instruction: 0xf7f94620
    8580:	movwlt	lr, #36702	; 0x8f5e
    8584:	ldrbmi	r9, [r3, #-2819]	; 0xfffff4fd
    8588:			; <UNDEFINED> instruction: 0xf503d80c
    858c:	tstcs	r8, sl, ror r3
    8590:	blx	6e5a2 <ftello64@plt+0x6baa2>
    8594:	movwls	pc, #12547	; 0x3103	; <UNPREDICTABLE>
    8598:	svc	0x009cf7f9
    859c:			; <UNDEFINED> instruction: 0xf0002800
    85a0:	ldrdls	r8, [r2], -r6
    85a4:			; <UNDEFINED> instruction: 0xf04fcc0f
    85a8:	blx	30b612 <ftello64@plt+0x308b12>
    85ac:	svcls	0x0002fc0a
    85b0:	beq	849e0 <ftello64@plt+0x81ee0>
    85b4:	ldrd	pc, [r0], -r4
    85b8:	strbtmi	r4, [r4], #-1596	; 0xfffff9c4
    85bc:			; <UNDEFINED> instruction: 0xf8473404
    85c0:	strgt	r5, [pc], #-12	; 85c8 <ftello64@plt+0x5ac8>
    85c4:	and	pc, r0, r4, asr #17
    85c8:	strcc	r9, [r1, #-2054]	; 0xfffff7fa
    85cc:	ldc2l	7, cr15, [r8], #-1004	; 0xfffffc14
    85d0:	bne	443e38 <ftello64@plt+0x441338>
    85d4:	strbmi	r2, [r0], -r0, lsl #4
    85d8:			; <UNDEFINED> instruction: 0xf848f7fc
    85dc:	bllt	219df4 <ftello64@plt+0x2172f4>
    85e0:	stmdals	r6, {r0, r3, r6, r9, sl, lr}
    85e4:			; <UNDEFINED> instruction: 0xf818f7fc
    85e8:	ldmdbcs	pc, {r0, r1, r2, r8, fp, ip, pc}	; <UNPREDICTABLE>
    85ec:	stmdavs	r3, {r0, r1, r2, r3, r8, fp, ip, lr, pc}
    85f0:	addsmi	fp, r9, #110592	; 0x1b000
    85f4:	movwls	fp, #32648	; 0x7f88
    85f8:	blcc	a6a0c <ftello64@plt+0xa3f0c>
    85fc:	stmible	r7!, {r0, r8, r9, fp, sp}
    8600:	strls	sl, [sp], -sp, lsl #24
    8604:	strvs	lr, [r1], -r4, asr #19
    8608:	strvs	lr, [r3], -r4, asr #19
    860c:	stcls	7, cr14, [r5], {180}	; 0xb4
    8610:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx11
    8614:	tstcs	r1, r0, lsl sl
    8618:	beq	fe443e80 <ftello64@plt+0xfe441380>
    861c:			; <UNDEFINED> instruction: 0xf7fa9400
    8620:	ldrb	lr, [r1, sl, lsl #18]
    8624:	cdp	12, 1, cr1, cr8, cr3, {2}
    8628:	svclt	0x00087a10
    862c:	cmnle	r7, r0, lsl #8
    8630:	bls	11b3c8 <ftello64@plt+0x1188c8>
    8634:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8638:			; <UNDEFINED> instruction: 0xd00242bb
    863c:			; <UNDEFINED> instruction: 0xf7fa4638
    8640:	blmi	1882ab0 <ftello64@plt+0x187ffb0>
    8644:	stmdals	r2, {r3, r4, r9, sp}
    8648:	ldrbtmi	r4, [fp], #-1617	; 0xfffff9af
    864c:	stmib	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8650:	svceq	0x0001f1ba
    8654:	blmi	177eba8 <ftello64@plt+0x177c0a8>
    8658:			; <UNDEFINED> instruction: 0xf8df2701
    865c:			; <UNDEFINED> instruction: 0xf04fb174
    8660:	ldrbtmi	r0, [fp], #-2048	; 0xfffff800
    8664:	bls	fe443ecc <ftello64@plt+0xfe4413cc>
    8668:	strls	r4, [r4], #-1275	; 0xfffffb05
    866c:	bcc	443e94 <ftello64@plt+0x441394>
    8670:	strmi	lr, [r2, #3]!
    8674:			; <UNDEFINED> instruction: 0x462746b8
    8678:	tstcs	r8, #64, 18	; 0x100000
    867c:	blx	d0ed6 <ftello64@plt+0xce3d6>
    8680:	ldclne	8, cr15, [ip], #-32	; 0xffffffe0
    8684:			; <UNDEFINED> instruction: 0xf507fb03
    8688:	bl	ef298 <ftello64@plt+0xec798>
    868c:	strcc	r0, [r4], -r8, lsl #12
    8690:	tstcc	r4, r9, asr r9
    8694:			; <UNDEFINED> instruction: 0xf7f94630
    8698:	stmdacs	r0, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    869c:	blge	37ce48 <ftello64@plt+0x37a348>
    86a0:			; <UNDEFINED> instruction: 0x46302114
    86a4:	ldrmi	r9, [sl], -r3, lsl #6
    86a8:			; <UNDEFINED> instruction: 0xf007351c
    86ac:	blls	c7d20 <ftello64@plt+0xc5220>
    86b0:	strbmi	r2, [r8], -r1, lsl #2
    86b4:	andcs	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    86b8:	andls	r9, r0, #3072	; 0xc00
    86bc:	bcs	443f24 <ftello64@plt+0x441424>
    86c0:	ldm	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    86c4:	ldrmi	r9, [sp], #-2818	; 0xfffff4fe
    86c8:	strtmi	lr, [r9], -r7
    86cc:			; <UNDEFINED> instruction: 0x46302214
    86d0:			; <UNDEFINED> instruction: 0xf7f93518
    86d4:	ldmdblt	r8, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    86d8:			; <UNDEFINED> instruction: 0xf8553401
    86dc:			; <UNDEFINED> instruction: 0x465a3c1c
    86e0:	strbmi	r2, [r8], -r1, lsl #2
    86e4:	stmia	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    86e8:	ldrtmi	r4, [r8], r2, lsr #11
    86ec:	stmiale	ip!, {r0, r1, r2, r5, r9, sl, lr}^
    86f0:	andcs	r4, sl, r9, asr #12
    86f4:	ldmdb	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    86f8:	ldmle	lr!, {r1, r5, r7, r8, sl, lr}
    86fc:	stmdals	r2, {r2, sl, fp, ip, pc}
    8700:	mcr	7, 2, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    8704:	blmi	adafd8 <ftello64@plt+0xad84d8>
    8708:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    870c:	blls	76277c <ftello64@plt+0x75fc7c>
    8710:	teqle	r6, sl, asr r0
    8714:	andslt	r4, pc, r0, lsr #12
    8718:	blhi	143a14 <ftello64@plt+0x140f14>
    871c:	svchi	0x00f0e8bd
    8720:	movwls	r9, #15109	; 0x3b05
    8724:	ldmdb	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8728:	tstcs	r1, fp, lsr #20
    872c:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    8730:	cdp	0, 1, cr9, cr8, cr0, {0}
    8734:			; <UNDEFINED> instruction: 0xf7fa0a90
    8738:			; <UNDEFINED> instruction: 0xe779e87e
    873c:	svc	0x00fef7f9
    8740:			; <UNDEFINED> instruction: 0xf044b284
    8744:	stmdacs	r0, {sl, sp, lr}
    8748:			; <UNDEFINED> instruction: 0x4604d1dc
    874c:			; <UNDEFINED> instruction: 0xf7f9e7da
    8750:			; <UNDEFINED> instruction: 0x4604eff6
    8754:			; <UNDEFINED> instruction: 0xf6c0b108
    8758:	blls	149760 <ftello64@plt+0x146c60>
    875c:			; <UNDEFINED> instruction: 0xf7fa9303
    8760:	stmdavs	r0, {r2, r3, fp, sp, lr, pc}
    8764:	svc	0x0070f7f9
    8768:	blls	dafe0 <ftello64@plt+0xd84e0>
    876c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    8770:	cdp	0, 1, cr9, cr8, cr0, {0}
    8774:			; <UNDEFINED> instruction: 0xf7fa0a90
    8778:	stmdals	r2, {r1, r2, r3, r4, r6, fp, sp, lr, pc}
    877c:	mcr	7, 0, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    8780:			; <UNDEFINED> instruction: 0xf7f9e7c0
    8784:			; <UNDEFINED> instruction: 0xf7f9ee8a
    8788:			; <UNDEFINED> instruction: 0x4604efda
    878c:			; <UNDEFINED> instruction: 0xf6c0b108
    8790:	blls	149798 <ftello64@plt+0x146c98>
    8794:			; <UNDEFINED> instruction: 0xf7f99302
    8798:	stmdavs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    879c:	svc	0x0054f7f9
    87a0:	blls	9afe4 <ftello64@plt+0x984e4>
    87a4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    87a8:	cdp	0, 1, cr9, cr8, cr0, {0}
    87ac:			; <UNDEFINED> instruction: 0xf7fa0a90
    87b0:	str	lr, [r7, r2, asr #16]!
    87b4:	strdeq	r0, [r0], -r4
    87b8:	andeq	r0, r2, r6, ror #15
    87bc:			; <UNDEFINED> instruction: 0x000207be
    87c0:	andeq	sp, r0, r4, ror #15
    87c4:	andeq	r0, r0, r8, lsl #6
    87c8:			; <UNDEFINED> instruction: 0xffffef87
    87cc:	andeq	sp, r0, r2, lsl #14
    87d0:	andeq	sp, r0, r0, lsl r7
    87d4:	andeq	r0, r2, r8, asr #11
    87d8:	andeq	ip, r0, r2, lsl #13
    87dc:	andeq	sp, r0, lr, asr #11
    87e0:	andeq	sp, r0, r2, asr r5
    87e4:	svcmi	0x00f0e92d
    87e8:	ldcmi	0, cr11, [pc, #-540]!	; 85d4 <ftello64@plt+0x5ad4>
    87ec:	ldcmi	6, cr4, [pc], #-544	; 85d4 <ftello64@plt+0x5ad4>
    87f0:	ldrbtmi	r4, [sp], #-1559	; 0xfffff9e9
    87f4:	ldrsbtlt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    87f8:			; <UNDEFINED> instruction: 0xf10d469a
    87fc:	stmdbpl	ip!, {r4, r8, fp}
    8800:	strcs	r4, [r0, #-1275]	; 0xfffffb05
    8804:	strls	r6, [r5], #-2084	; 0xfffff7dc
    8808:	streq	pc, [r0], #-79	; 0xffffffb1
    880c:	andls	r4, r3, r9, lsr ip
    8810:			; <UNDEFINED> instruction: 0xf85ba803
    8814:	stmdavs	r1!, {r2, lr}
    8818:			; <UNDEFINED> instruction: 0xf7fe9402
    881c:	strmi	pc, [r6], -r1, ror #29
    8820:	subs	fp, r6, r8, ror r9
    8824:	ldmdale	r8, {r0, r2, r3, r4, r5, r7, r9, lr}
    8828:	stmdals	r4, {r0, r2, r6, r8, sl, lr}
    882c:	ldrbmi	sp, [r1], -r6, lsl #6
    8830:			; <UNDEFINED> instruction: 0xffe4f7fb
    8834:	stmdacs	r0, {r2, r9, sl, lr}
    8838:	stmdals	r4, {r0, r3, r4, r5, r8, ip, lr, pc}
    883c:			; <UNDEFINED> instruction: 0xf7fb3501
    8840:	andcs	pc, r0, #64512	; 0xfc00
    8844:			; <UNDEFINED> instruction: 0x46484631
    8848:			; <UNDEFINED> instruction: 0xff10f7fb
    884c:	stmdacs	r0, {r2, r9, sl, lr}
    8850:	mcrrne	0, 14, sp, r3, cr8
    8854:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    8858:	blmi	9fccb0 <ftello64@plt+0x9fa1b0>
    885c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    8860:	adcsmi	r6, r3, #1769472	; 0x1b0000
    8864:	ldrtmi	sp, [r0], -r2
    8868:	stmda	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    886c:	blmi	7db100 <ftello64@plt+0x7d8600>
    8870:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8874:	blls	1628e4 <ftello64@plt+0x15fde4>
    8878:	teqle	r3, sl, asr r0
    887c:	andlt	r4, r7, r0, lsr #12
    8880:	svchi	0x00f0e8bd
    8884:	ldmdavs	sp, {r1, r8, r9, fp, ip, pc}
    8888:	movwls	r9, #11011	; 0x2b03
    888c:	ldmda	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8890:	tstcs	r1, fp, lsl sl
    8894:	ldrbtmi	r9, [sl], #-2818	; 0xfffff4fe
    8898:	strtmi	r9, [r8], -r0
    889c:	svc	0x00caf7f9
    88a0:			; <UNDEFINED> instruction: 0xf85b4b15
    88a4:	ldmdavs	fp, {r0, r1, ip, sp}
    88a8:	ldrhle	r4, [ip, #35]	; 0x23
    88ac:	blls	c282c <ftello64@plt+0xbfd2c>
    88b0:			; <UNDEFINED> instruction: 0xf7fa681d
    88b4:	bmi	5029e4 <ftello64@plt+0x4ffee4>
    88b8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    88bc:	strtmi	r4, [r8], -r3, lsl #12
    88c0:	svc	0x00b8f7f9
    88c4:			; <UNDEFINED> instruction: 0xf85b4b0c
    88c8:	ldmdavs	fp, {r0, r1, ip, sp}
    88cc:	strhle	r4, [sl, #35]	; 0x23
    88d0:			; <UNDEFINED> instruction: 0xf7f9e7cc
    88d4:	addlt	lr, r4, #52, 30	; 0xd0
    88d8:	strvs	pc, [r0], #-68	; 0xffffffbc
    88dc:	bicle	r2, r5, r0, lsl #16
    88e0:	strb	r4, [r3, r4, lsl #12]
    88e4:	ldcl	7, cr15, [r8, #996]	; 0x3e4
    88e8:	ldrdeq	r0, [r2], -lr
    88ec:	strdeq	r0, [r0], -r4
    88f0:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
    88f4:	strdeq	r0, [r0], -ip
    88f8:	andeq	r0, r0, r8, lsl #6
    88fc:	andeq	r0, r2, r0, ror #8
    8900:	andeq	ip, r0, sl, lsl r5
    8904:	andeq	sp, r0, r6, asr #9
    8908:	andcs	r4, r6, r8, lsl #18
    890c:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    8910:			; <UNDEFINED> instruction: 0xf7f94c07
    8914:	stmdbmi	r7, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    8918:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    891c:			; <UNDEFINED> instruction: 0xf7fa4620
    8920:			; <UNDEFINED> instruction: 0x4620e876
    8924:			; <UNDEFINED> instruction: 0x4010e8bd
    8928:	stcllt	7, cr15, [r8, #996]!	; 0x3e4
    892c:	strdeq	sp, [r0], -r6
    8930:	muleq	r0, r8, r4
    8934:	andeq	sp, r0, r2, lsl #9
    8938:	tstcs	r0, r1, lsl r8
    893c:	ldrbtmi	fp, [r8], #-1296	; 0xfffffaf0
    8940:	mrc	7, 1, APSR_nzcv, cr6, cr9, {7}
    8944:	cmnlt	r8, r4, lsl #12
    8948:			; <UNDEFINED> instruction: 0xf7f94620
    894c:	stmdbmi	sp, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    8950:			; <UNDEFINED> instruction: 0x46044479
    8954:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    8958:	mcr	7, 1, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    895c:	cmplt	r8, r3, lsl #12
    8960:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    8964:			; <UNDEFINED> instruction: 0xf7f9200e
    8968:			; <UNDEFINED> instruction: 0x4604efd2
    896c:	mvnle	r2, r0, lsl #16
    8970:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    8974:	ldrmi	r4, [ip], -r0, lsr #12
    8978:	ldcl	7, cr15, [r8, #-996]	; 0xfffffc1c
    897c:	svclt	0x0000e7f0
    8980:	andeq	sp, r0, r2, ror r4
    8984:	andeq	sp, r0, r8, ror #8
    8988:	andeq	sp, r0, sl, asr r4
    898c:	ldrlt	fp, [r0, #-344]	; 0xfffffea8
    8990:	strmi	r4, [r4], -r1, lsl #12
    8994:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    8998:	mcr	7, 0, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    899c:	pop	{r5, r9, sl, lr}
    89a0:			; <UNDEFINED> instruction: 0xf7f94010
    89a4:	ldrbmi	fp, [r0, -r1, asr #26]!
    89a8:	andeq	sp, r0, sl, lsl r4
    89ac:	addlt	fp, r3, r0, lsr r5
    89b0:			; <UNDEFINED> instruction: 0xf7ff9001
    89b4:	stmdbls	r1, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    89b8:	strmi	r2, [r4], -r5, lsl #4
    89bc:			; <UNDEFINED> instruction: 0xf7f92000
    89c0:	strmi	lr, [r5], -r6, ror #26
    89c4:	stmdami	r5, {r2, r3, r4, r5, r8, ip, sp, pc}
    89c8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    89cc:	ldcl	7, cr15, [r0, #996]!	; 0x3e4
    89d0:			; <UNDEFINED> instruction: 0xf7f94620
    89d4:	strtmi	lr, [r8], -ip, lsr #26
    89d8:	ldclt	0, cr11, [r0, #-12]!
    89dc:	andeq	sp, r0, r6, ror #7
    89e0:	ldrbmi	lr, [r0, sp, lsr #18]!
    89e4:	stmdacs	r0, {r1, r2, r3, r9, sl, lr}
    89e8:	blmi	efcb3c <ftello64@plt+0xefa03c>
    89ec:	ldrbtmi	r4, [fp], #-1541	; 0xfffff9fb
    89f0:	ldmdblt	r4, {r2, r3, r4, fp, sp, lr}
    89f4:	stmdavs	r4!, {r1, r3, r4, sp, lr, pc}
    89f8:			; <UNDEFINED> instruction: 0xf104b1c4
    89fc:	strtmi	r0, [r9], -r8
    8a00:	mrrc	7, 15, pc, lr, cr9	; <UNPREDICTABLE>
    8a04:	mvnsle	r2, r0, lsl #16
    8a08:	ldmdblt	r3, {r0, r1, r5, r6, fp, sp, lr}
    8a0c:	ldmdavs	fp, {r1, r2, r3, sp, lr, pc}
    8a10:	ldmdavs	sl, {r0, r1, r5, r6, r8, ip, sp, pc}^
    8a14:	ldrhle	r4, [sl, #34]!	; 0x22
    8a18:			; <UNDEFINED> instruction: 0xf04f689f
    8a1c:	strbmi	r0, [r0], -r0, lsl #16
    8a20:	stc	7, cr15, [r4, #-996]	; 0xfffffc1c
    8a24:	ldrtmi	fp, [r8], -r7, asr #7
    8a28:			; <UNDEFINED> instruction: 0x87f0e8bd
    8a2c:	andcs	r2, r5, r0, lsl #2
    8a30:	svc	0x0052f7f9
    8a34:			; <UNDEFINED> instruction: 0xf7fab368
    8a38:	pkhtbmi	lr, r0, r2, asr #16
    8a3c:	strtmi	fp, [r9], -r8, asr #6
    8a40:			; <UNDEFINED> instruction: 0xf7f92005
    8a44:	stmdacs	r0, {r1, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    8a48:			; <UNDEFINED> instruction: 0xf8dfd042
    8a4c:			; <UNDEFINED> instruction: 0xf8dfa090
    8a50:	ldrbtmi	r9, [sl], #144	; 0x90
    8a54:			; <UNDEFINED> instruction: 0x465144f9
    8a58:			; <UNDEFINED> instruction: 0xf7f94648
    8a5c:	andcs	lr, r5, #216, 30	; 0x360
    8a60:	andcs	r4, r0, r1, lsr r6
    8a64:	ldc	7, cr15, [r2, #-996]	; 0xfffffc1c
    8a68:	strmi	r4, [r7], -r1, asr #12
    8a6c:			; <UNDEFINED> instruction: 0xf7f92005
    8a70:	uasxmi	lr, r1, r4
    8a74:			; <UNDEFINED> instruction: 0xf7f94648
    8a78:			; <UNDEFINED> instruction: 0xb1a4efca
    8a7c:			; <UNDEFINED> instruction: 0xf7f9200c
    8a80:	stmdacs	r0, {r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    8a84:	stmdavs	r3!, {r0, r1, r3, r6, r7, ip, lr, pc}^
    8a88:	strvs	lr, [r1, -r0, asr #19]
    8a8c:	rsbvs	r6, r0, r3
    8a90:	andcs	lr, r0, r5, asr #15
    8a94:	stcl	7, cr15, [sl], {249}	; 0xf9
    8a98:	andcs	r4, r5, #51380224	; 0x3100000
    8a9c:			; <UNDEFINED> instruction: 0x47f0e8bd
    8aa0:			; <UNDEFINED> instruction: 0xf7f92000
    8aa4:			; <UNDEFINED> instruction: 0x4628bcf1
    8aa8:	mcr	7, 1, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    8aac:			; <UNDEFINED> instruction: 0xf7f9300c
    8ab0:			; <UNDEFINED> instruction: 0x4604ebd0
    8ab4:	adcsle	r2, r2, r0, lsl #16
    8ab8:	strtmi	r3, [r9], -r8
    8abc:	stcl	7, cr15, [ip, #-996]!	; 0xfffffc1c
    8ac0:	andcs	r4, r0, #8, 22	; 0x2000
    8ac4:	ldrbtmi	r6, [fp], #-98	; 0xffffff9e
    8ac8:	andsvs	r6, ip, sl, lsl r8
    8acc:	ldrb	r6, [r5, r2, lsr #32]
    8ad0:			; <UNDEFINED> instruction: 0xf7f94640
    8ad4:	ldrb	lr, [pc, ip, lsr #25]
    8ad8:	andeq	r0, r2, sl, lsl #15
    8adc:	andeq	sp, r0, sl, asr #6
    8ae0:	andeq	sp, r0, ip, asr r3
    8ae4:			; <UNDEFINED> instruction: 0x000206b2
    8ae8:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
    8aec:	eorsle	r2, lr, r0, lsr ip
    8af0:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
    8af4:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
    8af8:	svclt	0x00882c09
    8afc:	ldmdale	r3, {r8, r9, sl, sp}
    8b00:			; <UNDEFINED> instruction: 0xf1a47844
    8b04:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
    8b08:			; <UNDEFINED> instruction: 0xf04f2700
    8b0c:	and	r0, r3, sl, lsl #28
    8b10:	svcmi	0x0001f816
    8b14:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    8b18:	ldrtmi	fp, [r0], -sp, ror #5
    8b1c:	blx	393f4a <ftello64@plt+0x39144a>
    8b20:			; <UNDEFINED> instruction: 0xf1a4c707
    8b24:	ldmible	r3!, {r4, r5, sl, fp}^
    8b28:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
    8b2c:			; <UNDEFINED> instruction: 0xd127292e
    8b30:	mcrrne	8, 4, r7, r4, cr5
    8b34:	eorle	r2, r6, r0, lsr sp
    8b38:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
    8b3c:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
    8b40:	andcs	fp, r0, r8, lsl #31
    8b44:	andcs	sp, r0, sl, lsl #16
    8b48:			; <UNDEFINED> instruction: 0xf814260a
    8b4c:	blx	1a075a <ftello64@plt+0x19dc5a>
    8b50:			; <UNDEFINED> instruction: 0xf1a51000
    8b54:	sbclt	r0, sp, #48, 2
    8b58:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
    8b5c:	stmdavc	r2!, {r4, sp, lr}
    8b60:	svclt	0x001c2a2e
    8b64:	andsvs	r2, sl, r0, lsl #4
    8b68:			; <UNDEFINED> instruction: 0x4620d013
    8b6c:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    8b70:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    8b74:	cdpcs	2, 0, cr11, cr9, cr14, {7}
    8b78:			; <UNDEFINED> instruction: 0xf04fbf88
    8b7c:	stmiale	r2, {sl, fp}^
    8b80:	strtmi	r2, [r0], -r0, lsl #8
    8b84:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    8b88:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
    8b8c:	strdcs	sp, [r0, -r8]
    8b90:	stmdavc	r1!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    8b94:	ldmdbcs	r0!, {r5, r6, sl, fp, ip}
    8b98:			; <UNDEFINED> instruction: 0xf1a1d016
    8b9c:	sbcslt	r0, r1, #48, 4
    8ba0:	svclt	0x00842909
    8ba4:	andcs	r4, r0, r4, lsl #12
    8ba8:	strmi	sp, [r4], -fp, lsl #16
    8bac:	andcs	r2, r0, sl, lsl #10
    8bb0:	svcne	0x0001f814
    8bb4:	andcs	pc, r0, r5, lsl #22
    8bb8:	eorseq	pc, r0, #1073741864	; 0x40000028
    8bbc:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
    8bc0:			; <UNDEFINED> instruction: 0x6018d9f6
    8bc4:	ldcllt	6, cr4, [r0, #128]!	; 0x80
    8bc8:	bcc	c26e58 <ftello64@plt+0xc24358>
    8bcc:	ldmible	r7, {r0, r3, r9, fp, sp}^
    8bd0:	strb	r2, [sl, r0, lsl #4]!
    8bd4:			; <UNDEFINED> instruction: 0x4604b510
    8bd8:	strmi	fp, [r8], -r9, ror #2
    8bdc:	bl	1346bc8 <ftello64@plt+0x13440c8>
    8be0:	stmdbvs	r0, {r3, r4, r5, r6, r8, ip, sp, pc}^
    8be4:	pop	{r2, r3, r4, r8, ip, sp, pc}
    8be8:			; <UNDEFINED> instruction: 0xf7f94010
    8bec:	pop	{r0, r3, r5, r9, sl, fp, ip, sp, pc}
    8bf0:			; <UNDEFINED> instruction: 0xf7f94010
    8bf4:			; <UNDEFINED> instruction: 0xf7f9bf71
    8bf8:			; <UNDEFINED> instruction: 0xf7f9ebaa
    8bfc:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    8c00:	ldfltd	f5, [r0, #-956]	; 0xfffffc44
    8c04:	blmi	91b498 <ftello64@plt+0x918998>
    8c08:	push	{r1, r3, r4, r5, r6, sl, lr}
    8c0c:	ldrshtlt	r4, [r2], r0
    8c10:			; <UNDEFINED> instruction: 0x460d58d3
    8c14:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    8c18:			; <UNDEFINED> instruction: 0xf04f9331
    8c1c:			; <UNDEFINED> instruction: 0xf7f90300
    8c20:			; <UNDEFINED> instruction: 0xf855ed74
    8c24:	movwls	r3, #11012	; 0x2b04
    8c28:	orrslt	r4, r3, r6, lsl #12
    8c2c:	stcge	6, cr4, [r3], {24}
    8c30:	stcl	7, cr15, [sl, #-996]!	; 0xfffffc1c
    8c34:	stmiaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    8c38:	and	r4, r4, r6, lsl #8
    8c3c:	stcl	7, cr15, [r4, #-996]!	; 0xfffffc1c
    8c40:	strmi	r4, [r6], #-1440	; 0xfffffa60
    8c44:			; <UNDEFINED> instruction: 0xf855d01e
    8c48:			; <UNDEFINED> instruction: 0xf8440b04
    8c4c:	stmdacs	r0, {r2, r8, r9, fp}
    8c50:	ldfnep	f5, [r0], #-976	; 0xfffffc30
    8c54:	b	fff46c40 <ftello64@plt+0xfff44140>
    8c58:	teqlt	r8, r5, lsl #12
    8c5c:	ldrtmi	sl, [r9], -r2, lsl #24
    8c60:	stc	7, cr15, [r0], {249}	; 0xf9
    8c64:	blvc	146dbc <ftello64@plt+0x1442bc>
    8c68:	mvnsle	r2, r0, lsl #30
    8c6c:	blmi	29b4a0 <ftello64@plt+0x2989a0>
    8c70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8c74:	blls	c62ce4 <ftello64@plt+0xc601e4>
    8c78:	qaddle	r4, sl, r8
    8c7c:	eorslt	r4, r2, r8, lsr #12
    8c80:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8c84:	strcs	r2, [r0, #-22]	; 0xffffffea
    8c88:	mcr	7, 2, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    8c8c:			; <UNDEFINED> instruction: 0xf7f9e7ee
    8c90:	svclt	0x0000ec04
    8c94:	andeq	r0, r2, r8, asr #1
    8c98:	strdeq	r0, [r0], -r4
    8c9c:	andeq	r0, r2, r0, rrx
    8ca0:	svcmi	0x00f0e92d
    8ca4:	bmi	fef5a6f0 <ftello64@plt+0xfef57bf0>
    8ca8:	blmi	fef74f44 <ftello64@plt+0xfef72444>
    8cac:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    8cb0:	strmi	r4, [lr], -r8, lsl #12
    8cb4:	stmdaeq	r1, {r0, r1, r2, ip, sp, lr, pc}
    8cb8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8cbc:			; <UNDEFINED> instruction: 0xf04f9323
    8cc0:			; <UNDEFINED> instruction: 0xf7f90300
    8cc4:			; <UNDEFINED> instruction: 0xf859ed22
    8cc8:	blmi	fed9b8e0 <ftello64@plt+0xfed98de0>
    8ccc:	movwls	r4, #1147	; 0x47b
    8cd0:	stccs	6, cr4, [r0], {131}	; 0x83
    8cd4:	tsthi	sp, r0	; <UNPREDICTABLE>
    8cd8:			; <UNDEFINED> instruction: 0xf10b4620
    8cdc:			; <UNDEFINED> instruction: 0xf7f90b02
    8ce0:			; <UNDEFINED> instruction: 0xf10ded14
    8ce4:	vstmdbge	r3!, {s0-s15}
    8ce8:	and	r4, r7, r3, lsl #9
    8cec:	stc	7, cr15, [ip, #-996]	; 0xfffffc1c
    8cf0:			; <UNDEFINED> instruction: 0xf10045aa
    8cf4:	strmi	r0, [r3], #1
    8cf8:	addshi	pc, ip, r0
    8cfc:	bleq	146e68 <ftello64@plt+0x144368>
    8d00:	bleq	146e30 <ftello64@plt+0x144330>
    8d04:	mvnsle	r2, r0, lsl #16
    8d08:			; <UNDEFINED> instruction: 0xf10b7832
    8d0c:	bcs	1f89918 <ftello64@plt+0x1f86e18>
    8d10:			; <UNDEFINED> instruction: 0xf04fbf1e
    8d14:	strcs	r0, [r1, #-2304]	; 0xfffff700
    8d18:	suble	r4, fp, fp, asr #13
    8d1c:			; <UNDEFINED> instruction: 0xf1b84618
    8d20:	eorsle	r0, lr, r0, lsl #30
    8d24:	b	1cc6d10 <ftello64@plt+0x1cc4210>
    8d28:			; <UNDEFINED> instruction: 0xf1b94682
    8d2c:			; <UNDEFINED> instruction: 0xf0000f00
    8d30:			; <UNDEFINED> instruction: 0x464980d5
    8d34:			; <UNDEFINED> instruction: 0xf7f94650
    8d38:	ldmdbne	r1!, {r1, r2, r4, r7, r8, r9, fp, sp, lr, pc}^
    8d3c:	bl	fe4c6d28 <ftello64@plt+0xfe4c4228>
    8d40:	ldrbmi	r4, [r8], -r5, lsl #12
    8d44:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    8d48:	bl	1c46d34 <ftello64@plt+0x1c44234>
    8d4c:	bleq	44e90 <ftello64@plt+0x42390>
    8d50:	orrslt	r2, ip, pc, lsr #12
    8d54:	svceq	0x0000f1bb
    8d58:			; <UNDEFINED> instruction: 0xf89ad103
    8d5c:	bcs	bd0d64 <ftello64@plt+0xbce264>
    8d60:			; <UNDEFINED> instruction: 0x4628d05e
    8d64:			; <UNDEFINED> instruction: 0xf8004621
    8d68:			; <UNDEFINED> instruction: 0xf7f96b01
    8d6c:			; <UNDEFINED> instruction: 0x4605eb7c
    8d70:	blmi	146edc <ftello64@plt+0x1443dc>
    8d74:	bleq	851a8 <ftello64@plt+0x826a8>
    8d78:	mvnle	r2, r0, lsl #24
    8d7c:	strle	r0, [r3, #-1979]	; 0xfffff845
    8d80:	mulcc	r0, sl, r8
    8d84:	cmple	lr, pc, lsr #22
    8d88:	blmi	fe15b7ac <ftello64@plt+0xfe158cac>
    8d8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8d90:	blls	8e2e00 <ftello64@plt+0x8e0300>
    8d94:			; <UNDEFINED> instruction: 0xf040405a
    8d98:	ldrbmi	r8, [r0], -ip, ror #1
    8d9c:	pop	{r0, r2, r5, ip, sp, pc}
    8da0:			; <UNDEFINED> instruction: 0xf7f98ff0
    8da4:	pkhtbmi	lr, r2, r6, asr #20
    8da8:			; <UNDEFINED> instruction: 0xd1be2800
    8dac:			; <UNDEFINED> instruction: 0xf7f94658
    8db0:			; <UNDEFINED> instruction: 0xe7e9eb3e
    8db4:	bcs	26f84 <ftello64@plt+0x24484>
    8db8:	bcs	bf8a20 <ftello64@plt+0xbf5f20>
    8dbc:	ldclne	0, cr13, [r0], #-480	; 0xfffffe20
    8dc0:			; <UNDEFINED> instruction: 0xf1b89301
    8dc4:			; <UNDEFINED> instruction: 0xf0000f00
    8dc8:			; <UNDEFINED> instruction: 0xf7f9808f
    8dcc:	blls	842c4 <ftello64@plt+0x817c4>
    8dd0:	smlawbcs	pc, r2, r6, r4	; <UNPREDICTABLE>
    8dd4:	movwls	r4, #5712	; 0x1650
    8dd8:	stc	7, cr15, [r2], #996	; 0x3e4
    8ddc:	tstlt	r8, r1, lsl #22
    8de0:	andvc	r2, r2, r0, lsl #4
    8de4:	movwls	r4, #5712	; 0x1650
    8de8:	stc	7, cr15, [lr], {249}	; 0xf9
    8dec:			; <UNDEFINED> instruction: 0x46054651
    8df0:			; <UNDEFINED> instruction: 0xf7ff4640
    8df4:	strcc	pc, [r1, #-3823]	; 0xfffff111
    8df8:	ldrbmi	r4, [r0], -r3, lsl #13
    8dfc:	bl	5c6de8 <ftello64@plt+0x5c42e8>
    8e00:			; <UNDEFINED> instruction: 0xf1bb9b01
    8e04:			; <UNDEFINED> instruction: 0xf0000f00
    8e08:	ldrbmi	r8, [r8], -r7, lsl #1
    8e0c:			; <UNDEFINED> instruction: 0xf7f946d9
    8e10:	blls	84008 <ftello64@plt+0x81508>
    8e14:	ldrmi	r4, [r8], -r3, lsl #8
    8e18:	svceq	0x0000f1b8
    8e1c:	str	sp, [r1, r1, asr #1]
    8e20:	mulcs	r1, sl, r8
    8e24:	orrsle	r2, ip, r0, lsl #20
    8e28:	strtmi	r4, [r1], -r8, lsr #12
    8e2c:	bl	6c6e18 <ftello64@plt+0x6c4318>
    8e30:	ldr	r4, [sp, r5, lsl #12]
    8e34:	svceq	0x0000f1b8
    8e38:	addshi	pc, r3, r0, asr #32
    8e3c:			; <UNDEFINED> instruction: 0x46c22016
    8e40:	ldcl	7, cr15, [r0, #-996]!	; 0xfffffc1c
    8e44:			; <UNDEFINED> instruction: 0xf004e7a0
    8e48:			; <UNDEFINED> instruction: 0x4604ff53
    8e4c:	rsbsle	r2, r6, r0, lsl #16
    8e50:	mrrc	7, 15, pc, sl, cr9	; <UNPREDICTABLE>
    8e54:	ldrbmi	r4, [r0], -r5, lsl #12
    8e58:	mrrc	7, 15, pc, r6, cr9	; <UNPREDICTABLE>
    8e5c:	andcc	r4, r2, r8, lsr #8
    8e60:	svceq	0x0000f1b8
    8e64:			; <UNDEFINED> instruction: 0xf7f9d048
    8e68:			; <UNDEFINED> instruction: 0x4605e9d2
    8e6c:	blcs	be6f00 <ftello64@plt+0xbe4400>
    8e70:	stmdavc	r2!, {r1, r8, ip, lr, pc}^
    8e74:	subsle	r2, r2, r0, lsl #20
    8e78:	strtmi	r4, [r8], -r1, lsr #12
    8e7c:	b	ffcc6e68 <ftello64@plt+0xffcc4368>
    8e80:	ldrbmi	r2, [r1], -pc, lsr #6
    8e84:	blcc	86e8c <ftello64@plt+0x8438c>
    8e88:	bl	fe1c6e74 <ftello64@plt+0xfe1c4374>
    8e8c:			; <UNDEFINED> instruction: 0xf7f94620
    8e90:	ldrbmi	lr, [r0], -lr, asr #21
    8e94:	b	ff2c6e80 <ftello64@plt+0xff2c4380>
    8e98:			; <UNDEFINED> instruction: 0xf7f94628
    8e9c:	stmdacs	r2, {r1, r2, r4, r5, sl, fp, sp, lr, pc}
    8ea0:	vdivne.f16	s26, s6, s8	; <UNPREDICTABLE>
    8ea4:	stclpl	8, cr1, [fp], #936	; 0x3a8
    8ea8:	eorsle	r2, pc, pc, lsr #22
    8eac:	strb	r4, [fp, -sl, lsr #13]!
    8eb0:			; <UNDEFINED> instruction: 0xf04f483e
    8eb4:	movwls	r0, #6912	; 0x1b00
    8eb8:			; <UNDEFINED> instruction: 0xf7f94478
    8ebc:	blls	83d2c <ftello64@plt+0x8122c>
    8ec0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    8ec4:			; <UNDEFINED> instruction: 0xf899d043
    8ec8:	teqlt	r2, #0
    8ecc:	movwls	r4, #5704	; 0x1648
    8ed0:	ldc	7, cr15, [sl], {249}	; 0xf9
    8ed4:	strcs	r9, [r1, #-2817]	; 0xfffff4ff
    8ed8:	ldr	r4, [pc, -r3, lsl #8]
    8edc:			; <UNDEFINED> instruction: 0x46504631
    8ee0:	b	ff046ecc <ftello64@plt+0xff0443cc>
    8ee4:	str	r4, [ip, -r5, lsl #12]!
    8ee8:	ldcl	7, cr15, [r8, #996]!	; 0x3e4
    8eec:	strmi	r9, [r2], r1, lsl #22
    8ef0:			; <UNDEFINED> instruction: 0xf47f2800
    8ef4:	strb	sl, [r7, -lr, ror #30]
    8ef8:	stmib	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8efc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    8f00:			; <UNDEFINED> instruction: 0x4620d1b4
    8f04:	b	fe4c6ef0 <ftello64@plt+0xfe4c43f0>
    8f08:			; <UNDEFINED> instruction: 0xf7f94650
    8f0c:			; <UNDEFINED> instruction: 0x46c2ea90
    8f10:			; <UNDEFINED> instruction: 0xf100e73a
    8f14:	ldrbt	r0, [r7], r1, lsl #22
    8f18:	strcs	r4, [r1, #-1753]	; 0xfffff927
    8f1c:			; <UNDEFINED> instruction: 0x4628e6fe
    8f20:			; <UNDEFINED> instruction: 0xf8004651
    8f24:			; <UNDEFINED> instruction: 0xf7f93b01
    8f28:			; <UNDEFINED> instruction: 0xe7afeb38
    8f2c:	strtmi	r4, [sl], r8, lsr #8
    8f30:	stccc	8, cr15, [r1], {16}
    8f34:	svclt	0x00042b2e
    8f38:	andsvc	r2, r3, r0, lsl #6
    8f3c:			; <UNDEFINED> instruction: 0xf1b8e724
    8f40:	tstle	r8, r0, lsl #30
    8f44:			; <UNDEFINED> instruction: 0x46c24650
    8f48:	b	1c46f34 <ftello64@plt+0x1c44434>
    8f4c:			; <UNDEFINED> instruction: 0x4601e71c
    8f50:			; <UNDEFINED> instruction: 0xf7ff4640
    8f54:	blls	88858 <ftello64@plt+0x85d58>
    8f58:	strmi	r4, [r1], r3, lsl #13
    8f5c:	sbcsle	r2, ip, r0, lsl #16
    8f60:	bmi	502e2c <ftello64@plt+0x50032c>
    8f64:	bicsvc	pc, r8, pc, asr #8
    8f68:	ldrbtmi	r4, [sl], #-2066	; 0xfffff7ee
    8f6c:			; <UNDEFINED> instruction: 0xf0034478
    8f70:			; <UNDEFINED> instruction: 0xf7f9fcc9
    8f74:	bls	439c4 <ftello64@plt+0x40ec4>
    8f78:	ldmpl	r3, {r0, r1, r2, r3, r8, r9, fp, lr}^
    8f7c:			; <UNDEFINED> instruction: 0xf7f9681c
    8f80:	stmdavs	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    8f84:	bl	1846f70 <ftello64@plt+0x1844470>
    8f88:	tstcs	r1, ip, lsl #20
    8f8c:			; <UNDEFINED> instruction: 0x4603447a
    8f90:			; <UNDEFINED> instruction: 0xf7f94620
    8f94:	andcs	lr, r2, r0, asr ip
    8f98:	bl	fe946f84 <ftello64@plt+0xfe944484>
    8f9c:	andeq	r0, r2, r2, lsr #32
    8fa0:	strdeq	r0, [r0], -r4
    8fa4:	andeq	r0, r2, r4
    8fa8:	andeq	pc, r1, r4, asr #30
    8fac:	andeq	ip, r0, r4, lsr #30
    8fb0:	andeq	ip, r0, r6, lsl #30
    8fb4:	andeq	ip, r0, r4, asr lr
    8fb8:	strdeq	r0, [r0], -ip
    8fbc:	andeq	ip, r0, r8, asr lr
    8fc0:	svcmi	0x00f0e92d
    8fc4:	stmdavc	r3, {r1, r2, r9, sl, lr}
    8fc8:	strmi	fp, [sl], r3, lsl #1
    8fcc:	blcs	1a830 <ftello64@plt+0x17d30>
    8fd0:	addshi	pc, fp, r0
    8fd4:	stmdaeq	r1, {r6, r7, r8, ip, sp, lr, pc}
    8fd8:	strcs	r4, [r0, #-1540]	; 0xfffff9fc
    8fdc:	and	r4, r5, r9, lsl r6
    8fe0:	bl	2163ec <ftello64@plt+0x2138ec>
    8fe4:			; <UNDEFINED> instruction: 0xf8140004
    8fe8:	biclt	r1, r9, r1, lsl #30
    8fec:	svclt	0x00182925
    8ff0:	svclt	0x000c293a
    8ff4:	movwcs	r2, #769	; 0x301
    8ff8:	svclt	0x0008290a
    8ffc:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    9000:	mvnle	r2, r0, lsl #22
    9004:			; <UNDEFINED> instruction: 0xf1ba4650
    9008:	rscle	r0, sl, r0, lsl #30
    900c:	bl	fe246ff8 <ftello64@plt+0xfe2444f8>
    9010:	mvnle	r2, r0, lsl #16
    9014:	andeq	lr, r4, r8, lsl #22
    9018:	svcne	0x0001f814
    901c:	mvnle	r2, r0, lsl #18
    9020:	subeq	lr, r5, r0, lsl #22
    9024:	svccs	0x00003001
    9028:			; <UNDEFINED> instruction: 0xf7f9d065
    902c:	ldmdavc	r1!, {r4, r5, r6, r7, fp, sp, lr, pc}
    9030:	stmdbcs	r0, {r0, r2, r9, sl, lr}
    9034:	strcs	sp, [r0], #-103	; 0xffffff99
    9038:	bleq	98517c <ftello64@plt+0x98267c>
    903c:	eorscs	r2, r3, #-2080374783	; 0x84000001
    9040:	stmdbcs	r5!, {r0, r2, r5, sp, lr, pc}
    9044:	stmdbcs	sl, {r0, r2, r3, r4, r5, ip, lr, pc}
    9048:			; <UNDEFINED> instruction: 0xf1bad047
    904c:	suble	r0, lr, r0, lsl #30
    9050:	tstls	r1, r0, asr r6
    9054:	bl	1947040 <ftello64@plt+0x1944540>
    9058:	cmncs	r1, #16384	; 0x4000
    905c:	stmdacs	r0, {r0, r1, r4, r5, r9, sp}
    9060:	stmdbeq	r8, {r0, r2, r6, ip, lr, pc}
    9064:	svclt	0x0094299f
    9068:	subscc	r3, r7, r0, lsr r0
    906c:	andlt	pc, r0, r9, lsl #17
    9070:	tsteq	pc, r1	; <UNPREDICTABLE>
    9074:	stcne	0, cr7, [r0], #224	; 0xe0
    9078:	stmdbcs	r9, {r0, r1, sl, ip, sp}
    907c:	streq	lr, [r4, -r5, lsl #22]
    9080:	teqcc	r0, r4	; <illegal shifter operand>
    9084:	strtpl	r3, [r9], #-343	; 0xfffffea9
    9088:	svcne	0x0001f816
    908c:	ldmdbcs	sl!, {r0, r3, r4, r7, r8, ip, sp, pc}
    9090:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
    9094:	stmdbeq	r4, {r0, r2, r8, r9, fp, sp, lr, pc}
    9098:	streq	lr, [r8, -r5, lsl #22]
    909c:	stfned	f5, [r1], #836	; 0x344
    90a0:	andlt	pc, r4, r5, lsl #16
    90a4:	andcs	pc, r8, r5, lsl #16
    90a8:	strbtpl	r3, [fp], #-1027	; 0xfffffbfd
    90ac:			; <UNDEFINED> instruction: 0xf816192f
    90b0:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    90b4:	movwcs	sp, #491	; 0x1eb
    90b8:			; <UNDEFINED> instruction: 0x4628703b
    90bc:	pop	{r0, r1, ip, sp, pc}
    90c0:	stcne	15, cr8, [r0], #960	; 0x3c0
    90c4:			; <UNDEFINED> instruction: 0xf8893403
    90c8:			; <UNDEFINED> instruction: 0xf04f1000
    90cc:	eorsvc	r0, r9, r2, lsr r1
    90d0:	teqeq	r5, pc, asr #32	; <UNPREDICTABLE>
    90d4:	strtpl	r1, [r9], #-2351	; 0xfffff6d1
    90d8:	stcne	7, cr14, [r1], #856	; 0x358
    90dc:			; <UNDEFINED> instruction: 0xf8893403
    90e0:			; <UNDEFINED> instruction: 0xf04fb000
    90e4:	eorsvc	r0, r8, r0, lsr r0
    90e8:	strbtpl	r1, [fp], #-2351	; 0xfffff6d1
    90ec:	strbmi	lr, [r4], -ip, asr #15
    90f0:	andne	pc, r0, r9, lsl #17
    90f4:			; <UNDEFINED> instruction: 0xf7f9e7c8
    90f8:	strmi	lr, [r5], -ip, lsr #17
    90fc:	sbcsle	r2, ip, r0, lsl #16
    9100:	stmdbcs	r0, {r0, r4, r5, fp, ip, sp, lr}
    9104:			; <UNDEFINED> instruction: 0x462fd197
    9108:	ldrdcs	lr, [r1], -r5
    910c:	svclt	0x0000e78b
    9110:	cmnlt	fp, r3, lsl #16
    9114:			; <UNDEFINED> instruction: 0xf0032200
    9118:	blcs	fe00a020 <ftello64@plt+0xfe007520>
    911c:	andcc	fp, r1, #24, 30	; 0x60
    9120:	andle	r1, r1, fp, asr #24
    9124:	andle	r3, r3, r1, lsl #18
    9128:	svccc	0x0001f810
    912c:	mvnsle	r2, r0, lsl #22
    9130:			; <UNDEFINED> instruction: 0x47704610
    9134:			; <UNDEFINED> instruction: 0xe7fb461a
    9138:	strmi	fp, [r2], #-794	; 0xfffffce6
    913c:	ldrbtlt	r1, [r0], #3651	; 0xe43
    9140:	mcrne	14, 2, r1, cr13, cr6, {2}
    9144:	svcmi	0x0001f813
    9148:	svcne	0x0001f815
    914c:	stfeqp	f7, [r1], #-656	; 0xfffffd70
    9150:			; <UNDEFINED> instruction: 0xf1a1428c
    9154:	strtmi	r0, [r2], -r1, ror #14
    9158:	andle	r4, sl, r8, lsl #12
    915c:	svceq	0x0019f1bc
    9160:			; <UNDEFINED> instruction: 0xf024bf98
    9164:	svccs	0x00190220
    9168:			; <UNDEFINED> instruction: 0xf021bf98
    916c:	addsmi	r0, r0, #32
    9170:	adcsmi	sp, r3, #4, 2
    9174:	andcs	sp, r0, r6, ror #3
    9178:			; <UNDEFINED> instruction: 0x4770bcf0
    917c:	vldmialt	r0!, {s3-s18}
    9180:			; <UNDEFINED> instruction: 0x46104770
    9184:	svclt	0x00004770
    9188:	addlt	fp, r3, r0, lsr r5
    918c:	strmi	r4, [r8], -r4, lsl #12
    9190:			; <UNDEFINED> instruction: 0xf7f99101
    9194:	stmdbls	r1, {r1, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    9198:	strmi	r4, [r2], -r5, lsl #12
    919c:			; <UNDEFINED> instruction: 0xf7f94620
    91a0:	ldmiblt	r0!, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}^
    91a4:	stmdbne	r0!, {r1, r5, r6, r8, sl, fp, ip, lr}^
    91a8:	movweq	pc, #37282	; 0x91a2	; <UNPREDICTABLE>
    91ac:	svceq	0x00dff012
    91b0:			; <UNDEFINED> instruction: 0xf383fab3
    91b4:	tstcs	r1, r8, lsl #30
    91b8:	cmpne	r3, #323584	; 0x4f000
    91bc:	sadd16mi	fp, r9, r8
    91c0:	bcs	83574c <ftello64@plt+0x832c4c>
    91c4:			; <UNDEFINED> instruction: 0xf043bf08
    91c8:			; <UNDEFINED> instruction: 0xb12b0301
    91cc:	svccc	0x0001f810
    91d0:	svclt	0x00182b09
    91d4:	rscsle	r2, r9, r0, lsr #22
    91d8:	ldclt	0, cr11, [r0, #-12]!
    91dc:	andlt	r4, r3, r8, lsl #12
    91e0:	andcs	fp, r0, r0, lsr sp
    91e4:	ldclt	0, cr11, [r0, #-12]!
    91e8:	svcmi	0x00f8e92d
    91ec:			; <UNDEFINED> instruction: 0xb1a1460e
    91f0:	pkhbtmi	r4, r0, r1, lsl #13
    91f4:	b	11c71e0 <ftello64@plt+0x11c46e0>
    91f8:			; <UNDEFINED> instruction: 0xf81e46ce
    91fc:	stmdavs	r4, {r0, r8, r9, fp, ip, sp}
    9200:	eorlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    9204:	cfmadd32cc	mvax2, mvfx4, mvfx1, mvfx5
    9208:	blcc	87264 <ftello64@plt+0x84764>
    920c:	eorcc	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    9210:	mulle	r5, fp, r5
    9214:	strtmi	fp, [r8], lr, lsl #2
    9218:			; <UNDEFINED> instruction: 0x4630e7f4
    921c:	svchi	0x00f8e8bd
    9220:	mulne	r1, r9, r8
    9224:			; <UNDEFINED> instruction: 0xb1a64673
    9228:	beq	1c3e68 <ftello64@plt+0x1c1368>
    922c:	and	r4, r3, r7, asr #12
    9230:	svcne	0x0001f813
    9234:	andle	r4, r7, r3, asr r5
    9238:	svcgt	0x0001f817
    923c:	eoreq	pc, r1, r4, asr r8	; <UNPREDICTABLE>
    9240:	eorcs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    9244:	rscsle	r4, r3, r2, lsl #5
    9248:	mvnle	r2, r0, lsl #18
    924c:	pop	{r6, r9, sl, lr}
    9250:	stmdbcs	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9254:	strbmi	fp, [r0], -ip, lsl #30
    9258:	ldmfd	sp!, {sp}
    925c:	svclt	0x00008ff8
    9260:	suble	r2, r8, r0, lsl #18
    9264:	svcmi	0x00f0e92d
    9268:			; <UNDEFINED> instruction: 0xf81b4693
    926c:	addlt	sl, r3, r1, lsl #22
    9270:			; <UNDEFINED> instruction: 0xf1aa1843
    9274:	movwls	r0, #5217	; 0x1461
    9278:	nopeq	{42}	; 0x2a
    927c:	svclt	0x00982c19
    9280:	stmdavc	r4, {r1, r3, r4, r7, r9, sl, lr}
    9284:	stmdbcc	r1, {r0, r1, r6, sl, fp, ip}
    9288:	strbeq	pc, [r1, #-420]!	; 0xfffffe5c	; <UNPREDICTABLE>
    928c:	ldccs	6, cr4, [r9, #-608]	; 0xfffffda0
    9290:			; <UNDEFINED> instruction: 0xf024bf98
    9294:	strmi	r0, [r2, #1056]!	; 0x420
    9298:	tstlt	r9, #2
    929c:	ldrb	r4, [r0, r0, asr #12]!
    92a0:	ldrbmi	r9, [lr], -r1, lsl #24
    92a4:	addsmi	r7, ip, #5570560	; 0x550000
    92a8:	bl	2fd330 <ftello64@plt+0x2fa830>
    92ac:	and	r0, r3, r1, lsl #18
    92b0:	svcpl	0x0001f816
    92b4:	andsle	r4, r2, lr, asr #10
    92b8:			; <UNDEFINED> instruction: 0xf1a5781c
    92bc:	strtmi	r0, [pc], -r1, ror #24
    92c0:			; <UNDEFINED> instruction: 0xf1a43301
    92c4:			; <UNDEFINED> instruction: 0xf1be0e61
    92c8:	svclt	0x00980f19
    92cc:	strteq	pc, [r0], #-36	; 0xffffffdc
    92d0:	svceq	0x0019f1bc
    92d4:			; <UNDEFINED> instruction: 0xf025bf98
    92d8:	adcmi	r0, r7, #32, 14	; 0x800000
    92dc:	tstlt	r5, r8, ror #1
    92e0:	strb	r4, [lr, r0, asr #12]
    92e4:	andlt	r2, r3, r0
    92e8:	svchi	0x00f0e8bd
    92ec:	rscsle	r2, sl, r0, lsl #26
    92f0:	bicsle	r2, r3, r0, lsl #18
    92f4:	strdcs	lr, [r0], -r6
    92f8:	svclt	0x00004770
    92fc:	ldrlt	fp, [r0, #-418]	; 0xfffffe5e
    9300:	orrslt	fp, r0, r2, lsl #1
    9304:	andsle	r3, r8, r1, lsl #20
    9308:	stmne	r4, {r0, r8, fp, ip, sp}
    930c:	and	r4, r3, r3, lsl #12
    9310:	blcs	87324 <ftello64@plt+0x84824>
    9314:	andle	r4, r3, r3, lsr #5
    9318:	svccs	0x0001f811
    931c:	mvnsle	r2, r0, lsl #20
    9320:	andsvc	r2, sl, r0, lsl #4
    9324:	ldclt	0, cr11, [r0, #-8]
    9328:			; <UNDEFINED> instruction: 0x46104770
    932c:	andls	r9, r0, #1073741824	; 0x40000000
    9330:	svc	0x006cf7f8
    9334:	ldrdcs	lr, [r0, -sp]
    9338:	strmi	lr, [r3], -r4, ror #15
    933c:	svclt	0x0000e7f0
    9340:			; <UNDEFINED> instruction: 0x4605b570
    9344:			; <UNDEFINED> instruction: 0xb3247804
    9348:	ldmib	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    934c:	stmdavs	r1, {r1, r3, r5, r9, sl, lr}
    9350:			; <UNDEFINED> instruction: 0xf812e002
    9354:	mvnslt	r4, r1, lsl #30
    9358:	andscc	pc, r4, r1, lsr r8	; <UNPREDICTABLE>
    935c:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    9360:	ldmdavc	r1, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    9364:	eorvc	r4, r9, ip, lsr #12
    9368:	ldmdavc	r6, {r0, r3, r4, r7, r8, ip, sp, pc}
    936c:			; <UNDEFINED> instruction: 0xf8316801
    9370:			; <UNDEFINED> instruction: 0xf4111016
    9374:	svclt	0x00085100
    9378:	andle	r4, r2, fp, lsl #12
    937c:	svclt	0x00082b00
    9380:			; <UNDEFINED> instruction: 0xf8124623
    9384:			; <UNDEFINED> instruction: 0xf8041f01
    9388:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    938c:	smlattlt	r3, sp, r1, sp
    9390:			; <UNDEFINED> instruction: 0x46287019
    9394:			; <UNDEFINED> instruction: 0x4628bd70
    9398:	ldcllt	0, cr7, [r0, #-176]!	; 0xffffff50
    939c:			; <UNDEFINED> instruction: 0x4606b570
    93a0:			; <UNDEFINED> instruction: 0xb1a47804
    93a4:	stmib	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    93a8:	tstcs	r0, r2, lsr r6
    93ac:			; <UNDEFINED> instruction: 0xf8356805
    93b0:			; <UNDEFINED> instruction: 0xf4133014
    93b4:	svclt	0x00085300
    93b8:	andle	r4, r2, r9, lsl r6
    93bc:	svclt	0x00082900
    93c0:			; <UNDEFINED> instruction: 0xf8124611
    93c4:	stccs	15, cr4, [r0], {1}
    93c8:	strdlt	sp, [r1, -r1]
    93cc:	ldrtmi	r7, [r0], -ip
    93d0:	svclt	0x0000bd70
    93d4:	ldrbmi	lr, [r0, sp, lsr #18]!
    93d8:	mvnlt	r4, r8, lsl #13
    93dc:	strmi	r1, [r1], r7, asr #16
    93e0:			; <UNDEFINED> instruction: 0x46044616
    93e4:	and	r2, r4, r0, lsl #10
    93e8:	svclt	0x00082d00
    93ec:	adcsmi	r4, ip, #89128960	; 0x5500000
    93f0:	stmdavc	r1!, {r1, r3, ip, lr, pc}
    93f4:			; <UNDEFINED> instruction: 0x46a24630
    93f8:			; <UNDEFINED> instruction: 0xf7f93401
    93fc:	stmdacs	r0, {r1, r4, r7, r8, fp, sp, lr, pc}
    9400:	adcsmi	sp, ip, #-2147483588	; 0x8000003c
    9404:	mvnsle	r4, r5, lsl #12
    9408:	movwcs	fp, #301	; 0x12d
    940c:	andeq	lr, r9, r5, lsr #23
    9410:	pop	{r0, r1, r3, r5, ip, sp, lr}
    9414:			; <UNDEFINED> instruction: 0x464087f0
    9418:			; <UNDEFINED> instruction: 0x87f0e8bd
    941c:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
    9420:	svclt	0x00d8f7ff
    9424:	andeq	ip, r0, r2, ror #19
    9428:	ldrbmi	lr, [r0, sp, lsr #18]!
    942c:	mvnslt	r4, r8, lsl #13
    9430:	strmi	r1, [r1], r7, asr #16
    9434:			; <UNDEFINED> instruction: 0x46044616
    9438:	beq	4557c <ftello64@plt+0x42a7c>
    943c:			; <UNDEFINED> instruction: 0xf1bae005
    9440:	svclt	0x00080f00
    9444:	adcsmi	r4, ip, #178257920	; 0xaa00000
    9448:	stmdavc	r1!, {r1, r3, ip, lr, pc}
    944c:			; <UNDEFINED> instruction: 0x46254630
    9450:			; <UNDEFINED> instruction: 0xf7f93401
    9454:	stmdacs	r0, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
    9458:	adcsmi	sp, ip, #1073741884	; 0x4000003c
    945c:	mvnsle	r4, r2, lsl #13
    9460:	andeq	lr, r9, sl, lsr #23
    9464:	svceq	0x0000f1ba
    9468:	pop	{r0, ip, lr, pc}
    946c:			; <UNDEFINED> instruction: 0x464087f0
    9470:			; <UNDEFINED> instruction: 0x87f0e8bd
    9474:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
    9478:	svclt	0x00d6f7ff
    947c:	andeq	ip, r0, sl, lsl #19
    9480:			; <UNDEFINED> instruction: 0x212fb510
    9484:			; <UNDEFINED> instruction: 0xf7f94604
    9488:			; <UNDEFINED> instruction: 0xb120ea3c
    948c:			; <UNDEFINED> instruction: 0x4010e8bd
    9490:			; <UNDEFINED> instruction: 0xf7f93001
    9494:			; <UNDEFINED> instruction: 0x4620b9d5
    9498:			; <UNDEFINED> instruction: 0x4010e8bd
    949c:	ldmiblt	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    94a0:			; <UNDEFINED> instruction: 0x212fb538
    94a4:			; <UNDEFINED> instruction: 0xf7f94605
    94a8:	cmnlt	r0, ip, lsr #20
    94ac:			; <UNDEFINED> instruction: 0x1c601b44
    94b0:	mcr	7, 5, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    94b4:	strtmi	r4, [r2], -r9, lsr #12
    94b8:			; <UNDEFINED> instruction: 0xf7f94605
    94bc:	movwcs	lr, #2444	; 0x98c
    94c0:	strpl	r4, [fp, #-1576]!	; 0xfffff9d8
    94c4:	stmdami	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    94c8:	ldrhtmi	lr, [r8], -sp
    94cc:			; <UNDEFINED> instruction: 0xf7f94478
    94d0:	svclt	0x0000b9b7
    94d4:	ldrdeq	ip, [r0], -r4
    94d8:	andcs	fp, r1, pc, lsl #8
    94dc:	addlt	fp, r3, r0, lsl #10
    94e0:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    94e4:	blmi	3f3cfc <ftello64@plt+0x3f11fc>
    94e8:			; <UNDEFINED> instruction: 0xf85244fc
    94ec:			; <UNDEFINED> instruction: 0xf85c1b04
    94f0:	ldmdavs	fp, {r0, r1, ip, sp}
    94f4:			; <UNDEFINED> instruction: 0xf04f9301
    94f8:	andls	r0, r0, #0, 6
    94fc:	blx	ff447502 <ftello64@plt+0xff444a02>
    9500:	blmi	21bd2c <ftello64@plt+0x21922c>
    9504:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9508:	blls	63578 <ftello64@plt+0x60a78>
    950c:	qaddle	r4, sl, r4
    9510:			; <UNDEFINED> instruction: 0xf85db003
    9514:	andlt	lr, r4, r4, lsl #22
    9518:			; <UNDEFINED> instruction: 0xf7f84770
    951c:	svclt	0x0000efbe
    9520:	andeq	pc, r1, r8, ror #15
    9524:	strdeq	r0, [r0], -r4
    9528:	andeq	pc, r1, ip, asr #15
    952c:	andcs	fp, r0, pc, lsl #8
    9530:	addlt	fp, r3, r0, lsl #10
    9534:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    9538:	blmi	3f3d50 <ftello64@plt+0x3f1250>
    953c:			; <UNDEFINED> instruction: 0xf85244fc
    9540:			; <UNDEFINED> instruction: 0xf85c1b04
    9544:	ldmdavs	fp, {r0, r1, ip, sp}
    9548:			; <UNDEFINED> instruction: 0xf04f9301
    954c:	andls	r0, r0, #0, 6
    9550:	blx	fe9c7556 <ftello64@plt+0xfe9c4a56>
    9554:	blmi	21bd80 <ftello64@plt+0x219280>
    9558:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    955c:	blls	635cc <ftello64@plt+0x60acc>
    9560:	qaddle	r4, sl, r4
    9564:			; <UNDEFINED> instruction: 0xf85db003
    9568:	andlt	lr, r4, r4, lsl #22
    956c:			; <UNDEFINED> instruction: 0xf7f84770
    9570:	svclt	0x0000ef94
    9574:	muleq	r1, r4, r7
    9578:	strdeq	r0, [r0], -r4
    957c:	andeq	pc, r1, r8, ror r7	; <UNPREDICTABLE>
    9580:	andcs	fp, r3, pc, lsl #8
    9584:	addlt	fp, r3, r0, lsl #10
    9588:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    958c:	blmi	3f3da4 <ftello64@plt+0x3f12a4>
    9590:			; <UNDEFINED> instruction: 0xf85244fc
    9594:			; <UNDEFINED> instruction: 0xf85c1b04
    9598:	ldmdavs	fp, {r0, r1, ip, sp}
    959c:			; <UNDEFINED> instruction: 0xf04f9301
    95a0:	andls	r0, r0, #0, 6
    95a4:	blx	1f475aa <ftello64@plt+0x1f44aaa>
    95a8:	blmi	21bdd4 <ftello64@plt+0x2192d4>
    95ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    95b0:	blls	63620 <ftello64@plt+0x60b20>
    95b4:	qaddle	r4, sl, r4
    95b8:			; <UNDEFINED> instruction: 0xf85db003
    95bc:	andlt	lr, r4, r4, lsl #22
    95c0:			; <UNDEFINED> instruction: 0xf7f84770
    95c4:	svclt	0x0000ef6a
    95c8:	andeq	pc, r1, r0, asr #14
    95cc:	strdeq	r0, [r0], -r4
    95d0:	andeq	pc, r1, r4, lsr #14
    95d4:	andcs	fp, r2, pc, lsl #8
    95d8:	addlt	fp, r3, r0, lsl #10
    95dc:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    95e0:	blmi	3f3df8 <ftello64@plt+0x3f12f8>
    95e4:			; <UNDEFINED> instruction: 0xf85244fc
    95e8:			; <UNDEFINED> instruction: 0xf85c1b04
    95ec:	ldmdavs	fp, {r0, r1, ip, sp}
    95f0:			; <UNDEFINED> instruction: 0xf04f9301
    95f4:	andls	r0, r0, #0, 6
    95f8:	blx	14c75fe <ftello64@plt+0x14c4afe>
    95fc:	blmi	21be28 <ftello64@plt+0x219328>
    9600:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9604:	blls	63674 <ftello64@plt+0x60b74>
    9608:	qaddle	r4, sl, r4
    960c:			; <UNDEFINED> instruction: 0xf85db003
    9610:	andlt	lr, r4, r4, lsl #22
    9614:			; <UNDEFINED> instruction: 0xf7f84770
    9618:	svclt	0x0000ef40
    961c:	andeq	pc, r1, ip, ror #13
    9620:	strdeq	r0, [r0], -r4
    9624:	ldrdeq	pc, [r1], -r0
    9628:	mcrlt	7, 2, pc, cr8, cr8, {7}	; <UNPREDICTABLE>
    962c:			; <UNDEFINED> instruction: 0x4607b4f0
    9630:	cdpcs	8, 0, cr7, cr9, cr6, {0}
    9634:	mcrcs	15, 1, fp, cr0, cr8, {0}
    9638:			; <UNDEFINED> instruction: 0xf817d105
    963c:	cdpcs	15, 0, cr6, cr9, cr1, {0}
    9640:	mcrcs	15, 1, fp, cr0, cr8, {0}
    9644:			; <UNDEFINED> instruction: 0xf1a6d0f9
    9648:	andcs	r0, r0, r0, lsr ip
    964c:	blx	17d1a54 <ftello64@plt+0x17cef54>
    9650:	blcs	286488 <ftello64@plt+0x283988>
    9654:	stmdane	r3, {r1, r2, r4, fp, ip, lr, pc}
    9658:	svcvs	0x0001f817
    965c:	andeq	lr, r1, #66560	; 0x10400
    9660:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    9664:	bl	104f6d8 <ftello64@plt+0x104cbd8>
    9668:	ldmne	ip, {r1, r9}^
    966c:	streq	lr, [r2, #-2882]	; 0xfffff4be
    9670:	andeq	lr, ip, r4, lsl fp
    9674:	mvnvc	lr, r5, asr #22
    9678:	ldfeqd	f7, [r0], #-664	; 0xfffffd68
    967c:			; <UNDEFINED> instruction: 0xf38cfa5f
    9680:	stmible	r8!, {r0, r3, r8, r9, fp, sp}^
    9684:			; <UNDEFINED> instruction: 0x4770bcf0
    9688:			; <UNDEFINED> instruction: 0xf1a27802
    968c:	sbcslt	r0, r9, #48, 6	; 0xc0000000
    9690:	stmdble	sp, {r0, r3, r8, fp, sp}
    9694:	movteq	pc, #4514	; 0x11a2	; <UNPREDICTABLE>
    9698:	svclt	0x009c2b05
    969c:	teqeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    96a0:	stmdble	r6, {r0, r1, r3, r4, r8}
    96a4:	msreq	SPSR_c, #-2147483608	; 0x80000028
    96a8:	ldmdale	r8, {r0, r2, r8, r9, fp, sp}
    96ac:	cmpeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    96b0:	stmdavc	r2, {r0, r1, r3, r4, r8}^
    96b4:	eorseq	pc, r0, r2, lsr #3
    96b8:	stmdbcs	r9, {r0, r6, r7, r9, ip, sp, pc}
    96bc:			; <UNDEFINED> instruction: 0xf1a2d905
    96c0:	stmdbcs	r5, {r0, r6, r8}
    96c4:			; <UNDEFINED> instruction: 0xf1a2d803
    96c8:	ldrmi	r0, [r8], #-55	; 0xffffffc9
    96cc:			; <UNDEFINED> instruction: 0xf1a24770
    96d0:	stmdbcs	r5, {r0, r5, r6, r8}
    96d4:			; <UNDEFINED> instruction: 0xf1a2d803
    96d8:	ldrmi	r0, [r8], #-87	; 0xffffffa9
    96dc:			; <UNDEFINED> instruction: 0xf04f4770
    96e0:			; <UNDEFINED> instruction: 0x477030ff
    96e4:	ldr	fp, [r3, #-257]	; 0xfffffeff
    96e8:	ldrbmi	r4, [r0, -r8, lsl #12]!
    96ec:	ldmdacs	r9, {r0, r6, fp, ip, sp}
    96f0:	andcs	fp, r0, ip, lsl #31
    96f4:	ldrbmi	r2, [r0, -r1]!
    96f8:	ldmdacs	r9, {r0, r5, r6, fp, ip, sp}
    96fc:	andcs	fp, r0, ip, lsl #31
    9700:	ldrbmi	r2, [r0, -r1]!
    9704:	msreq	SPSR_c, #160, 2	; 0x28
    9708:	svclt	0x00982b19
    970c:	eoreq	pc, r0, r0, lsr #32
    9710:	svclt	0x00004770
    9714:	movteq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
    9718:	svclt	0x00982b19
    971c:	eoreq	pc, r0, r0, asr #32
    9720:	svclt	0x00004770
    9724:	mvnlt	r7, r3, lsl #16
    9728:			; <UNDEFINED> instruction: 0x4604b410
    972c:			; <UNDEFINED> instruction: 0xf814e002
    9730:			; <UNDEFINED> instruction: 0xb1a33f01
    9734:	svceq	0x0080f013
    9738:	subeq	pc, r1, #-1073741784	; 0xc0000028
    973c:	tstcs	r1, ip, lsl #30
    9740:	bcs	651b48 <ftello64@plt+0x64f048>
    9744:	andcs	fp, r0, #140, 30	; 0x230
    9748:	andeq	pc, r1, #1
    974c:	rscle	r2, lr, r0, lsl #20
    9750:	nopeq	{67}	; 0x43
    9754:			; <UNDEFINED> instruction: 0xf8147023
    9758:	blcs	19364 <ftello64@plt+0x16864>
    975c:			; <UNDEFINED> instruction: 0xf85dd1ea
    9760:	ldrbmi	r4, [r0, -r4, lsl #22]!
    9764:	svclt	0x00004770
    9768:	mvnlt	r7, r3, lsl #16
    976c:			; <UNDEFINED> instruction: 0x4604b410
    9770:			; <UNDEFINED> instruction: 0xf814e002
    9774:			; <UNDEFINED> instruction: 0xb1a33f01
    9778:	svceq	0x0080f013
    977c:	rsbeq	pc, r1, #-1073741784	; 0xc0000028
    9780:	tstcs	r1, ip, lsl #30
    9784:	bcs	651b8c <ftello64@plt+0x64f08c>
    9788:	andcs	fp, r0, #140, 30	; 0x230
    978c:	andeq	pc, r1, #1
    9790:	rscle	r2, lr, r0, lsl #20
    9794:	nopeq	{35}	; 0x23
    9798:			; <UNDEFINED> instruction: 0xf8147023
    979c:	blcs	193a8 <ftello64@plt+0x168a8>
    97a0:			; <UNDEFINED> instruction: 0xf85dd1ea
    97a4:	ldrbmi	r4, [r0, -r4, lsl #22]!
    97a8:	svclt	0x00004770
    97ac:	eorsle	r4, r9, r8, lsl #5
    97b0:	stmdavc	r3, {r4, r5, r6, r7, sl, ip, sp, pc}
    97b4:	strmi	fp, [sl], -fp, lsr #6
    97b8:	ands	r4, r3, r4, lsl #12
    97bc:	mulle	sp, r8, r2
    97c0:			; <UNDEFINED> instruction: 0xf1a02919
    97c4:	ldrmi	r0, [sp], -r1, ror #14
    97c8:			; <UNDEFINED> instruction: 0xf023bf98
    97cc:	svccs	0x00190520
    97d0:	svclt	0x00984606
    97d4:	strteq	pc, [r0], -r0, lsr #32
    97d8:	tstle	lr, lr, lsr #5
    97dc:	svccc	0x0001f814
    97e0:	cmnlt	r3, r1, lsl r6
    97e4:	bleq	87834 <ftello64@plt+0x84d34>
    97e8:	msreq	SPSR_c, r3, lsr #3
    97ec:	stmdacs	r0, {r2, r3, r4, r7, r9, sl, lr}
    97f0:	ldmdbcs	r9, {r2, r5, r6, r7, r8, ip, lr, pc}
    97f4:			; <UNDEFINED> instruction: 0xf02cbf98
    97f8:	bl	feb0c880 <ftello64@plt+0xfeb09d80>
    97fc:	ldcllt	0, cr0, [r0]
    9800:	stmdavc	r8, {r4, r5, r6, r8, r9, sl, lr}
    9804:	stceq	0, cr15, [r0], {79}	; 0x4f
    9808:	strbeq	pc, [r1, -r0, lsr #3]!	; <UNPREDICTABLE>
    980c:	rscsle	r2, r6, r0, lsl #16
    9810:	svclt	0x00982f19
    9814:	eoreq	pc, r0, r0, lsr #32
    9818:	ldmdbcs	r9, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    981c:			; <UNDEFINED> instruction: 0xf023bf98
    9820:	ldrb	r0, [r5, r0, lsr #24]!
    9824:	ldrbmi	r2, [r0, -r0]!
    9828:	svclt	0x00182a00
    982c:	andsle	r4, sp, r8, lsl #5
    9830:	stmdbcc	r1, {r0, r9, fp, ip, sp}
    9834:	stmne	r4, {r4, r5, sl, ip, sp, pc}
    9838:			; <UNDEFINED> instruction: 0xb1a3e002
    983c:			; <UNDEFINED> instruction: 0xd1124293
    9840:			; <UNDEFINED> instruction: 0xf1a37803
    9844:	bcs	64a150 <ftello64@plt+0x647650>
    9848:	svccs	0x0001f811
    984c:			; <UNDEFINED> instruction: 0xf043bf98
    9850:			; <UNDEFINED> instruction: 0xf1a20320
    9854:	cfldr32cs	mvfx0, [r9, #-260]	; 0xfffffefc
    9858:			; <UNDEFINED> instruction: 0xf042bf98
    985c:	adcmi	r0, r0, #32, 4
    9860:	andeq	pc, r1, r0, lsl #2
    9864:	bne	fe63e010 <ftello64@plt+0xfe63b510>
    9868:			; <UNDEFINED> instruction: 0x4770bc30
    986c:	ldrbmi	r2, [r0, -r0]!
    9870:	andle	r4, r0, r1, lsl #5
    9874:	andcs	lr, r0, r0, ror #8
    9878:	svclt	0x00004770
    987c:	andsle	r4, ip, r8, lsl #5
    9880:	stmdavc	r2, {r4, sl, ip, sp, pc}
    9884:	stmdblt	sl!, {r2, r3, fp, ip, sp, lr}
    9888:			; <UNDEFINED> instruction: 0xf810e00d
    988c:			; <UNDEFINED> instruction: 0xf8112f01
    9890:	cmplt	r2, r1, lsl #30
    9894:			; <UNDEFINED> instruction: 0xf384fab4
    9898:	adcmi	r0, r2, #1490944	; 0x16c000
    989c:			; <UNDEFINED> instruction: 0xf043bf18
    98a0:	blcs	a4ac <ftello64@plt+0x79ac>
    98a4:	adcmi	sp, r2, #241	; 0xf1
    98a8:	andcs	fp, r0, r8, lsl #30
    98ac:	subslt	sp, r2, #2
    98b0:	bne	436238 <ftello64@plt+0x433738>
    98b4:	blmi	147a30 <ftello64@plt+0x144f30>
    98b8:	andcs	r4, r0, r0, ror r7
    98bc:	svclt	0x00004770
    98c0:			; <UNDEFINED> instruction: 0x4604b5f8
    98c4:	addmi	fp, fp, #-1073741778	; 0xc000002e
    98c8:	ldmdale	r2, {r0, r1, r2, r3, r4, r9, sl, lr}
    98cc:	stmdbne	r5, {r0, r2, r3, r6, r7, r9, fp, ip}^
    98d0:	addsmi	sp, r0, #-268435456	; 0xf0000000
    98d4:	andle	r4, lr, r6, lsl r6
    98d8:			; <UNDEFINED> instruction: 0x4631463a
    98dc:			; <UNDEFINED> instruction: 0xf7ff4620
    98e0:	cmplt	r0, fp, lsr #24	; <UNPREDICTABLE>
    98e4:	adcmi	r3, r5, #16777216	; 0x1000000
    98e8:	adcmi	sp, r6, #201326592	; 0xc000000
    98ec:			; <UNDEFINED> instruction: 0x4630d1f4
    98f0:	strdcs	fp, [r0], -r8
    98f4:			; <UNDEFINED> instruction: 0x4620bdf8
    98f8:	svclt	0x0000bdf8
    98fc:			; <UNDEFINED> instruction: 0x4605b538
    9900:	cmplt	ip, r4, lsl #16
    9904:	mrc	7, 5, APSR_nzcv, cr8, cr8, {7}
    9908:	strmi	r4, [r1], -fp, lsr #12
    990c:			; <UNDEFINED> instruction: 0xf852680a
    9910:	andsvc	r2, sl, r4, lsr #32
    9914:	svcmi	0x0001f813
    9918:	mvnsle	r2, r0, lsl #24
    991c:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    9920:	bcc	760d0 <ftello64@plt+0x735d0>
    9924:	mvnsmi	lr, sp, lsr #18
    9928:	bl	11244 <ftello64@plt+0xe744>
    992c:	cdpne	8, 4, cr0, cr15, cr2, {0}
    9930:	svcmi	0x0001f815
    9934:	svcvs	0x0001f817
    9938:			; <UNDEFINED> instruction: 0xd00842b4
    993c:	mcr	7, 5, pc, cr2, cr8, {7}	; <UNPREDICTABLE>
    9940:			; <UNDEFINED> instruction: 0xf8536803
    9944:			; <UNDEFINED> instruction: 0xf8532026
    9948:	addsmi	r3, sl, #36	; 0x24
    994c:	strmi	sp, [r8, #260]!	; 0x104
    9950:	andcs	sp, r0, lr, ror #3
    9954:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9958:	pop	{r5, r7, r8, r9, fp, ip}
    995c:			; <UNDEFINED> instruction: 0x461081f0
    9960:	svclt	0x00004770
    9964:	andcs	fp, r1, #16, 2
    9968:	bllt	ac796c <ftello64@plt+0xac4e6c>
    996c:	svclt	0x00004770
    9970:	andcs	fp, r0, #16, 2
    9974:	bllt	947978 <ftello64@plt+0x944e78>
    9978:	svclt	0x00004770
    997c:	bmi	4b69c0 <ftello64@plt+0x4b3ec0>
    9980:	addlt	fp, r3, r0, lsl #10
    9984:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    9988:	ldmpl	r3, {r2, fp, ip, pc}^
    998c:	movwls	r6, #6171	; 0x181b
    9990:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9994:	stmdbge	r5, {r7, r8, ip, sp, pc}
    9998:			; <UNDEFINED> instruction: 0xf7ff9100
    999c:	bmi	347e70 <ftello64@plt+0x345370>
    99a0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    99a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    99a8:	subsmi	r9, sl, r1, lsl #22
    99ac:	andlt	sp, r3, r9, lsl #2
    99b0:	bl	147b2c <ftello64@plt+0x14502c>
    99b4:	ldrbmi	fp, [r0, -r4]!
    99b8:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    99bc:	stm	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    99c0:			; <UNDEFINED> instruction: 0xf7f8e7ed
    99c4:	svclt	0x0000ed6a
    99c8:	andeq	pc, r1, sl, asr #6
    99cc:	strdeq	r0, [r0], -r4
    99d0:	andeq	pc, r1, lr, lsr #6
    99d4:	andeq	ip, r0, sl, asr #8
    99d8:	bmi	7f6a1c <ftello64@plt+0x7f3f1c>
    99dc:	addlt	fp, r2, r0, lsl r5
    99e0:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    99e4:	ldcmi	8, cr9, [lr], {4}
    99e8:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    99ec:	movwls	r6, #6171	; 0x181b
    99f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    99f4:	stmdbge	r5, {r3, r7, r8, ip, sp, pc}
    99f8:			; <UNDEFINED> instruction: 0xf7ff9100
    99fc:	orrslt	pc, r8, r3, lsl #18
    9a00:	blmi	59c268 <ftello64@plt+0x599768>
    9a04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9a08:	blls	63a78 <ftello64@plt+0x60f78>
    9a0c:	qaddle	r4, sl, r9
    9a10:	pop	{r1, ip, sp, pc}
    9a14:	andlt	r4, r4, r0, lsl r0
    9a18:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    9a1c:			; <UNDEFINED> instruction: 0xf7f84478
    9a20:			; <UNDEFINED> instruction: 0xe7ecef12
    9a24:	ldc	7, cr15, [r8, #-992]!	; 0xfffffc20
    9a28:	mcr	7, 5, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    9a2c:	stmiapl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    9a30:	stmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
    9a34:	andle	r2, r8, r6, lsl sl
    9a38:	andscs	r4, r6, #851968	; 0xd0000
    9a3c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    9a40:	ldc	7, cr15, [r8, #992]	; 0x3e0
    9a44:			; <UNDEFINED> instruction: 0xf7f82002
    9a48:	stmdami	sl, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
    9a4c:	tstcs	r1, r5, lsr #4
    9a50:			; <UNDEFINED> instruction: 0xf7f84478
    9a54:			; <UNDEFINED> instruction: 0xe7f5ed90
    9a58:	andeq	pc, r1, lr, ror #5
    9a5c:	strdeq	r0, [r0], -r4
    9a60:	andeq	pc, r1, r6, ror #5
    9a64:	andeq	pc, r1, ip, asr #5
    9a68:	andeq	ip, r0, r8, ror #7
    9a6c:	strdeq	r0, [r0], -ip
    9a70:	strdeq	ip, [r0], -r2
    9a74:			; <UNDEFINED> instruction: 0x0000c3b8
    9a78:	mvnsmi	lr, #737280	; 0xb4000
    9a7c:	ldrmi	fp, [lr], -r3, lsl #1
    9a80:	pkhbtmi	r4, r0, r5, lsl #12
    9a84:	andls	r4, r1, #12, 12	; 0xc00000
    9a88:	mcr	7, 2, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    9a8c:	smlsdcs	r1, r8, r3, fp
    9a90:	strtmi	r3, [r1], -r1
    9a94:	mcr	7, 2, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    9a98:	smladxcc	r1, fp, r6, r4
    9a9c:	mvnsle	r2, r0, lsl #16
    9aa0:			; <UNDEFINED> instruction: 0x21041c98
    9aa4:	mrc	7, 4, APSR_nzcv, cr0, cr8, {7}
    9aa8:	biclt	r4, r0, r7, lsl #12
    9aac:	andhi	pc, r0, r0, asr #17
    9ab0:	strbmi	r4, [r0], -r1, lsr #12
    9ab4:	mrc	7, 1, APSR_nzcv, cr4, cr8, {7}
    9ab8:			; <UNDEFINED> instruction: 0x46b9b1b8
    9abc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9ac0:	andvc	r1, r5, r3, asr #24
    9ac4:			; <UNDEFINED> instruction: 0xf8494621
    9ac8:	ldrmi	r3, [r8], -r4, lsl #30
    9acc:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    9ad0:	mcr	7, 1, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    9ad4:	mvnsle	r2, r0, lsl #16
    9ad8:			; <UNDEFINED> instruction: 0xf8c6b10e
    9adc:	ldrtmi	r8, [r8], -r0
    9ae0:	pop	{r0, r1, ip, sp, pc}
    9ae4:	strdcs	r8, [r2], -r0
    9ae8:			; <UNDEFINED> instruction: 0xf04fe7db
    9aec:	ldrb	r0, [r3, r1, lsl #16]!
    9af0:	ldrbmi	lr, [r0, sp, lsr #18]!
    9af4:	strmi	r4, [sp], -r4, lsl #12
    9af8:	svc	0x0064f7f8
    9afc:			; <UNDEFINED> instruction: 0xf0002800
    9b00:	strcs	r8, [r1], -r3, lsl #1
    9b04:	strtmi	r3, [r9], -r1
    9b08:	svc	0x005cf7f8
    9b0c:			; <UNDEFINED> instruction: 0x36014633
    9b10:	mvnsle	r2, r0, lsl #16
    9b14:			; <UNDEFINED> instruction: 0xf0133302
    9b18:	b	13dd820 <ftello64@plt+0x13dad20>
    9b1c:	smulbble	fp, r3, r9
    9b20:			; <UNDEFINED> instruction: 0xf7f84620
    9b24:	strdcc	lr, [r1], -r2
    9b28:	andeq	lr, r0, r9, lsl fp
    9b2c:	strcs	fp, [r1], -ip, lsr #30
    9b30:	rsble	r2, r1, #0, 12
    9b34:	bl	fe347b1c <ftello64@plt+0xfe34501c>
    9b38:	stmdacs	r0, {r7, r9, sl, lr}
    9b3c:	strmi	sp, [r1], #89	; 0x59
    9b40:	svcne	0x00074621
    9b44:			; <UNDEFINED> instruction: 0x464846b2
    9b48:			; <UNDEFINED> instruction: 0xf7f8464c
    9b4c:	strtmi	lr, [r9], -r6, lsr #26
    9b50:			; <UNDEFINED> instruction: 0xf7f84620
    9b54:			; <UNDEFINED> instruction: 0xb328ef38
    9b58:	andge	pc, r0, r0, lsl #17
    9b5c:	blcs	267bf0 <ftello64@plt+0x2650f0>
    9b60:	blcs	8397c8 <ftello64@plt+0x836cc8>
    9b64:			; <UNDEFINED> instruction: 0xf814d105
    9b68:	blcs	259774 <ftello64@plt+0x256c74>
    9b6c:	blcs	8397d4 <ftello64@plt+0x836cd4>
    9b70:	mcrne	0, 2, sp, cr3, cr9, {7}
    9b74:	stmdale	fp, {r2, r3, r4, r7, r9, lr}
    9b78:	and	r4, r3, r3, lsl #12
    9b7c:			; <UNDEFINED> instruction: 0xf883429c
    9b80:	andle	sl, r5, r0
    9b84:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    9b88:	svclt	0x00182a09
    9b8c:	rscsle	r2, r5, r0, lsr #20
    9b90:	svcmi	0x0004f847
    9b94:	strtmi	r1, [r9], -r4, asr #24
    9b98:	strtmi	r3, [r0], -r1, lsl #12
    9b9c:	svc	0x0012f7f8
    9ba0:	bicsle	r2, r9, r0, lsl #16
    9ba4:	blcs	267c38 <ftello64@plt+0x265138>
    9ba8:	blcs	839810 <ftello64@plt+0x836d10>
    9bac:			; <UNDEFINED> instruction: 0xf814d105
    9bb0:	blcs	2597bc <ftello64@plt+0x256cbc>
    9bb4:	blcs	83981c <ftello64@plt+0x836d1c>
    9bb8:			; <UNDEFINED> instruction: 0x4620d0f9
    9bbc:	stc	7, cr15, [r4, #992]!	; 0x3e0
    9bc0:	stmdane	r3!, {r0, fp, ip, sp}
    9bc4:	tstcs	r0, sl, lsl #4
    9bc8:	addsmi	lr, ip, #2
    9bcc:	stmdale	r5, {r0, r3, r4, r6, ip, sp, lr}
    9bd0:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    9bd4:	svclt	0x00182a09
    9bd8:	rscsle	r2, r6, r0, lsr #20
    9bdc:	strhcs	r0, [r0, -r3]
    9be0:	andeq	lr, r3, #8, 22	; 0x2000
    9be4:	strbmi	r3, [r3], #-776	; 0xfffffcf8
    9be8:	eormi	pc, r6, r8, asr #16
    9bec:			; <UNDEFINED> instruction: 0x60514599
    9bf0:	strbmi	sp, [r0], -sp, lsl #2
    9bf4:			; <UNDEFINED> instruction: 0x87f0e8bd
    9bf8:			; <UNDEFINED> instruction: 0xf04f200c
    9bfc:			; <UNDEFINED> instruction: 0xf7f80800
    9c00:			; <UNDEFINED> instruction: 0x4640ee92
    9c04:			; <UNDEFINED> instruction: 0x87f0e8bd
    9c08:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9c0c:	blmi	183a34 <ftello64@plt+0x180f34>
    9c10:	andspl	pc, pc, #64, 4
    9c14:	stmdami	r5, {r2, r8, fp, lr}
    9c18:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9c1c:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    9c20:	svc	0x0068f7f8
    9c24:	andeq	ip, r0, r8, asr r2
    9c28:	andeq	ip, r0, r6, lsr #3
    9c2c:	andeq	ip, r0, sl, lsr #4
    9c30:			; <UNDEFINED> instruction: 0x4616b5f8
    9c34:	blcs	827c48 <ftello64@plt+0x825148>
    9c38:			; <UNDEFINED> instruction: 0xf810d103
    9c3c:	blcs	819848 <ftello64@plt+0x816d48>
    9c40:	strcs	sp, [r0], #-251	; 0xffffff05
    9c44:	strtmi	r1, [r7], -sp, lsl #30
    9c48:			; <UNDEFINED> instruction: 0xd01242b4
    9c4c:			; <UNDEFINED> instruction: 0xf8452120
    9c50:			; <UNDEFINED> instruction: 0xf7f80f04
    9c54:	strcc	lr, [r1], #-3430	; 0xfffff29a
    9c58:	cmplt	r0, r3, lsl #12
    9c5c:	blvc	87c64 <ftello64@plt+0x85164>
    9c60:	blcs	827dd4 <ftello64@plt+0x8252d4>
    9c64:			; <UNDEFINED> instruction: 0xf810d103
    9c68:	blcs	819874 <ftello64@plt+0x816d74>
    9c6c:	blcs	3e060 <ftello64@plt+0x3b560>
    9c70:	strtmi	sp, [r0], -sl, ror #3
    9c74:	svclt	0x0000bdf8
    9c78:	strcs	fp, [r0], #-1528	; 0xfffffa08
    9c7c:	strmi	r1, [r3], -sp, lsl #30
    9c80:			; <UNDEFINED> instruction: 0x46274616
    9c84:			; <UNDEFINED> instruction: 0xf845e00a
    9c88:	strcc	r3, [r1], #-3844	; 0xfffff0fc
    9c8c:	stcl	7, cr15, [r8, #-992]	; 0xfffffc20
    9c90:	strmi	fp, [r3], -r8, asr #2
    9c94:	blvc	87ca8 <ftello64@plt+0x851a8>
    9c98:			; <UNDEFINED> instruction: 0xb1217841
    9c9c:			; <UNDEFINED> instruction: 0x461842b4
    9ca0:	teqeq	sl, pc, asr #32	; <UNPREDICTABLE>
    9ca4:	strtmi	sp, [r0], -pc, ror #3
    9ca8:	svclt	0x0000bdf8
    9cac:	blmi	8dc53c <ftello64@plt+0x8d9a3c>
    9cb0:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    9cb4:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
    9cb8:	movwls	r6, #30747	; 0x781b
    9cbc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9cc0:	eorsle	r2, r3, r0, lsl #16
    9cc4:	bge	b48d8 <ftello64@plt+0xb1dd8>
    9cc8:	stmdbge	r1, {r2, r3, r9, sl, lr}
    9ccc:			; <UNDEFINED> instruction: 0xff0cf7fe
    9cd0:	cmplt	r8, #5242880	; 0x500000
    9cd4:	blge	1b69ec <ftello64@plt+0x1b3eec>
    9cd8:	stmdbge	r4, {r0, r2, r9, fp, sp, pc}
    9cdc:			; <UNDEFINED> instruction: 0xf7fe4620
    9ce0:	tstlt	r8, #3, 30	; <UNPREDICTABLE>
    9ce4:	bls	1308f0 <ftello64@plt+0x12ddf0>
    9ce8:	mulle	pc, r3, r2	; <UNPREDICTABLE>
    9cec:	stmdacs	r0, {r3, r4, r7, r9, fp, ip}
    9cf0:			; <UNDEFINED> instruction: 0xf04fbfb4
    9cf4:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
    9cf8:	blmi	41c544 <ftello64@plt+0x419a44>
    9cfc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9d00:	blls	1e3d70 <ftello64@plt+0x1e1270>
    9d04:	tstle	r4, sl, asr r0
    9d08:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    9d0c:	bls	17091c <ftello64@plt+0x16de1c>
    9d10:			; <UNDEFINED> instruction: 0xd1eb4293
    9d14:	bls	1b0928 <ftello64@plt+0x1ade28>
    9d18:			; <UNDEFINED> instruction: 0xd1e74293
    9d1c:	strtmi	r4, [r8], -r1, lsl #12
    9d20:	b	ff3c7d08 <ftello64@plt+0xff3c5208>
    9d24:	mvnle	r2, r0, lsl #16
    9d28:	strb	r2, [r5, r0]!
    9d2c:	andmi	pc, r0, pc, asr #32
    9d30:			; <UNDEFINED> instruction: 0xf7f8e7e2
    9d34:	svclt	0x0000ebb2
    9d38:	andeq	pc, r1, r0, lsr #32
    9d3c:	strdeq	r0, [r0], -r4
    9d40:	ldrdeq	lr, [r1], -r4
    9d44:	svcmi	0x00f0e92d
    9d48:	strmi	fp, [lr], -r3, lsl #1
    9d4c:			; <UNDEFINED> instruction: 0xf7f89200
    9d50:	andls	lr, r1, r6, asr #29
    9d54:			; <UNDEFINED> instruction: 0xf0002800
    9d58:			; <UNDEFINED> instruction: 0xf8df8088
    9d5c:	smladcs	r0, ip, r1, r9
    9d60:	ldrtmi	r4, [sp], -r4, lsl #12
    9d64:			; <UNDEFINED> instruction: 0x46b844f9
    9d68:	ldrbmi	r4, [r8], -r3, lsl #13
    9d6c:			; <UNDEFINED> instruction: 0xf7f84649
    9d70:	bl	304898 <ftello64@plt+0x301d98>
    9d74:	rfeda	fp
    9d78:			; <UNDEFINED> instruction: 0xf1bbb000
    9d7c:	eorsle	r0, pc, sl, lsl #30
    9d80:			; <UNDEFINED> instruction: 0x0004ebba
    9d84:	strmi	sp, [r1], -r3
    9d88:			; <UNDEFINED> instruction: 0xf7ff4620
    9d8c:	addmi	pc, r6, #3162112	; 0x304000
    9d90:	blls	40e30 <ftello64@plt+0x3e330>
    9d94:	bl	fe990bac <ftello64@plt+0xfe98e0ac>
    9d98:	addmi	r0, r3, #1280	; 0x500
    9d9c:	strbeq	lr, [r4], #-2639	; 0xfffff5b1
    9da0:	bne	ff039c98 <ftello64@plt+0xff037198>
    9da4:	streq	lr, [r0], #2820	; 0xb04
    9da8:	svclt	0x00b44564
    9dac:	strcs	r2, [r1], #-1024	; 0xfffffc00
    9db0:	svclt	0x00142d00
    9db4:	strcs	r4, [r0, #-1573]	; 0xfffff9db
    9db8:			; <UNDEFINED> instruction: 0xf898b115
    9dbc:	strbmi	fp, [r2], r0
    9dc0:	svceq	0x0000f1bb
    9dc4:			; <UNDEFINED> instruction: 0x46d3d03b
    9dc8:			; <UNDEFINED> instruction: 0xf80b210a
    9dcc:			; <UNDEFINED> instruction: 0xf89a1b01
    9dd0:	stmdbcs	r0!, {r0, ip}
    9dd4:	smladcs	r0, fp, r0, sp
    9dd8:			; <UNDEFINED> instruction: 0x463d465c
    9ddc:			; <UNDEFINED> instruction: 0xe7c446b8
    9de0:	svceq	0x0000f1bb
    9de4:			; <UNDEFINED> instruction: 0xf89ad02b
    9de8:			; <UNDEFINED> instruction: 0xf10a1001
    9dec:	stmdbcs	r0!, {r0, r8, r9, fp}
    9df0:			; <UNDEFINED> instruction: 0xf81bd103
    9df4:	stmdbcs	r0!, {r0, r8, r9, sl, fp, ip}
    9df8:			; <UNDEFINED> instruction: 0x4605d0fb
    9dfc:	sbfx	r4, r0, #13, #21
    9e00:	bleq	86230 <ftello64@plt+0x83730>
    9e04:	strtmi	r2, [r8], r0, lsl #10
    9e08:	ldrbmi	r2, [ip], -r1, lsl #14
    9e0c:			; <UNDEFINED> instruction: 0xf89ae7ad
    9e10:	stmdbcs	r0!, {r1, ip}
    9e14:			; <UNDEFINED> instruction: 0xf10ad12d
    9e18:	ldrmi	r0, [r4], -r3, lsl #4
    9e1c:	stmdavc	r1!, {r0, r9, ip, sp}
    9e20:	rscsle	r2, sl, r0, lsr #18
    9e24:	strcs	r4, [r0, -r0, lsr #12]
    9e28:	stcl	7, cr15, [lr], #-992	; 0xfffffc20
    9e2c:	ldrtmi	r4, [sp], -r1, lsr #12
    9e30:			; <UNDEFINED> instruction: 0x465c46b8
    9e34:	ldrbmi	r1, [r8], -r2, asr #24
    9e38:	b	fe5c7e20 <ftello64@plt+0xfe5c5320>
    9e3c:	stcls	7, cr14, [r1], {149}	; 0x95
    9e40:			; <UNDEFINED> instruction: 0xf7f84620
    9e44:	bmi	384fd4 <ftello64@plt+0x3824d4>
    9e48:			; <UNDEFINED> instruction: 0x4601447a
    9e4c:			; <UNDEFINED> instruction: 0xf7ff4620
    9e50:	ldmdblt	r7, {r0, r6, r7, r9, fp, ip, sp, lr, pc}^
    9e54:	cmplt	r3, r3, lsr #16
    9e58:			; <UNDEFINED> instruction: 0xf7f84620
    9e5c:	stmdacc	r1, {r1, r2, r4, r6, sl, fp, sp, lr, pc}
    9e60:	blcs	2a0ef4 <ftello64@plt+0x29e3f4>
    9e64:	blls	79a7c <ftello64@plt+0x76f7c>
    9e68:	stmdals	r1, {r0, r1, r2, r3, r4, sl, ip, lr}
    9e6c:	pop	{r0, r1, ip, sp, pc}
    9e70:			; <UNDEFINED> instruction: 0xf10a8ff0
    9e74:	ldrb	r0, [r5, r2, lsl #8]
    9e78:	andeq	ip, r0, r8, lsl #2
    9e7c:	andeq	ip, r0, r4, lsr #13
    9e80:			; <UNDEFINED> instruction: 0x4604b570
    9e84:			; <UNDEFINED> instruction: 0xf4106880
    9e88:	tstle	r1, r0, lsl #6
    9e8c:	vst2.8	{d22-d23}, [r0 :128], r2
    9e90:	mvnvs	r4, r0
    9e94:	stmib	r4, {r5, r7, sp, lr}^
    9e98:	rscvs	r3, r3, r8, lsl #6
    9e9c:	stmib	r4, {r1, r4, fp, sp, lr}^
    9ea0:	bcs	16ad0 <ftello64@plt+0x13fd0>
    9ea4:	movwcc	lr, #51652	; 0xc9c4
    9ea8:	movwcs	sp, #2939	; 0xb7b
    9eac:	ldflte	f6, [r0, #-652]!	; 0xfffffd74
    9eb0:	blcs	24244 <ftello64@plt+0x21744>
    9eb4:	stmdbvs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    9eb8:	mvnlt	r4, lr, lsl #12
    9ebc:			; <UNDEFINED> instruction: 0x46151d99
    9ec0:	andeq	pc, r5, #79	; 0x4f
    9ec4:	ldclne	0, cr13, [r8, #-232]	; 0xffffff18
    9ec8:	ldcne	0, cr13, [r9, #-308]	; 0xfffffecc
    9ecc:	ldclne	0, cr13, [r8], {82}	; 0x52
    9ed0:			; <UNDEFINED> instruction: 0xf113d06e
    9ed4:	rsbsle	r0, fp, ip, lsl #30
    9ed8:			; <UNDEFINED> instruction: 0xf0001dd9
    9edc:			; <UNDEFINED> instruction: 0xf1138089
    9ee0:			; <UNDEFINED> instruction: 0xf0000f0a
    9ee4:	movwcc	r8, #45205	; 0xb095
    9ee8:	ldmdbmi	fp, {r0, r1, r3, r6, ip, lr, pc}^
    9eec:	ldrbtmi	r2, [r9], #-0
    9ef0:	b	ff347ed8 <ftello64@plt+0xff3453d8>
    9ef4:	eor	r4, r7, r3, lsl #12
    9ef8:	vstrcs	s12, [r0, #-660]	; 0xfffffd6c
    9efc:	ldclne	0, cr13, [lr], {85}	; 0x55
    9f00:	andeq	pc, r5, #79	; 0x4f
    9f04:			; <UNDEFINED> instruction: 0xf113d05b
    9f08:	rsble	r0, r8, ip, lsl #30
    9f0c:			; <UNDEFINED> instruction: 0xd0761d98
    9f10:			; <UNDEFINED> instruction: 0xf0001dd9
    9f14:			; <UNDEFINED> instruction: 0xf1138084
    9f18:	eorsle	r0, r9, r8, lsl #30
    9f1c:	svceq	0x0009f113
    9f20:	addshi	pc, r1, r0
    9f24:			; <UNDEFINED> instruction: 0xf000330b
    9f28:	stmdbmi	ip, {r0, r1, r7, pc}^
    9f2c:	ldrbtmi	r2, [r9], #-0
    9f30:	b	feb47f18 <ftello64@plt+0xfeb45418>
    9f34:			; <UNDEFINED> instruction: 0xf0024629
    9f38:	and	pc, fp, r7, ror #22
    9f3c:	andcs	r4, r0, r8, asr #18
    9f40:			; <UNDEFINED> instruction: 0xf7f84479
    9f44:	strmi	lr, [r3], -r4, lsr #21
    9f48:	ldrtmi	r4, [r1], -r6, asr #16
    9f4c:	ldrbtmi	r6, [r8], #-2090	; 0xfffff7d6
    9f50:	blx	16c5f62 <ftello64@plt+0x16c3462>
    9f54:	blcs	642e8 <ftello64@plt+0x617e8>
    9f58:	movwcs	fp, #3844	; 0xf04
    9f5c:	adcle	r6, r4, r3, ror #1
    9f60:			; <UNDEFINED> instruction: 0xf7f82002
    9f64:	stmdbmi	r0, {r6, r7, r8, r9, fp, sp, lr, pc}^
    9f68:	ldrbtmi	r2, [r9], #-0
    9f6c:	b	fe3c7f54 <ftello64@plt+0xfe3c5454>
    9f70:	strb	r4, [r9, r3, lsl #12]!
    9f74:	andcs	r4, r0, sp, lsr r9
    9f78:			; <UNDEFINED> instruction: 0xf7f84479
    9f7c:	strmi	lr, [r3], -r8, lsl #21
    9f80:	ldmdbmi	fp!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    9f84:	ldrbtmi	r2, [r9], #-0
    9f88:	b	fe047f70 <ftello64@plt+0xfe045470>
    9f8c:	ldrb	r4, [fp, r3, lsl #12]
    9f90:	andcs	r4, r0, r8, lsr r9
    9f94:			; <UNDEFINED> instruction: 0xf7f84479
    9f98:			; <UNDEFINED> instruction: 0x4629ea7a
    9f9c:	blx	d45fae <ftello64@plt+0xd434ae>
    9fa0:	ldmdami	r5!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    9fa4:			; <UNDEFINED> instruction: 0xf0024478
    9fa8:	fldmdbxmi	r4!, {d15-d96}	;@ Deprecated
    9fac:			; <UNDEFINED> instruction: 0xe7a6447d
    9fb0:	andcs	r4, r0, r3, lsr r9
    9fb4:			; <UNDEFINED> instruction: 0xf7f84479
    9fb8:	strmi	lr, [r3], -sl, ror #20
    9fbc:	ldmdbmi	r1!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    9fc0:	ldrbtmi	r2, [r9], #-0
    9fc4:	b	18c7fac <ftello64@plt+0x18c54ac>
    9fc8:			; <UNDEFINED> instruction: 0xf0024629
    9fcc:	bfi	pc, sp, (invalid: 22:1)	; <UNPREDICTABLE>
    9fd0:	andcs	r4, r0, sp, lsr #18
    9fd4:			; <UNDEFINED> instruction: 0xf7f84479
    9fd8:			; <UNDEFINED> instruction: 0x4603ea5a
    9fdc:	stmdbmi	fp!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    9fe0:	ldrbtmi	r2, [r9], #-0
    9fe4:	b	14c7fcc <ftello64@plt+0x14c54cc>
    9fe8:			; <UNDEFINED> instruction: 0xf0024629
    9fec:	ldr	pc, [r1, sp, lsl #22]!
    9ff0:	andcs	r4, r0, r7, lsr #18
    9ff4:			; <UNDEFINED> instruction: 0xf7f84479
    9ff8:	strmi	lr, [r3], -sl, asr #20
    9ffc:	stmdbmi	r5!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    a000:	ldrbtmi	r2, [r9], #-0
    a004:	b	10c7fec <ftello64@plt+0x10c54ec>
    a008:			; <UNDEFINED> instruction: 0xf0024629
    a00c:			; <UNDEFINED> instruction: 0xe7a1fafd
    a010:	andcs	r4, r0, r1, lsr #18
    a014:			; <UNDEFINED> instruction: 0xf7f84479
    a018:			; <UNDEFINED> instruction: 0x4603ea3a
    a01c:	ldmdbmi	pc, {r2, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    a020:	ldrbtmi	r2, [r9], #-0
    a024:	b	cc800c <ftello64@plt+0xcc550c>
    a028:			; <UNDEFINED> instruction: 0xf0024629
    a02c:	ldr	pc, [r1, sp, ror #21]
    a030:	andcs	r4, r0, fp, lsl r9
    a034:			; <UNDEFINED> instruction: 0xf7f84479
    a038:	strmi	lr, [r1], -sl, lsr #20
    a03c:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    a040:	blx	ff8c6050 <ftello64@plt+0xff8c3550>
    a044:	ldmdbmi	r8, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
    a048:	ldrbtmi	r2, [r9], #-0
    a04c:	b	7c8034 <ftello64@plt+0x7c5534>
    a050:			; <UNDEFINED> instruction: 0xf0024629
    a054:			; <UNDEFINED> instruction: 0xe77dfad9
    a058:	muleq	r0, r2, r0
    a05c:	andeq	ip, r0, r6, asr r1
    a060:	andeq	fp, r0, r8, lsr #31
    a064:	andeq	ip, r0, r2, asr #32
    a068:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    a06c:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    a070:	andeq	fp, r0, lr, ror #31
    a074:	andeq	ip, r0, r0, lsr #1
    a078:	andeq	fp, r0, r4, lsr #30
    a07c:	andeq	fp, r0, r4, lsl pc
    a080:	andeq	fp, r0, ip, ror #30
    a084:	ldrdeq	fp, [r0], -sl
    a088:	andeq	fp, r0, r0, ror #30
    a08c:	andeq	fp, r0, r2, ror #31
    a090:	andeq	fp, r0, r4, asr pc
    a094:	andeq	fp, r0, sl, ror #31
    a098:	andeq	fp, r0, r4, asr #30
    a09c:	strdeq	fp, [r0], -r6
    a0a0:	andeq	ip, r0, r0, asr #32
    a0a4:	andeq	sl, r0, r6, lsl #27
    a0a8:	andeq	ip, r0, sl
    a0ac:	svceq	0x0010f011
    a0b0:	tsteq	r7, r1	; <UNPREDICTABLE>
    a0b4:	mvnsmi	lr, sp, lsr #18
    a0b8:	smladcs	r0, r4, pc, fp	; <UNPREDICTABLE>
    a0bc:	stmdbcs	r3, {r1, r3, r8, r9, sl, sp}
    a0c0:	ldrmi	r4, [r4], -r6, lsl #12
    a0c4:	andle	r6, r8, r1, asr #2
    a0c8:	andsle	r2, fp, r4, lsl #18
    a0cc:	svclt	0x001c2901
    a0d0:	andcs	r6, r1, r2, lsl #3
    a0d4:	pop	{r0, ip, lr, pc}
    a0d8:			; <UNDEFINED> instruction: 0xf7f881f0
    a0dc:	tstcs	r0, lr, asr #22
    a0e0:			; <UNDEFINED> instruction: 0x4605463a
    a0e4:	eorvs	r4, r9, r0, lsr #12
    a0e8:	ldm	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a0ec:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
    a0f0:	movwcc	r3, #15105	; 0x3b01
    a0f4:	stmdavs	fp!, {r1, r8, fp, ip, lr, pc}
    a0f8:	eorle	r2, r9, r2, lsr #22
    a0fc:			; <UNDEFINED> instruction: 0x200061b0
    a100:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a104:			; <UNDEFINED> instruction: 0x06297815
    a108:			; <UNDEFINED> instruction: 0xf7f8d40b
    a10c:	stmdavs	r1, {r2, r4, r6, r7, r9, fp, sp, lr, pc}
    a110:			; <UNDEFINED> instruction: 0xf814e003
    a114:	strteq	r5, [sl], -r1, lsl #30
    a118:			; <UNDEFINED> instruction: 0xf831d403
    a11c:	ldreq	r3, [fp], #21
    a120:	cfstrscs	mvf13, [sp, #-988]!	; 0xfffffc24
    a124:			; <UNDEFINED> instruction: 0xf7f8d01a
    a128:	strcs	lr, [r0, #-2856]	; 0xfffff4d8
    a12c:			; <UNDEFINED> instruction: 0x4629463a
    a130:	strtmi	r4, [r0], -r0, lsl #13
    a134:	andpl	pc, r0, r8, asr #17
    a138:	b	ff848120 <ftello64@plt+0xff845620>
    a13c:			; <UNDEFINED> instruction: 0x300161b0
    a140:	strtmi	sp, [r8], -r2
    a144:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a148:	ldrdcc	pc, [r0], -r8
    a14c:	mvnsle	r2, r2, lsr #22
    a150:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    a154:	rscscc	pc, pc, pc, asr #32
    a158:			; <UNDEFINED> instruction: 0xe7bc6133
    a15c:			; <UNDEFINED> instruction: 0xf06f2200
    a160:			; <UNDEFINED> instruction: 0xf04f030b
    a164:	ldrshvs	r3, [r2, pc]!
    a168:	pop	{r0, r1, r4, r5, r8, sp, lr}
    a16c:	svclt	0x000081f0
    a170:	bmi	9771b0 <ftello64@plt+0x9746b0>
    a174:	ldrbmi	lr, [r0, sp, lsr #18]!
    a178:	blmi	93638c <ftello64@plt+0x93388c>
    a17c:	cfstrsls	mvf4, [fp], {122}	; 0x7a
    a180:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
    a184:	ldrbtmi	r5, [sl], #2259	; 0x8d3
    a188:	ldmdavs	fp, {r1, r2, r5, r9, sl, lr}
    a18c:			; <UNDEFINED> instruction: 0xf04f9301
    a190:	tstlt	ip, #0, 6
    a194:	svcmi	0x001fab0c
    a198:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    a19c:	ldrbtmi	r4, [pc], #-1664	; a1a4 <ftello64@plt+0x76a4>
    a1a0:	ldrmi	r2, [sp], -r0, lsl #12
    a1a4:	and	r9, fp, r0, lsl #6
    a1a8:	strbmi	r4, [r8], -r1, lsr #12
    a1ac:			; <UNDEFINED> instruction: 0x46204798
    a1b0:			; <UNDEFINED> instruction: 0xf7f83504
    a1b4:	strls	lr, [r0, #-2730]	; 0xfffff556
    a1b8:	stcmi	8, cr15, [r4], {85}	; 0x55
    a1bc:	cmnlt	ip, r6, lsl #8
    a1c0:	blcs	242b4 <ftello64@plt+0x217b4>
    a1c4:			; <UNDEFINED> instruction: 0xf1b8d1f0
    a1c8:	andsle	r0, r5, r0, lsl #30
    a1cc:			; <UNDEFINED> instruction: 0xf85a4b12
    a1d0:	ldmdavs	r9, {r0, r1, ip, sp}
    a1d4:			; <UNDEFINED> instruction: 0xf7f84620
    a1d8:	ubfx	lr, r4, #24, #9
    a1dc:	blmi	2dca20 <ftello64@plt+0x2d9f20>
    a1e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a1e4:	blls	64254 <ftello64@plt+0x61754>
    a1e8:	qaddle	r4, sl, sl
    a1ec:	andlt	r4, r3, r0, lsr r6
    a1f0:			; <UNDEFINED> instruction: 0x47f0e8bd
    a1f4:	ldrbmi	fp, [r0, -r3]!
    a1f8:			; <UNDEFINED> instruction: 0xf85a4b09
    a1fc:	ldmdavs	r9, {r0, r1, ip, sp}
    a200:			; <UNDEFINED> instruction: 0xf7f8e7e8
    a204:	svclt	0x0000e94a
    a208:	andeq	lr, r1, r4, asr fp
    a20c:	strdeq	r0, [r0], -r4
    a210:	andeq	lr, r1, sl, asr #22
    a214:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
    a218:	strdeq	r0, [r0], -ip
    a21c:	strdeq	lr, [r1], -r0
    a220:	andeq	r0, r0, r0, lsl r3
    a224:	bmi	29ce50 <ftello64@plt+0x29a350>
    a228:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    a22c:	tstlt	r3, fp, lsl r8
    a230:	tstcs	r0, r1
    a234:	stmdblt	r0!, {r3, r4, r8, r9, sl, lr}
    a238:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
    a23c:			; <UNDEFINED> instruction: 0xf7f86818
    a240:	blmi	17843c <ftello64@plt+0x17593c>
    a244:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    a248:	ldmdalt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a24c:	andeq	lr, r1, r4, asr pc
    a250:	andeq	lr, r1, r6, lsr #21
    a254:	andeq	r0, r0, r0, lsl r3
    a258:	strdeq	r0, [r0], -ip
    a25c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    a260:			; <UNDEFINED> instruction: 0x47706018
    a264:	andeq	lr, r1, lr, lsl pc
    a268:	ldrlt	r4, [r0, #-2844]	; 0xfffff4e4
    a26c:			; <UNDEFINED> instruction: 0x4604447b
    a270:	tstlt	fp, fp, asr r8
    a274:	ldmiblt	r8!, {r3, r4, r7, r8, r9, sl, lr}
    a278:	andeq	pc, sl, r4, lsr #3
    a27c:	ldmdale	r1, {r0, r1, r2, r3, r4, fp, sp}
    a280:			; <UNDEFINED> instruction: 0xf000e8df
    a284:			; <UNDEFINED> instruction: 0x1c101928
    a288:	eorne	r2, r5, pc, lsl r2
    a28c:	andsne	r1, r0, r0, lsl r0
    a290:	andsne	r1, r0, r0, lsl r0
    a294:	andsne	r1, r0, r0, lsl r0
    a298:	andsne	r1, r0, r0, lsl r0
    a29c:	andsne	r1, r0, r0, lsl r0
    a2a0:			; <UNDEFINED> instruction: 0x16161010
    a2a4:	ldclt	0, cr2, [r0, #-0]
    a2a8:			; <UNDEFINED> instruction: 0x4010e8bd
    a2ac:	bllt	e462d8 <ftello64@plt+0xe437d8>
    a2b0:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    a2b4:	stmdami	fp, {r4, r8, sl, fp, ip, sp, pc}
    a2b8:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    a2bc:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    a2c0:	stmdami	sl, {r4, r8, sl, fp, ip, sp, pc}
    a2c4:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    a2c8:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    a2cc:	stmdami	r9, {r4, r8, sl, fp, ip, sp, pc}
    a2d0:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    a2d4:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    a2d8:	svclt	0x0000bd10
    a2dc:	andeq	lr, r1, r0, lsl pc
    a2e0:	andeq	fp, r0, r2, asr fp
    a2e4:	andeq	fp, r0, r4, ror #27
    a2e8:	andeq	ip, r0, r6, ror #1
    a2ec:	andeq	ip, r0, ip, lsr #1
    a2f0:	andeq	ip, r0, sl, lsr #32
    a2f4:	ldrdeq	fp, [r0], -r0
    a2f8:	ldrdeq	ip, [r0], -r2
    a2fc:	andcs	fp, fp, r0, lsr r5
    a300:			; <UNDEFINED> instruction: 0xf7ffb083
    a304:	andcs	pc, r0, #708	; 0x2c4
    a308:	ldrmi	r4, [r0], -r1, lsl #12
    a30c:			; <UNDEFINED> instruction: 0xff30f7ff
    a310:			; <UNDEFINED> instruction: 0xf7ff200c
    a314:	smlaltblt	pc, r0, r9, pc	; <UNPREDICTABLE>
    a318:	strmi	r4, [r2], -lr, lsr #22
    a31c:	andcs	r4, r0, lr, lsr #18
    a320:	andls	r4, r0, fp, ror r4
    a324:			; <UNDEFINED> instruction: 0xf7ff4479
    a328:	andcs	pc, sp, r3, lsr #30
    a32c:			; <UNDEFINED> instruction: 0xf7ff4d2b
    a330:	blmi	b0a1a4 <ftello64@plt+0xb076a4>
    a334:	ldrbtmi	r4, [sp], #-2347	; 0xfffff6d5
    a338:	ldrcs	r4, [r4], #-1147	; 0xfffffb85
    a33c:			; <UNDEFINED> instruction: 0x46024479
    a340:	andls	r2, r0, r0
    a344:			; <UNDEFINED> instruction: 0xff14f7ff
    a348:	strcc	r4, [r1], #-1568	; 0xfffff9e0
    a34c:			; <UNDEFINED> instruction: 0xff8cf7ff
    a350:	strtmi	r2, [sl], -r0, lsl #6
    a354:	ldrmi	r4, [r8], -r1, lsl #12
    a358:			; <UNDEFINED> instruction: 0xf7ffb109
    a35c:	ldccs	15, cr15, [lr], {9}
    a360:	strdcs	sp, [lr], -r2
    a364:			; <UNDEFINED> instruction: 0xff80f7ff
    a368:			; <UNDEFINED> instruction: 0xb1284601
    a36c:	movwcs	r4, #2590	; 0xa1e
    a370:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
    a374:	mrc2	7, 7, pc, cr12, cr15, {7}
    a378:			; <UNDEFINED> instruction: 0xf7ff200a
    a37c:			; <UNDEFINED> instruction: 0x4601ff75
    a380:	bmi	6b6828 <ftello64@plt+0x6b3d28>
    a384:	ldrmi	r2, [r8], -r0, lsl #6
    a388:			; <UNDEFINED> instruction: 0xf7ff447a
    a38c:	strdcs	pc, [pc], -r1
    a390:			; <UNDEFINED> instruction: 0xff6af7ff
    a394:	tstlt	r8, r1, lsl #12
    a398:	ldrmi	r2, [r0], -r0, lsl #4
    a39c:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    a3a0:			; <UNDEFINED> instruction: 0xf7ff2012
    a3a4:	strmi	pc, [r1], -r1, ror #30
    a3a8:	andcs	fp, r0, #24, 2
    a3ac:			; <UNDEFINED> instruction: 0xf7ff4610
    a3b0:			; <UNDEFINED> instruction: 0x4620fedf
    a3b4:			; <UNDEFINED> instruction: 0xf7ff3401
    a3b8:	andcs	pc, r0, #348	; 0x15c
    a3bc:	ldrmi	r4, [r0], -r1, lsl #12
    a3c0:			; <UNDEFINED> instruction: 0xf7ffb109
    a3c4:	stccs	14, cr15, [r8], #-852	; 0xfffffcac
    a3c8:	strdcs	sp, [r0], -r3
    a3cc:	pop	{r0, r1, ip, sp, pc}
    a3d0:			; <UNDEFINED> instruction: 0xe7274030
    a3d4:	andeq	fp, r0, ip, lsl #3
    a3d8:	ldrdeq	fp, [r0], -r8
    a3dc:	andeq	sp, r0, r2, lsl #7
    a3e0:	andeq	sp, r0, r0, lsl #7
    a3e4:			; <UNDEFINED> instruction: 0x0000c1b0
    a3e8:	andeq	sp, r0, r6, asr #6
    a3ec:	andeq	sp, r0, r0, lsr r3
    a3f0:	svcmi	0x00f0e92d
    a3f4:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    a3f8:			; <UNDEFINED> instruction: 0xf8df8b02
    a3fc:			; <UNDEFINED> instruction: 0xf8df2420
    a400:	ldrbtmi	r3, [sl], #-1056	; 0xfffffbe0
    a404:	ldrmi	pc, [ip], #-2271	; 0xfffff721
    a408:	ldrbtmi	fp, [ip], #-137	; 0xffffff77
    a40c:	ldmpl	r3, {r0, r1, r8, ip, pc}^
    a410:	movwls	r6, #30747	; 0x781b
    a414:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a418:			; <UNDEFINED> instruction: 0xff70f7ff
    a41c:	strtmi	r2, [r1], -r0, lsl #4
    a420:			; <UNDEFINED> instruction: 0xf7ff4610
    a424:	eorcs	pc, sl, r5, lsr #29
    a428:			; <UNDEFINED> instruction: 0xff1ef7ff
    a42c:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    a430:			; <UNDEFINED> instruction: 0xf0002b31
    a434:	strhtcs	r8, [r9], -r4
    a438:			; <UNDEFINED> instruction: 0xff16f7ff
    a43c:	movwcs	r4, #2810	; 0xafa
    a440:			; <UNDEFINED> instruction: 0x4601447a
    a444:			; <UNDEFINED> instruction: 0xf7ff4618
    a448:	ldmvs	fp!, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    a44c:	eorsle	r2, r4, r0, lsl #22
    a450:			; <UNDEFINED> instruction: 0xb32a683a
    a454:			; <UNDEFINED> instruction: 0x2600463c
    a458:			; <UNDEFINED> instruction: 0xf893e018
    a45c:			; <UNDEFINED> instruction: 0xf1b88000
    a460:	andsle	r0, r0, r0, asr #30
    a464:	ldmdb	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a468:	svceq	0x007cf1b8
    a46c:			; <UNDEFINED> instruction: 0xf0004605
    a470:	stfcsd	f0, [r2, #-168]!	; 0xffffff58
    a474:	movwcs	fp, #8148	; 0x1fd4
    a478:	adcsmi	r2, r5, #0, 6
    a47c:	movwcs	fp, #4056	; 0xfd8
    a480:	svclt	0x00182b00
    a484:			; <UNDEFINED> instruction: 0xf854462e
    a488:	cmnlt	r3, #16, 30	; 0x40
    a48c:	stmdacs	r0, {r5, r6, fp, sp, lr}
    a490:	stmiavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    a494:	mvnle	r2, r0, lsl #22
    a498:	ldmdb	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a49c:	strb	r4, [r8, r5, lsl #12]!
    a4a0:	blcs	1028514 <ftello64@plt+0x1025a14>
    a4a4:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    a4a8:	ldreq	r9, [fp], r3, lsl #22
    a4ac:	ldmibmi	pc, {r0, r2, r8, sl, ip, lr, pc}^	; <UNPREDICTABLE>
    a4b0:	ldrmi	r2, [r0], -r0, lsl #4
    a4b4:			; <UNDEFINED> instruction: 0xf7ff4479
    a4b8:	andscs	pc, r3, fp, asr lr	; <UNPREDICTABLE>
    a4bc:	mrc2	7, 6, pc, cr4, cr15, {7}
    a4c0:	cmplt	r0, r4, lsl #12
    a4c4:	andcs	r4, r0, #3571712	; 0x368000
    a4c8:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    a4cc:	mrc2	7, 2, pc, cr0, cr15, {7}
    a4d0:	strtmi	r2, [r1], -r0, lsl #4
    a4d4:			; <UNDEFINED> instruction: 0xf7ff4610
    a4d8:	andcs	pc, r0, fp, asr #28
    a4dc:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    a4e0:			; <UNDEFINED> instruction: 0xf7f82000
    a4e4:	ldmvs	fp!, {r8, fp, sp, lr, pc}^
    a4e8:	ldmdavc	fp, {r1, r3, r9, sl, ip, sp}
    a4ec:			; <UNDEFINED> instruction: 0xf0402b40
    a4f0:	ldmdavs	fp!, {r0, r5, r6, r7, pc}
    a4f4:	sbcsle	r2, r7, r0, lsl #22
    a4f8:	ldrcc	r4, [r0, -lr, asr #23]
    a4fc:	teqlt	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    a500:	movwls	r4, #17531	; 0x447b
    a504:	ldrbtmi	r4, [fp], #3021	; 0xbcd
    a508:	teqge	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    a50c:	ldrbtmi	r4, [sl], #1147	; 0x47b
    a510:	bcc	445d38 <ftello64@plt+0x443238>
    a514:	stcne	8, cr15, [r4], {87}	; 0x57
    a518:	andcs	r2, r0, r5, lsl #4
    a51c:	svc	0x00b6f7f7
    a520:			; <UNDEFINED> instruction: 0xf9fef009
    a524:	tstlt	r8, r4, lsl #12
    a528:	blcs	102853c <ftello64@plt+0x1025a3c>
    a52c:	addshi	pc, r4, r0
    a530:	ldcne	8, cr15, [r0], {87}	; 0x57
    a534:	mcrrle	9, 15, r2, pc, cr15	; <UNPREDICTABLE>
    a538:	andsne	pc, r8, sp, lsl #17
    a53c:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    a540:	movwcs	r4, #2496	; 0x9c0
    a544:			; <UNDEFINED> instruction: 0x464a4618
    a548:			; <UNDEFINED> instruction: 0xf88d4479
    a54c:			; <UNDEFINED> instruction: 0xf7ff3019
    a550:			; <UNDEFINED> instruction: 0xf857fe0f
    a554:	strcs	r3, [r3, #-3084]	; 0xfffff3f4
    a558:			; <UNDEFINED> instruction: 0xf0002b00
    a55c:			; <UNDEFINED> instruction: 0xf85780a3
    a560:			; <UNDEFINED> instruction: 0xf04f2c10
    a564:	strbmi	r0, [r0], -r0, lsl #16
    a568:			; <UNDEFINED> instruction: 0xf5b24649
    a56c:	bmi	fedaa374 <ftello64@plt+0xfeda7874>
    a570:	andhi	pc, r0, sp, asr #17
    a574:	svclt	0x00b4447a
    a578:	stceq	0, cr15, [ip], #-316	; 0xfffffec4
    a57c:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
    a580:	andshi	pc, r9, sp, lsl #17
    a584:	andsgt	pc, r8, sp, lsl #17
    a588:	ldc2l	7, cr15, [r2, #1020]!	; 0x3fc
    a58c:	tstlt	ip, r5, lsl #8
    a590:	blcs	1f28624 <ftello64@plt+0x1f25b24>
    a594:	adcshi	pc, r3, r0
    a598:	andcs	r4, r0, #172, 18	; 0x2b0000
    a59c:	strcc	r4, [r3, #-1552]	; 0xfffff9f0
    a5a0:			; <UNDEFINED> instruction: 0xf7ff4479
    a5a4:	adcsmi	pc, r5, #14656	; 0x3940
    a5a8:			; <UNDEFINED> instruction: 0xf8dfda0a
    a5ac:	ldrbtmi	r8, [r8], #676	; 0x2a4
    a5b0:	strcc	r2, [r1, #-512]	; 0xfffffe00
    a5b4:			; <UNDEFINED> instruction: 0x46414610
    a5b8:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    a5bc:	ldrhle	r4, [r7, #37]!	; 0x25
    a5c0:	stmibmi	r4!, {r2, r6, r7, r8, fp, ip, sp, pc}
    a5c4:	ldrmi	r2, [r0], -r0, lsl #4
    a5c8:			; <UNDEFINED> instruction: 0xf7ff4479
    a5cc:			; <UNDEFINED> instruction: 0xf857fdd1
    a5d0:	blcs	19218 <ftello64@plt+0x16718>
    a5d4:			; <UNDEFINED> instruction: 0xe767d19e
    a5d8:	andcs	r4, r0, #2605056	; 0x27c000
    a5dc:			; <UNDEFINED> instruction: 0xf10d4610
    a5e0:	ldrbtmi	r0, [r9], #-2328	; 0xfffff6e8
    a5e4:			; <UNDEFINED> instruction: 0xf7ff2503
    a5e8:			; <UNDEFINED> instruction: 0xf857fdc3
    a5ec:	blcs	19624 <ftello64@plt+0x16b24>
    a5f0:			; <UNDEFINED> instruction: 0xe7dad1b5
    a5f4:	blcs	28688 <ftello64@plt+0x25b88>
    a5f8:	adcsmi	fp, r5, #24, 30	; 0x60
    a5fc:	adcshi	pc, sp, r0, lsl #6
    a600:	sbcsle	r2, lr, r0, lsl #22
    a604:			; <UNDEFINED> instruction: 0xf04f2b0a
    a608:	tstle	r7, r0, lsl #10
    a60c:	blcs	287a0 <ftello64@plt+0x25ca0>
    a610:	andcs	sp, r0, #215	; 0xd7
    a614:			; <UNDEFINED> instruction: 0x46104659
    a618:			; <UNDEFINED> instruction: 0xf7ff4690
    a61c:	andcs	pc, r0, #10816	; 0x2a40
    a620:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    a624:			; <UNDEFINED> instruction: 0x46514610
    a628:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
    a62c:	ldrhle	r4, [r6, #80]!	; 0x50
    a630:	strcc	r7, [r1], #-2147	; 0xfffff79d
    a634:	sbcle	r2, r4, r0, lsl #22
    a638:	rscle	r2, r7, sl, lsl #22
    a63c:	stmdbge	r6, {r9, sp}
    a640:			; <UNDEFINED> instruction: 0xf88d4610
    a644:			; <UNDEFINED> instruction: 0xf88d3018
    a648:			; <UNDEFINED> instruction: 0xf7ff5019
    a64c:	stmdavc	r3!, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    a650:	blcs	1765c <ftello64@plt+0x14b5c>
    a654:			; <UNDEFINED> instruction: 0xe7b4d1f0
    a658:	blcs	2876c <ftello64@plt+0x25c6c>
    a65c:			; <UNDEFINED> instruction: 0xf8dfd0b7
    a660:	blcs	2aee58 <ftello64@plt+0x2ac358>
    a664:	streq	pc, [r1], #-260	; 0xfffffefc
    a668:	ldrbtmi	sl, [r9], #3334	; 0xd06
    a66c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a670:	stmdavc	r3!, {r0, r2, r3, r8, ip, lr, pc}^
    a674:	adcle	r2, r4, r0, lsl #22
    a678:	strbmi	r2, [r9], -r0, lsl #4
    a67c:			; <UNDEFINED> instruction: 0xf7ff4610
    a680:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    a684:	blcs	17690 <ftello64@plt+0x14b90>
    a688:	blcs	2be8fc <ftello64@plt+0x2bbdfc>
    a68c:	andcs	sp, r0, #241	; 0xf1
    a690:	ldrmi	r4, [r0], -r9, lsr #12
    a694:	andscc	pc, r8, sp, lsl #17
    a698:	andshi	pc, r9, sp, lsl #17
    a69c:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    a6a0:	strb	r7, [pc, r3, ror #16]!
    a6a4:	stmdavc	r2!, {r2, r3, r4, r8, ip, sp, pc}
    a6a8:			; <UNDEFINED> instruction: 0xf0002a7c
    a6ac:	strcs	r8, [r3, #-139]	; 0xffffff75
    a6b0:			; <UNDEFINED> instruction: 0x260ae77b
    a6b4:	movwcs	r4, #2666	; 0xa6a
    a6b8:	ldrmi	r4, [r8], -sl, ror #18
    a6bc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    a6c0:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    a6c4:			; <UNDEFINED> instruction: 0xf009e715
    a6c8:	stmiavs	r3!, {r0, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    a6cc:	ldmdavc	fp, {r1, r3, r4, r6, sl, fp, ip}^
    a6d0:	andle	r2, r7, sp, lsr fp
    a6d4:			; <UNDEFINED> instruction: 0xf1052b7c
    a6d8:			; <UNDEFINED> instruction: 0xf43f0501
    a6dc:	blcs	3620c <ftello64@plt+0x3370c>
    a6e0:	mcrge	4, 6, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    a6e4:			; <UNDEFINED> instruction: 0xf003b120
    a6e8:	blcs	fe00b5f0 <ftello64@plt+0xfe008af0>
    a6ec:	strcc	fp, [r1, #-3864]	; 0xfffff0e8
    a6f0:	svccc	0x0001f812
    a6f4:	svclt	0x00182b00
    a6f8:	mvnsle	r2, ip, ror fp
    a6fc:			; <UNDEFINED> instruction: 0xf894e6b9
    a700:	stclne	0, cr12, [r3], #-4
    a704:			; <UNDEFINED> instruction: 0xf1bc9305
    a708:			; <UNDEFINED> instruction: 0xd1200f3d
    a70c:	stmdaeq	r2, {r2, r8, ip, sp, lr, pc}
    a710:	ldmdbne	ip, {r0, r1, r5, r6, r7, r8, r9, lr}^
    a714:	andcs	r2, r0, #0, 10
    a718:	ldrmi	r4, [r0], -r9, asr #12
    a71c:	andsgt	pc, r8, sp, lsl #17
    a720:	andspl	pc, r9, sp, lsl #17
    a724:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    a728:	andeq	lr, r8, r4, lsl #22
    a72c:			; <UNDEFINED> instruction: 0xf8184643
    a730:			; <UNDEFINED> instruction: 0xf1bccb01
    a734:	svclt	0x00180f00
    a738:	svceq	0x007cf1bc
    a73c:	strmi	sp, [r5], -fp, ror #3
    a740:			; <UNDEFINED> instruction: 0xf1bc461c
    a744:			; <UNDEFINED> instruction: 0xf43f0f00
    a748:	strcc	sl, [r1], #-3879	; 0xfffff0d9
    a74c:	stmdbmi	r6, {r2, r5, r8, r9, sl, sp, lr, pc}^
    a750:	strbmi	r4, [r0], -r2, asr #12
    a754:	ldrbtmi	r3, [r9], #-1281	; 0xfffffaff
    a758:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    a75c:	mulgt	r1, r4, r8
    a760:			; <UNDEFINED> instruction: 0xf1bc9b05
    a764:	andle	r0, r2, ip, ror pc
    a768:	svceq	0x0000f1bc
    a76c:	ldrmi	sp, [ip], -lr, asr #3
    a770:	svceq	0x0000f1bc
    a774:	svcge	0x0010f43f
    a778:	andcs	lr, r0, #60555264	; 0x39c0000
    a77c:	ldrmi	r9, [r0], -r4, lsl #18
    a780:			; <UNDEFINED> instruction: 0xf7ff4615
    a784:	mrc	12, 0, APSR_nzcv, cr8, cr5, {7}
    a788:	andcs	r8, r0, #16, 20	; 0x10000
    a78c:	ldrmi	r3, [r0], -r1, lsl #10
    a790:			; <UNDEFINED> instruction: 0xf7ff4641
    a794:	adcsmi	pc, r5, #60672	; 0xed00
    a798:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    a79c:	eorcs	lr, r8, r0, lsr r7
    a7a0:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    a7a4:	strmi	r2, [r5], -r0, lsl #4
    a7a8:	andcs	r4, r1, r1, lsl #12
    a7ac:	stc2l	7, cr15, [r0], #1020	; 0x3fc
    a7b0:	blcs	28864 <ftello64@plt+0x25d64>
    a7b4:	mrcge	4, 1, APSR_nzcv, cr15, cr15, {1}
    a7b8:	andcs	r4, r0, #34603008	; 0x2100000
    a7bc:			; <UNDEFINED> instruction: 0xf7ff2001
    a7c0:			; <UNDEFINED> instruction: 0xe638fcd7
    a7c4:	ldrmi	r4, [sl], -r9, lsr #18
    a7c8:			; <UNDEFINED> instruction: 0xf1044618
    a7cc:	ldrbtmi	r0, [r9], #-2049	; 0xfffff7ff
    a7d0:	streq	pc, [r3], #-452	; 0xfffffe3c
    a7d4:	stc2l	7, cr15, [ip], {255}	; 0xff
    a7d8:	blcs	1f42810 <ftello64@plt+0x1f3fd10>
    a7dc:	andcs	sp, r0, #24
    a7e0:	ldrmi	r4, [r0], -r9, asr #12
    a7e4:	andscc	pc, r8, sp, lsl #17
    a7e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a7ec:	andscc	pc, r9, sp, lsl #17
    a7f0:	ldc2	7, cr15, [lr], #1020	; 0x3fc
    a7f4:	streq	lr, [r8, #-2820]	; 0xfffff4fc
    a7f8:			; <UNDEFINED> instruction: 0xf8184642
    a7fc:	blcs	19408 <ftello64@plt+0x16908>
    a800:	ldrmi	sp, [r4], -fp, ror #3
    a804:	stccc	8, cr15, [ip], {87}	; 0x57
    a808:			; <UNDEFINED> instruction: 0xf47f2b00
    a80c:	strb	sl, [sl], r8, lsr #29
    a810:	blcs	1c288 <ftello64@plt+0x19788>
    a814:			; <UNDEFINED> instruction: 0x4644d0f5
    a818:	svclt	0x0000e7f4
    a81c:	andeq	lr, r1, lr, asr #17
    a820:	strdeq	r0, [r0], -r4
    a824:	andeq	sp, r0, lr, lsr #5
    a828:	andeq	sp, r0, r8, ror r2
    a82c:	andeq	fp, r0, ip, asr pc
    a830:	andeq	sp, r0, lr, ror #3
    a834:			; <UNDEFINED> instruction: 0x0000d1b8
    a838:			; <UNDEFINED> instruction: 0x0000d1b2
    a83c:	andeq	fp, r0, r0, ror #31
    a840:	ldrdeq	fp, [r0], -lr
    a844:			; <UNDEFINED> instruction: 0x0000bebc
    a848:	muleq	r0, r8, lr
    a84c:	andeq	fp, r0, r8, ror #28
    a850:	andeq	fp, r0, lr, lsr pc
    a854:	strdeq	sp, [r0], -r0
    a858:	andeq	fp, r0, r6, lsr #28
    a85c:	andeq	sp, r0, lr, asr #32
    a860:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    a864:	andeq	fp, r0, sl, lsr sp
    a868:	muleq	r0, r6, sp
    a86c:	andeq	fp, r0, lr, lsl sp
    a870:	svcmi	0x00f0e92d
    a874:	stc	6, cr4, [sp, #-560]!	; 0xfffffdd0
    a878:	strmi	r8, [r4], -r2, lsl #22
    a87c:			; <UNDEFINED> instruction: 0x56c8f8df
    a880:	addslt	r4, sp, sp, ror r4
    a884:	ldreq	pc, [r0, -r5, lsl #2]
    a888:	bge	4354c0 <ftello64@plt+0x4329c0>
    a88c:			; <UNDEFINED> instruction: 0xf1059307
    a890:	andls	r0, r8, #32, 16	; 0x200000
    a894:	logeqs	f7, #5.0
    a898:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    a89c:	cfmv64hrls	mvdx7, r3
    a8a0:	eor	pc, r4, sp, asr #17
    a8a4:	andsgt	pc, r0, sp, asr #17
    a8a8:	andeq	lr, pc, r6, lsl #17
    a8ac:	muleq	pc, r7, r8	; <UNPREDICTABLE>
    a8b0:	mcrls	15, 0, sl, cr8, cr8, {0}
    a8b4:	stm	r6, {r0, r1, r3, r8, r9, sl, ip, pc}
    a8b8:	ldm	r8, {r0, r1, r2, r3}
    a8bc:	cdpls	0, 0, cr0, cr9, cr15, {0}
    a8c0:	andeq	lr, pc, r6, lsl #17
    a8c4:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    a8c8:	ldrdls	pc, [r0], -ip
    a8cc:	andeq	lr, pc, r7, lsl #17
    a8d0:	svceq	0x0000f1b9
    a8d4:	cmnhi	ip, r0	; <UNPREDICTABLE>
    a8d8:	movwls	r2, #21248	; 0x5300
    a8dc:			; <UNDEFINED> instruction: 0x4699461d
    a8e0:			; <UNDEFINED> instruction: 0xf10c9306
    a8e4:	movwls	r0, #14864	; 0x3a10
    a8e8:			; <UNDEFINED> instruction: 0x3660f8df
    a8ec:			; <UNDEFINED> instruction: 0x8660f8df
    a8f0:			; <UNDEFINED> instruction: 0xf8df447b
    a8f4:	ldrbtmi	fp, [r8], #1632	; 0x660
    a8f8:	bcc	446120 <ftello64@plt+0x443620>
    a8fc:			; <UNDEFINED> instruction: 0x3658f8df
    a900:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    a904:	ands	r9, sp, sl, lsl #6
    a908:			; <UNDEFINED> instruction: 0x46384659
    a90c:	ldcl	7, cr15, [r8], {247}	; 0xf7
    a910:			; <UNDEFINED> instruction: 0xf0002800
    a914:	mrc	0, 0, r8, cr8, cr7, {4}
    a918:			; <UNDEFINED> instruction: 0x46381a10
    a91c:	ldcl	7, cr15, [r0], {247}	; 0xf7
    a920:			; <UNDEFINED> instruction: 0xf0002800
    a924:	stmdbls	sl, {r1, r2, r3, r5, r6, r7, pc}
    a928:			; <UNDEFINED> instruction: 0xf7f74638
    a92c:	blls	185c5c <ftello64@plt+0x18315c>
    a930:	svclt	0x00082800
    a934:	movwls	r2, #21249	; 0x5301
    a938:	blcs	448aa8 <ftello64@plt+0x445fa8>
    a93c:	stfeqd	f7, [r1], {5}
    a940:			; <UNDEFINED> instruction: 0x4665b19a
    a944:	stcvc	8, cr15, [ip], {90}	; 0x5a
    a948:	svccs	0x00004656
    a94c:			; <UNDEFINED> instruction: 0x4641d0f4
    a950:			; <UNDEFINED> instruction: 0xf7f74638
    a954:	stmdacs	r0, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}
    a958:			; <UNDEFINED> instruction: 0xf85ad1d6
    a95c:	movwcs	r2, #6928	; 0x1b10
    a960:	stfeqd	f7, [r1], {5}
    a964:	bcs	2f578 <ftello64@plt+0x2ca78>
    a968:	blls	ff11c <ftello64@plt+0xfc61c>
    a96c:			; <UNDEFINED> instruction: 0xf0002b00
    a970:			; <UNDEFINED> instruction: 0xf1b980cb
    a974:	tstle	ip, r0, lsl #30
    a978:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    a97c:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    a980:	blls	22f5cc <ftello64@plt+0x22cacc>
    a984:	strne	lr, [ip, #-2818]	; 0xfffff4fe
    a988:	stfeqd	f7, [r1], {12}
    a98c:	stm	r5, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    a990:	blls	18a9d4 <ftello64@plt+0x187ed4>
    a994:			; <UNDEFINED> instruction: 0xf8dfb963
    a998:	bls	1180c0 <ftello64@plt+0x1155c0>
    a99c:	tstls	r5, #2063597568	; 0x7b000000
    a9a0:	bl	b15cc <ftello64@plt+0xaeacc>
    a9a4:			; <UNDEFINED> instruction: 0xf10c150c
    a9a8:	blgt	3cd9b4 <ftello64@plt+0x3caeb4>
    a9ac:	andeq	lr, pc, r5, lsl #17
    a9b0:	ldmdblt	r3, {r0, r2, r8, r9, fp, ip, pc}^
    a9b4:	strcc	pc, [ip, #2271]!	; 0x8df
    a9b8:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    a9bc:	blls	2ef628 <ftello64@plt+0x2ecb28>
    a9c0:			; <UNDEFINED> instruction: 0x1c0ceb02
    a9c4:	stm	ip, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    a9c8:	andcs	r0, r0, #15
    a9cc:			; <UNDEFINED> instruction: 0x46204611
    a9d0:	blx	15c89d4 <ftello64@plt+0x15c5ed4>
    a9d4:	ldrdlt	pc, [r0], -r4
    a9d8:			; <UNDEFINED> instruction: 0x901cf8d4
    a9dc:			; <UNDEFINED> instruction: 0xf8db6863
    a9e0:			; <UNDEFINED> instruction: 0xf8cd8000
    a9e4:			; <UNDEFINED> instruction: 0xf1b8b00c
    a9e8:	ldmdavs	pc, {r9}	; <UNPREDICTABLE>
    a9ec:	svclt	0x00189305
    a9f0:			; <UNDEFINED> instruction: 0xf1b92201
    a9f4:	svclt	0x00180f00
    a9f8:	mrslt	r2, (UNDEF: 98)
    a9fc:	ldrbeq	r6, [r2], r2, lsr #17
    aa00:	addhi	pc, sp, r0, lsl #2
    aa04:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    aa08:			; <UNDEFINED> instruction: 0xf04f3704
    aa0c:			; <UNDEFINED> instruction: 0xf1b80901
    aa10:	rsbsle	r0, r2, r0, lsl #30
    aa14:	ldmdavs	sp!, {r0, r8, sp}
    aa18:	adcvs	r6, r5, #417792	; 0x66000
    aa1c:	stmiavs	r3!, {r1, r2, r3, r5, r7, r8, ip, sp, pc}
    aa20:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
    aa24:			; <UNDEFINED> instruction: 0x6123bf08
    aa28:	blls	ff020 <ftello64@plt+0xfc520>
    aa2c:	andhi	pc, r0, r3, asr #17
    aa30:	stmdbvs	r0!, {r0, r2, r8, r9, fp, ip, pc}
    aa34:			; <UNDEFINED> instruction: 0xf8c4601f
    aa38:	andslt	r9, sp, ip, lsl r0
    aa3c:	blhi	c5d38 <ftello64@plt+0xc3238>
    aa40:	svchi	0x00f0e8bd
    aa44:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    aa48:	stmdavc	sl!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    aa4c:	andle	r2, r7, sp, lsr #20
    aa50:	bcs	252e0 <ftello64@plt+0x227e0>
    aa54:	stmiavs	r2!, {r1, r4, r5, r6, r8, ip, lr, pc}
    aa58:	strbtle	r0, [r3], #-1872	; 0xfffff8b0
    aa5c:	ldrb	r6, [sl, r1, ror #4]
    aa60:	bcs	b68c10 <ftello64@plt+0xb66110>
    aa64:	bcs	3eb40 <ftello64@plt+0x3c040>
    aa68:	bls	13ee38 <ftello64@plt+0x13c338>
    aa6c:	ldrdge	pc, [r0], -r4	; <UNPREDICTABLE>
    aa70:	tstls	r7, r1, lsl r8
    aa74:	svceq	0x0000f1ba
    aa78:	subshi	pc, lr, #64	; 0x40
    aa7c:			; <UNDEFINED> instruction: 0xf04f68a2
    aa80:	bl	14da8c <ftello64@plt+0x14af8c>
    aa84:			; <UNDEFINED> instruction: 0xf8c4000c
    aa88:	ldreq	ip, [r2], r0, lsr #32
    aa8c:			; <UNDEFINED> instruction: 0xf1409006
    aa90:	stmdbls	r7, {r0, r2, r5, r7, pc}
    aa94:			; <UNDEFINED> instruction: 0xf0002900
    aa98:	bls	12b1f8 <ftello64@plt+0x1286f8>
    aa9c:	strmi	r9, [r6], -r9, lsl #12
    aaa0:	ldrbmi	r9, [r5], -sl, lsl #10
    aaa4:	ldrmi	r9, [sl], r8, lsl #8
    aaa8:	stmdavs	r0!, {r2, r4, r9, sl, lr}^
    aaac:	ldrtmi	fp, [r1], -r8, lsr #2
    aab0:	stc	7, cr15, [r6], {247}	; 0xf7
    aab4:			; <UNDEFINED> instruction: 0xf0002800
    aab8:			; <UNDEFINED> instruction: 0xf85480c9
    aabc:	strcc	r1, [r1, #-3856]	; 0xfffff0f0
    aac0:	mvnsle	r2, r0, lsl #18
    aac4:	strvs	lr, [r9, #-2525]	; 0xfffff623
    aac8:	stcls	6, cr4, [r8], {83}	; 0x53
    aacc:	stmdavc	r8!, {r0, r9, sp}^
    aad0:	eorvs	lr, r6, #62	; 0x3e
    aad4:	bcs	28d84 <ftello64@plt+0x26284>
    aad8:	orrhi	pc, r5, r0, asr #32
    aadc:	ldreq	r6, [r6, -r2, lsr #17]
    aae0:	adcshi	pc, sl, r0, lsl #2
    aae4:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    aae8:	addvc	pc, r0, #1107296256	; 0x42000000
    aaec:	streq	pc, [r4, -r7, lsl #2]
    aaf0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    aaf4:	adcvs	r6, r2, r1, ror #4
    aaf8:	movwcs	sp, #397	; 0x18d
    aafc:	ldrmi	r6, [r8], r3, lsr #2
    ab00:	movwcs	lr, #6035	; 0x1793
    ab04:	ldr	r9, [r7, -r6, lsl #6]
    ab08:	stfeqd	f7, [r2], {5}
    ab0c:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    ab10:	movwls	r4, #54395	; 0xd47b
    ab14:	blgt	3f1738 <ftello64@plt+0x3eec38>
    ab18:	andeq	lr, pc, r6, lsl #17
    ab1c:			; <UNDEFINED> instruction: 0xf04fe729
    ab20:	ldrb	r0, [r7, -r0, lsl #18]!
    ab24:	rscscc	pc, pc, #79	; 0x4f
    ab28:			; <UNDEFINED> instruction: 0xf1082302
    ab2c:			; <UNDEFINED> instruction: 0x370438ff
    ab30:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    ab34:	stmib	r4, {r0, r2, r5, r7, r8, sp, lr}^
    ab38:	ldrb	r2, [r6, -r4, lsl #6]!
    ab3c:	stmdavs	r9, {r2, r8, fp, ip, pc}
    ab40:	stmib	sp, {r3, r5, r7, fp, ip}^
    ab44:	stmdals	r6, {r1, r2, r8}
    ab48:	stmdbcs	r0, {fp, ip, sp, lr}
    ab4c:	cmnhi	sp, r0	; <UNPREDICTABLE>
    ab50:			; <UNDEFINED> instruction: 0xf04f9904
    ab54:	vstrls	s0, [r7, #-0]
    ab58:	stmdbvs	sp, {r0, r2, sp, lr, pc}
    ab5c:			; <UNDEFINED> instruction: 0xf10a3110
    ab60:	vstrcs	s0, [r0, #-4]
    ab64:	adcmi	sp, r8, #105	; 0x69
    ab68:	stmdbls	r4, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    ab6c:	bne	2c54b0 <ftello64@plt+0x2c29b0>
    ab70:	streq	lr, [sl, #-2817]	; 0xfffff4ff
    ab74:	andeq	pc, sl, r1, asr r8	; <UNPREDICTABLE>
    ab78:	suble	r2, r6, r0, lsl #16
    ab7c:			; <UNDEFINED> instruction: 0x612068a9
    ab80:	movweq	pc, #28689	; 0x7011	; <UNPREDICTABLE>
    ab84:	bls	1bec3c <ftello64@plt+0x1bc13c>
    ab88:	movweq	pc, #4230	; 0x1086	; <UNPREDICTABLE>
    ab8c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    ab90:	bcs	28ce0 <ftello64@plt+0x261e0>
    ab94:	movwcs	fp, #3848	; 0xf08
    ab98:			; <UNDEFINED> instruction: 0xf0402b00
    ab9c:	ldmdavs	sl!, {r1, r3, r6, r8, pc}^
    aba0:	suble	r2, ip, r0, lsl #20
    aba4:	stmdacs	sp!, {r4, fp, ip, sp, lr}
    aba8:	ldmdavc	r0, {r0, r2, r8, ip, lr, pc}^
    abac:	smladeq	sp, r8, r1, fp
    abb0:	cmnvs	r3, r8, asr #30
    abb4:			; <UNDEFINED> instruction: 0xf108d421
    abb8:			; <UNDEFINED> instruction: 0x370438ff
    abbc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    abc0:			; <UNDEFINED> instruction: 0xf7ff4620
    abc4:	stmdavs	r3!, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    abc8:	stmdavs	r3!, {r0, r1, r8, r9, ip, pc}^
    abcc:	ands	r9, r4, r5, lsl #6
    abd0:			; <UNDEFINED> instruction: 0xf04f9e04
    abd4:	stmib	sp, {r0, sl, fp}^
    abd8:	ldr	r9, [r7, r5, lsl #18]
    abdc:	ldr	r4, [r2, r2, ror #12]!
    abe0:	cmnvs	r3, r1, lsl #4
    abe4:	blls	1a3474 <ftello64@plt+0x1a0974>
    abe8:	streq	pc, [r1], -r6
    abec:	blcs	28d60 <ftello64@plt+0x26260>
    abf0:	strcs	fp, [r1], -r8, lsl #30
    abf4:			; <UNDEFINED> instruction: 0xf43f2e00
    abf8:	movwcs	sl, #3864	; 0xf18
    abfc:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    ac00:			; <UNDEFINED> instruction: 0xf1093704
    ac04:	eorvs	r0, r3, #16384	; 0x4000
    ac08:	stmdbls	r6, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
    ac0c:	ldmdacs	pc!, {r3, fp, ip, sp, lr}	; <UNPREDICTABLE>
    ac10:	stmdacs	r8!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    ac14:	orrshi	pc, r2, r0
    ac18:	andcc	r6, r1, #11075584	; 0xa90000
    ac1c:			; <UNDEFINED> instruction: 0xf0119806
    ac20:	movwls	r0, #24448	; 0x5f80
    ac24:	andlt	pc, ip, sp, asr #17
    ac28:			; <UNDEFINED> instruction: 0xf06fbf14
    ac2c:			; <UNDEFINED> instruction: 0xf06f0306
    ac30:	lslvs	r0, r1, #6
    ac34:			; <UNDEFINED> instruction: 0x61236222
    ac38:			; <UNDEFINED> instruction: 0x460de7d5
    ac3c:	streq	lr, [lr, -r7, ror #15]
    ac40:	cmnvs	r2, lr, asr #30
    ac44:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    ac48:	ldrb	r6, [r6, r3, lsr #2]
    ac4c:	ldrbmi	r2, [r3], -r1, lsl #12
    ac50:	strtmi	r9, [sl], r8, lsl #24
    ac54:			; <UNDEFINED> instruction: 0xe7884632
    ac58:	teqcs	sp, lr, lsr #25
    ac5c:	ldrtmi	r9, [r0], -r5, lsl #6
    ac60:	ldcl	7, cr15, [lr, #-988]	; 0xfffffc24
    ac64:	andls	r9, r3, r5, lsl #22
    ac68:	eorsle	r2, lr, r0, lsl #16
    ac6c:	movwcs	r9, #2563	; 0xa03
    ac70:	stmiavc	fp!, {r0, r1, r4, ip, sp, lr}
    ac74:			; <UNDEFINED> instruction: 0xf0002b00
    ac78:	blls	12b1e8 <ftello64@plt+0x1286e8>
    ac7c:	movwls	r6, #22555	; 0x581b
    ac80:	blls	137a54 <ftello64@plt+0x134f54>
    ac84:	bleq	46dc8 <ftello64@plt+0x442c8>
    ac88:	movwls	r4, #26266	; 0x669a
    ac8c:	ldrdeq	pc, [r4], -sl
    ac90:	ldrtmi	fp, [r1], -r0, lsr #2
    ac94:	bl	548c78 <ftello64@plt+0x546178>
    ac98:	rsble	r2, sp, r0, lsl #16
    ac9c:	svcpl	0x0010f85a
    aca0:	bleq	870d4 <ftello64@plt+0x845d4>
    aca4:	mvnsle	r2, r0, lsl #26
    aca8:			; <UNDEFINED> instruction: 0x46a34630
    acac:	stc	7, cr15, [ip, #-988]!	; 0xfffffc24
    acb0:			; <UNDEFINED> instruction: 0xa010f8dd
    acb4:	strls	r9, [r7, -r5, lsl #24]
    acb8:			; <UNDEFINED> instruction: 0xf8da4607
    acbc:			; <UNDEFINED> instruction: 0xb1200004
    acc0:			; <UNDEFINED> instruction: 0x4631463a
    acc4:	mcr	7, 7, pc, cr2, cr7, {7}	; <UNPREDICTABLE>
    acc8:			; <UNDEFINED> instruction: 0xf85ab1e0
    accc:	strcc	r4, [r1, #-3856]	; 0xfffff0f0
    acd0:	mvnsle	r2, r0, lsl #24
    acd4:	ldrbmi	r9, [ip], -r3, lsl #22
    acd8:	blcs	328fc <ftello64@plt+0x2fdfc>
    acdc:	rschi	pc, r0, r0
    ace0:	teqcs	sp, #12288	; 0x3000
    ace4:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
    ace8:			; <UNDEFINED> instruction: 0xf06fb300
    acec:			; <UNDEFINED> instruction: 0x61a60201
    acf0:			; <UNDEFINED> instruction: 0xf1086122
    acf4:			; <UNDEFINED> instruction: 0x370438ff
    acf8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    acfc:	andlt	pc, ip, sp, asr #17
    ad00:	ldr	r9, [r2], r5, lsl #6
    ad04:	stmdbls	r4, {r0, r1, r3, r5, r6, sl, fp, ip}
    ad08:			; <UNDEFINED> instruction: 0x46a4463a
    ad0c:			; <UNDEFINED> instruction: 0x465c011b
    ad10:	bl	72934 <ftello64@plt+0x6fe34>
    ad14:	stmiapl	r8, {r0, r1, r8, r9, fp}^
    ad18:			; <UNDEFINED> instruction: 0xf0002800
    ad1c:	blcc	42b170 <ftello64@plt+0x428670>
    ad20:	andshi	pc, r4, sp, asr #17
    ad24:			; <UNDEFINED> instruction: 0xf8cd440b
    ad28:	strls	r9, [r9, #-28]	; 0xffffffe4
    ad2c:	strls	r4, [r8], #-1721	; 0xfffff947
    ad30:			; <UNDEFINED> instruction: 0x461f4690
    ad34:	strmi	r4, [r4], -r5, ror #12
    ad38:	ldrdeq	pc, [r4], -fp
    ad3c:			; <UNDEFINED> instruction: 0x4642b170
    ad40:			; <UNDEFINED> instruction: 0xf7f74631
    ad44:	stmdblt	r8, {r2, r5, r7, r9, sl, fp, sp, lr, pc}^
    ad48:			; <UNDEFINED> instruction: 0xf04042ac
    ad4c:			; <UNDEFINED> instruction: 0xf8db80c7
    ad50:			; <UNDEFINED> instruction: 0xf8da2008
    ad54:	addsmi	r3, sl, #8
    ad58:	sbchi	pc, r0, r0, asr #32
    ad5c:			; <UNDEFINED> instruction: 0xf10b6a3c
    ad60:			; <UNDEFINED> instruction: 0x37100b10
    ad64:	mvnle	r2, r0, lsl #24
    ad68:	strmi	lr, [r8, #-2525]	; 0xfffff623
    ad6c:			; <UNDEFINED> instruction: 0xf8dd464f
    ad70:			; <UNDEFINED> instruction: 0xf8dd8014
    ad74:	ssatmi	r9, #12, ip
    ad78:	bcs	3158c <ftello64@plt+0x2ea8c>
    ad7c:			; <UNDEFINED> instruction: 0xf1bbd05d
    ad80:			; <UNDEFINED> instruction: 0xf04f0f00
    ad84:	andsvc	r0, r3, sp, lsr r3
    ad88:	blls	142314 <ftello64@plt+0x13f814>
    ad8c:	blne	3056d0 <ftello64@plt+0x302bd0>
    ad90:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    ad94:	svcmi	0x0000f5b3
    ad98:	sbcshi	pc, r0, r0
    ad9c:	andeq	pc, r1, #72, 4	; 0x80000004
    ada0:	mlasle	ip, r3, r2, r4
    ada4:	andeq	pc, r2, #72, 4	; 0x80000004
    ada8:			; <UNDEFINED> instruction: 0xf0004293
    adac:	vhadd.s8	d24, d24, d10
    adb0:	addsmi	r0, r3, #805306368	; 0x30000000
    adb4:	blls	13ef10 <ftello64@plt+0x13c410>
    adb8:	andeq	lr, fp, #3072	; 0xc00
    adbc:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    adc0:			; <UNDEFINED> instruction: 0x61236891
    adc4:	eorle	r0, r0, fp, asr #14
    adc8:	blcs	319dc <ftello64@plt+0x2eedc>
    adcc:	addshi	pc, r7, r0
    add0:	blcs	28f44 <ftello64@plt+0x26444>
    add4:	bls	fef78 <ftello64@plt+0xfc478>
    add8:	andcc	r4, r1, #32, 12	; 0x2000000
    addc:			; <UNDEFINED> instruction: 0xf966f7ff
    ade0:	movwlt	lr, #2516	; 0x9d4
    ade4:	stcne	7, cr14, [lr], #532	; 0x214
    ade8:	movwls	r2, #20797	; 0x513d
    adec:			; <UNDEFINED> instruction: 0xf7f74630
    adf0:	blls	186058 <ftello64@plt+0x183558>
    adf4:	stmdacs	r0, {r0, r1, ip, pc}
    adf8:	svcge	0x0038f47f
    adfc:	ldmdavs	r2, {r2, r9, fp, ip, pc}
    ae00:	bcs	2f61c <ftello64@plt+0x2cb1c>
    ae04:	svcge	0x003df47f
    ae08:	blls	104bcc <ftello64@plt+0x1020cc>
    ae0c:	rsbsle	r2, r1, r0, lsl #22
    ae10:	movweq	pc, #20591	; 0x506f	; <UNPREDICTABLE>
    ae14:	ldrdlt	pc, [r0], -r4
    ae18:	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
    ae1c:	stmiavs	r0!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    ae20:	subeq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
    ae24:	andls	sp, r3, r7, asr #3
    ae28:	blx	1a48e2c <ftello64@plt+0x1a4632c>
    ae2c:			; <UNDEFINED> instruction: 0xf7f79803
    ae30:	bls	1c5fa0 <ftello64@plt+0x1c34a0>
    ae34:	andcc	r4, r1, #32, 12	; 0x2000000
    ae38:			; <UNDEFINED> instruction: 0xf1bbe6c3
    ae3c:			; <UNDEFINED> instruction: 0xd1a40f00
    ae40:	bleq	46f84 <ftello64@plt+0x44484>
    ae44:	stmdavc	r8!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    ae48:	stcls	6, cr4, [r4, #-392]	; 0xfffffe78
    ae4c:			; <UNDEFINED> instruction: 0xf11be6df
    ae50:			; <UNDEFINED> instruction: 0xd1220f02
    ae54:	movweq	pc, #28783	; 0x706f	; <UNPREDICTABLE>
    ae58:	ldrdlt	pc, [r0], -r4
    ae5c:	stmdavs	r3!, {r0, r1, r5, r8, sp, lr}^
    ae60:	blls	144b84 <ftello64@plt+0x142084>
    ae64:			; <UNDEFINED> instruction: 0xb1ab681b
    ae68:	mcrrmi	13, 4, r4, r1, cr0
    ae6c:	ldrbtmi	r9, [sp], #-3590	; 0xfffff1fa
    ae70:	and	r4, r2, ip, ror r4
    ae74:	svccs	0x0010f856
    ae78:	ldmdavs	r2!, {r1, r5, r6, r8, ip, sp, pc}^
    ae7c:	rscsle	r2, r9, r0, lsl #20
    ae80:			; <UNDEFINED> instruction: 0xf01068b0
    ae84:	mvnsle	r0, r0, asr #32
    ae88:	strtmi	r4, [r1], -fp, lsr #12
    ae8c:			; <UNDEFINED> instruction: 0xf7ff9000
    ae90:	strb	pc, [pc, pc, ror #18]!	; <UNPREDICTABLE>
    ae94:			; <UNDEFINED> instruction: 0xf7f72000
    ae98:			; <UNDEFINED> instruction: 0xf1bbec26
    ae9c:	strdle	r3, [pc, #255]	; afa3 <ftello64@plt+0x84a3>
    aea0:	movwlt	lr, #2516	; 0x9d4
    aea4:	streq	lr, [sp, -r1, lsr #14]
    aea8:	movwcs	fp, #3915	; 0xf4b
    aeac:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    aeb0:			; <UNDEFINED> instruction: 0x61236163
    aeb4:			; <UNDEFINED> instruction: 0xf8d4bf4c
    aeb8:			; <UNDEFINED> instruction: 0xf8d4b000
    aebc:	stmdavs	r3!, {ip, sp, pc}^
    aec0:	andscs	lr, r0, r7, lsl r7
    aec4:			; <UNDEFINED> instruction: 0xf9d0f7ff
    aec8:	movwcs	r4, #2602	; 0xa2a
    aecc:			; <UNDEFINED> instruction: 0x4601447a
    aed0:			; <UNDEFINED> instruction: 0xf7ff4618
    aed4:	andcs	pc, r0, sp, asr #18
    aed8:	stc	7, cr15, [r4], {247}	; 0xf7
    aedc:	strbmi	r9, [pc], -r3, lsl #22
    aee0:			; <UNDEFINED> instruction: 0x8014f8dd
    aee4:	strls	lr, [r7], #-2525	; 0xfffff623
    aee8:	adcsle	r2, r3, r0, lsl #22
    aeec:	teqcs	sp, #12288	; 0x3000
    aef0:			; <UNDEFINED> instruction: 0xe7af7013
    aef4:	ldmib	r4, {r0, r1, r9, fp, ip, pc}^
    aef8:	cmnvs	r2, r0, lsl #6
    aefc:	ldmdavs	sl!, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    af00:	sbcsle	r2, r0, r0, lsl #20
    af04:	blcs	b68f58 <ftello64@plt+0xb66458>
    af08:	strtmi	sp, [r0], -sl
    af0c:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    af10:			; <UNDEFINED> instruction: 0xf8ccf7ff
    af14:	ldmib	r4, {r2, r8, r9, sl, ip, sp}^
    af18:			; <UNDEFINED> instruction: 0xf109b300
    af1c:	strbt	r0, [r8], r1, lsl #18
    af20:	ldrble	r0, [r2, #1800]!	; 0x708
    af24:	cmnvs	r3, r3, lsl #22
    af28:	movwlt	lr, #2516	; 0x9d4
    af2c:	teqcs	sp, #235929600	; 0xe100000
    af30:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
    af34:	ldrb	fp, [r8], r0, lsl #6
    af38:			; <UNDEFINED> instruction: 0xe6014652
    af3c:	stmdals	r4, {r0, r5, r7, fp, sp, lr}
    af40:	blx	15c8f44 <ftello64@plt+0x15c6444>
    af44:	ldr	r4, [r7, -fp, lsr #13]
    af48:	andeq	lr, r1, r4, lsr #17
    af4c:			; <UNDEFINED> instruction: 0x0000b5b4
    af50:	muleq	r0, sl, r5
    af54:	muleq	r0, ip, r5
    af58:	andeq	fp, r0, lr, lsr #11
    af5c:	andeq	fp, r0, lr, lsl r5
    af60:	andeq	fp, r0, r8, lsl #10
    af64:	strdeq	fp, [r0], -r6
    af68:	andeq	fp, r0, r0, lsl #7
    af6c:	andeq	ip, r0, sl, asr #16
    af70:	ldrdeq	fp, [r0], -ip
    af74:	andeq	ip, r0, ip, ror #15
    af78:	svcmi	0x00f0e92d
    af7c:	blhi	c6438 <ftello64@plt+0xc3938>
    af80:	usatmi	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    af84:	sbclt	r4, r1, ip, ror r4
    af88:			; <UNDEFINED> instruction: 0xf8df9300
    af8c:	stmiapl	r3!, {r2, r3, r4, r6, r7, r9, sl, ip, sp}^
    af90:	teqls	pc, #1769472	; 0x1b0000
    af94:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    af98:	movwls	r9, #6988	; 0x1b4c
    af9c:			; <UNDEFINED> instruction: 0xf0002800
    afa0:			; <UNDEFINED> instruction: 0x46928174
    afa4:	beq	4467cc <ftello64@plt+0x443ccc>
    afa8:			; <UNDEFINED> instruction: 0xf7fe9800
    afac:			; <UNDEFINED> instruction: 0xf8daff69
    afb0:	blcs	16fb8 <ftello64@plt+0x144b8>
    afb4:	tsthi	sp, r0	; <UNPREDICTABLE>
    afb8:	bleq	470fc <ftello64@plt+0x445fc>
    afbc:	movwls	r2, #17152	; 0x4300
    afc0:			; <UNDEFINED> instruction: 0x4698461c
    afc4:	stmib	sp, {r0, r3, r4, r7, r9, sl, lr}^
    afc8:			; <UNDEFINED> instruction: 0xf8df3302
    afcc:			; <UNDEFINED> instruction: 0xf64636a0
    afd0:	vmlal.s<illegal width 8>	q10, d6, d1[4]
    afd4:	andls	r1, r5, #-1879048186	; 0x90000006
    afd8:	movwls	r4, #25723	; 0x647b
    afdc:			; <UNDEFINED> instruction: 0x3690f8df
    afe0:	mcr	4, 0, r4, cr8, cr11, {3}
    afe4:			; <UNDEFINED> instruction: 0xf1bb3a90
    afe8:	eorle	r0, r8, r0, lsl #30
    afec:	movweq	pc, #12747	; 0x31cb	; <UNPREDICTABLE>
    aff0:			; <UNDEFINED> instruction: 0xf10baa40
    aff4:	bl	99ff8 <ftello64@plt+0x974f8>
    aff8:			; <UNDEFINED> instruction: 0xf8530383
    affc:			; <UNDEFINED> instruction: 0xf1b77cd8
    b000:	svclt	0x00183fff
    b004:			; <UNDEFINED> instruction: 0xd1242f0a
    b008:	svclt	0x001e1c7a
    b00c:	ldrdcc	pc, [r0], -sl
    b010:			; <UNDEFINED> instruction: 0xf8ca3301
    b014:	stclne	0, cr3, [r3], #-0
    b018:	teqhi	r4, r0	; <UNPREDICTABLE>
    b01c:	suble	r2, r6, r2, lsl #24
    b020:			; <UNDEFINED> instruction: 0xf0002c03
    b024:	stfcsd	f0, [r4], {56}	; 0x38
    b028:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
    b02c:			; <UNDEFINED> instruction: 0xf0003701
    b030:			; <UNDEFINED> instruction: 0xf04f816b
    b034:	strbmi	r0, [ip], -r0, lsl #18
    b038:	svceq	0x0000f1bb
    b03c:	mrc	1, 0, sp, cr8, cr6, {6}
    b040:			; <UNDEFINED> instruction: 0xf7f70a10
    b044:			; <UNDEFINED> instruction: 0x4607ed30
    b048:	svccc	0x00fff1b7
    b04c:	svccs	0x000abf18
    b050:	stclne	0, cr13, [r6], #-872	; 0xfffffc98
    b054:	orrlt	sp, r4, r7, asr #1
    b058:	sbcle	r2, r4, r1, lsl #24
    b05c:	suble	r2, pc, r2, lsl #24
    b060:			; <UNDEFINED> instruction: 0xf0402c03
    b064:			; <UNDEFINED> instruction: 0xf03780b6
    b068:			; <UNDEFINED> instruction: 0xf000037f
    b06c:			; <UNDEFINED> instruction: 0xf04f80a4
    b070:	strcs	r0, [r4], #-2305	; 0xfffff6ff
    b074:	eorsvc	pc, r4, sp, lsl #17
    b078:			; <UNDEFINED> instruction: 0xf037e7b5
    b07c:	andle	r0, fp, pc, ror r4
    b080:	svceq	0x0062f1b9
    b084:	addshi	pc, r0, r0, lsl #6
    b088:	blge	1014098 <ftello64@plt+0x1011598>
    b08c:			; <UNDEFINED> instruction: 0xf109444b
    b090:			; <UNDEFINED> instruction: 0xf8030901
    b094:	str	r7, [r6, ip, asr #25]!
    b098:	bl	34907c <ftello64@plt+0x34657c>
    b09c:			; <UNDEFINED> instruction: 0xf8336803
    b0a0:	ldreq	r3, [sp], #23
    b0a4:	svccs	0x0023d49f
    b0a8:	strcs	sp, [r1], #-490	; 0xfffffe16
    b0ac:	stcls	7, cr14, [r1, #-620]	; 0xfffffd94
    b0b0:	ldrmi	sl, [r9], #2880	; 0xb40
    b0b4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b0b8:			; <UNDEFINED> instruction: 0xf809682c
    b0bc:	stccs	12, cr8, [r0], {204}	; 0xcc
    b0c0:	cmphi	r7, r0	; <UNPREDICTABLE>
    b0c4:	stmdavs	r8!, {r0, r2, r3, r9, sl, fp, sp, pc}^
    b0c8:	ldrtmi	fp, [r1], -r0, lsr #2
    b0cc:	ldm	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b0d0:	suble	r2, sl, r0, lsl #16
    b0d4:	svcmi	0x0010f855
    b0d8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    b0dc:	mvnsle	r2, r0, lsl #24
    b0e0:	stmiavs	sp!, {r8, r9, fp, ip, pc}
    b0e4:			; <UNDEFINED> instruction: 0x066b611c
    b0e8:	svcge	0x000dd408
    b0ec:	bne	fe446954 <ftello64@plt+0xfe443e54>
    b0f0:			; <UNDEFINED> instruction: 0xf7f74638
    b0f4:	strmi	lr, [r4], -r6, ror #17
    b0f8:	cmple	r5, r0, lsl #16
    b0fc:	ldrb	r4, [r2, -r1, lsr #13]!
    b100:	ldrbeq	pc, [pc, #-55]!	; b0d1 <ftello64@plt+0x85d1>	; <UNPREDICTABLE>
    b104:			; <UNDEFINED> instruction: 0xf7f7d1bc
    b108:	stmdavs	r3, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
    b10c:			; <UNDEFINED> instruction: 0xf8334606
    b110:	ldreq	r3, [r8], #23
    b114:	cfstr32ls	mvfx13, [r1], {180}	; 0xb4
    b118:	strbmi	sl, [fp], #-2880	; 0xfffff4c0
    b11c:	ldrdls	pc, [r0], -r4
    b120:	stclpl	8, cr15, [ip], {3}
    b124:	svceq	0x0000f1b9
    b128:	subhi	pc, r0, #0
    b12c:	ldrtmi	sl, [r0], sp, lsl #30
    b130:	stmdavs	r0!, {r1, r2, r3, r6, r9, sl, lr}^
    b134:	ldrtmi	fp, [r9], -r8, lsr #2
    b138:	stmia	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b13c:			; <UNDEFINED> instruction: 0xf0002800
    b140:			; <UNDEFINED> instruction: 0xf854813f
    b144:	strcc	r6, [r1, #-3856]	; 0xfffff0f0
    b148:	mvnsle	r2, r0, lsl #28
    b14c:			; <UNDEFINED> instruction: 0x464646b1
    b150:	ldrdhi	pc, [r8], -r4
    b154:			; <UNDEFINED> instruction: 0xf0189b00
    b158:			; <UNDEFINED> instruction: 0xf8c30f40
    b15c:			; <UNDEFINED> instruction: 0xf0009010
    b160:			; <UNDEFINED> instruction: 0x46a8813c
    b164:	strtmi	r2, [r9], r1, lsl #8
    b168:	stmiavs	sl!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    b16c:	blls	1cb78 <ftello64@plt+0x1a078>
    b170:	cmpeq	r0, r2, lsl r0	; <UNPREDICTABLE>
    b174:			; <UNDEFINED> instruction: 0xf47f611c
    b178:			; <UNDEFINED> instruction: 0xf012af5e
    b17c:			; <UNDEFINED> instruction: 0xf0400307
    b180:	bls	2b8f4 <ftello64@plt+0x28df4>
    b184:	rsb	r6, sp, r3, asr r1
    b188:	blvs	17b1d90 <ftello64@plt+0x17af290>
    b18c:	rsb	fp, r0, lr, lsl r9
    b190:	mcrcs	8, 0, r6, cr0, cr6, {1}
    b194:	ldcne	0, cr13, [r0, #-372]!	; 0xfffffe8c
    b198:			; <UNDEFINED> instruction: 0xf7f74639
    b19c:	stmdacs	r0, {r1, r4, r7, fp, sp, lr, pc}
    b1a0:			; <UNDEFINED> instruction: 0x4604d1f6
    b1a4:	ldr	r4, [lr, -r1, lsr #13]
    b1a8:			; <UNDEFINED> instruction: 0xf06f9a00
    b1ac:			; <UNDEFINED> instruction: 0xf04f0303
    b1b0:			; <UNDEFINED> instruction: 0x611334ff
    b1b4:			; <UNDEFINED> instruction: 0xf7f7e717
    b1b8:	stmdavs	r3, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    b1bc:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
    b1c0:			; <UNDEFINED> instruction: 0xf53f049a
    b1c4:			; <UNDEFINED> instruction: 0xf04faf10
    b1c8:	strcs	r0, [r4], #-2305	; 0xfffff6ff
    b1cc:	eorsvc	pc, r4, sp, lsl #17
    b1d0:	stccs	7, cr14, [r4], {9}
    b1d4:	svcge	0x0054f47f
    b1d8:	strbmi	r9, [sp], -r2, lsl #20
    b1dc:			; <UNDEFINED> instruction: 0xf0002a00
    b1e0:	blls	eb494 <ftello64@plt+0xe8994>
    b1e4:	ldrmi	r3, [r9, #2817]	; 0xb01
    b1e8:			; <UNDEFINED> instruction: 0xf109d224
    b1ec:	ldrbpl	r0, [r7, #-2305]	; 0xfffff6ff
    b1f0:	mrc	6, 0, lr, cr8, cr9, {7}
    b1f4:			; <UNDEFINED> instruction: 0xf04f0a10
    b1f8:			; <UNDEFINED> instruction: 0xf7f70b03
    b1fc:			; <UNDEFINED> instruction: 0x4604ec54
    b200:	beq	446a68 <ftello64@plt+0x443f68>
    b204:			; <UNDEFINED> instruction: 0xf7f7940a
    b208:	strmi	lr, [r5], -lr, asr #24
    b20c:	beq	446a74 <ftello64@plt+0x443f74>
    b210:			; <UNDEFINED> instruction: 0xf7f7950b
    b214:	ldccs	12, cr14, [fp, #288]!	; 0x120
    b218:	stclcs	15, cr11, [pc], #32	; b240 <ftello64@plt+0x8740>
    b21c:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    b220:	ldmcs	pc!, {sl, sp}	; <UNPREDICTABLE>
    b224:			; <UNDEFINED> instruction: 0xf044bf18
    b228:	andls	r0, ip, r1, lsl #8
    b22c:			; <UNDEFINED> instruction: 0xf47f2c00
    b230:	strb	sl, [r1], r5, asr #29
    b234:	stmdals	r2, {r0, r1, r8, r9, fp, ip, pc}
    b238:	movwls	r3, #13106	; 0x3332
    b23c:			; <UNDEFINED> instruction: 0xf7f74619
    b240:	stmdacs	r0, {r2, r4, r8, r9, fp, sp, lr, pc}
    b244:	bicshi	pc, r9, r0
    b248:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    b24c:	andls	r5, r2, r7, asr #10
    b250:			; <UNDEFINED> instruction: 0xf015e6c9
    b254:	svclt	0x00140f80
    b258:	streq	pc, [r6], #-111	; 0xffffff91
    b25c:	streq	pc, [r1], #-111	; 0xffffff91
    b260:	tstvs	ip, r0, lsl #22
    b264:	strcs	pc, [ip], #-2271	; 0xfffff721
    b268:	ldrbtmi	r4, [sl], #-3071	; 0xfffff401
    b26c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b270:	subsmi	r9, sl, pc, lsr fp
    b274:	bicshi	pc, fp, r0, asr #32
    b278:	sublt	r4, r1, r0, lsr #12
    b27c:	blhi	c6578 <ftello64@plt+0xc3a78>
    b280:	svchi	0x00f0e8bd
    b284:	ldmdbvs	ip, {r8, r9, fp, ip, pc}
    b288:	ldmib	sp, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    b28c:			; <UNDEFINED> instruction: 0xf7ff0100
    b290:	strmi	pc, [r4], -pc, ror #21
    b294:	blls	145234 <ftello64@plt+0x142734>
    b298:	cmnle	r5, r0, lsl #22
    b29c:	bl	f1ea8 <ftello64@plt+0xef3a8>
    b2a0:			; <UNDEFINED> instruction: 0xf8d81808
    b2a4:	ldrbeq	r3, [sl, -r8]
    b2a8:	bls	3f820 <ftello64@plt+0x3cd20>
    b2ac:	ldmdbvs	r4, {r8, r9, sp}
    b2b0:			; <UNDEFINED> instruction: 0xe7d76153
    b2b4:	bicslt	r9, fp, r4, lsl #22
    b2b8:	movwlt	r9, #15106	; 0x3b02
    b2bc:	strcs	r9, [r0, #-2050]	; 0xfffff7fe
    b2c0:			; <UNDEFINED> instruction: 0xf80049ed
    b2c4:	ldrbtmi	r5, [r9], #-9
    b2c8:	bl	1f492ac <ftello64@plt+0x1f467ac>
    b2cc:	teqlt	r0, r4, lsl #12
    b2d0:	blpl	892d8 <ftello64@plt+0x867d8>
    b2d4:			; <UNDEFINED> instruction: 0xf834f7fe
    b2d8:	blcs	2946c <ftello64@plt+0x2696c>
    b2dc:	stmdals	r2, {r1, r4, r6, r7, r8, ip, lr, pc}
    b2e0:	stmia	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b2e4:			; <UNDEFINED> instruction: 0xf06f9a00
    b2e8:	ldrmi	r0, [ip], -r9, lsl #6
    b2ec:			; <UNDEFINED> instruction: 0xe7b96113
    b2f0:	bl	f1efc <ftello64@plt+0xef3fc>
    b2f4:			; <UNDEFINED> instruction: 0xf8d81808
    b2f8:	ldrbeq	r3, [pc, -r8]
    b2fc:	blls	3f80c <ftello64@plt+0x3cd0c>
    b300:	streq	pc, [r5], #-111	; 0xffffff91
    b304:			; <UNDEFINED> instruction: 0xe7ad611c
    b308:	blvs	1731f10 <ftello64@plt+0x172f410>
    b30c:	strtmi	fp, [r0], -ip, lsr #2
    b310:			; <UNDEFINED> instruction: 0xf7f76824
    b314:	stccs	8, cr14, [r0], {140}	; 0x8c
    b318:	bls	3fb04 <ftello64@plt+0x3d004>
    b31c:	cdp	3, 1, cr2, cr8, cr0, {0}
    b320:	cmpvs	r3, #16, 20	; 0x10000
    b324:	stmda	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b328:	stmdacs	r0, {r2, r9, sl, lr}
    b32c:	blls	3f594 <ftello64@plt+0x3ca94>
    b330:	streq	pc, [r4], #-111	; 0xffffff91
    b334:			; <UNDEFINED> instruction: 0xe795611c
    b338:	svceq	0x0062f1b9
    b33c:	mcrge	7, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    b340:			; <UNDEFINED> instruction: 0xf7f62096
    b344:	strmi	lr, [r6], -r6, lsl #31
    b348:	stmdacs	r0, {r1, ip, pc}
    b34c:	tsthi	pc, r0	; <UNPREDICTABLE>
    b350:	stmdbge	sp, {r1, r3, r6, r9, sl, lr}
    b354:	stmda	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b358:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    b35c:	ldrbpl	r2, [r7, #-662]!	; 0xfffffd6a
    b360:	strb	r9, [r0], -r3, lsl #4
    b364:	strtle	r0, [r0], #1819	; 0x71b
    b368:			; <UNDEFINED> instruction: 0xf06f9b00
    b36c:	tstvs	ip, r2, lsl #8
    b370:	blls	85158 <ftello64@plt+0x82658>
    b374:	ldmvs	sp, {r5, r7, r9, sl, lr}
    b378:	strbteq	r9, [lr], -r0, lsl #22
    b37c:			; <UNDEFINED> instruction: 0xf53f611c
    b380:			; <UNDEFINED> instruction: 0xe6b2aebd
    b384:	blcs	31f94 <ftello64@plt+0x2f494>
    b388:	rscshi	pc, r5, r0
    b38c:	ldrmi	r9, [sl], -r2, lsl #22
    b390:			; <UNDEFINED> instruction: 0xf8029b04
    b394:	stcls	0, cr3, [r2], {9}
    b398:			; <UNDEFINED> instruction: 0xf7fd4620
    b39c:	stmdavc	r3!, {r0, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b3a0:	svclt	0x00182b22
    b3a4:			; <UNDEFINED> instruction: 0xf0004622
    b3a8:	stcls	0, cr8, [r0], {211}	; 0xd3
    b3ac:	ldrdne	pc, [r8], -r8
    b3b0:			; <UNDEFINED> instruction: 0xf7fe4620
    b3b4:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    b3b8:	sbchi	pc, r4, r0
    b3bc:	ldrb	r6, [r1, -r4, lsr #18]
    b3c0:	strtmi	r6, [r9], r3, lsr #17
    b3c4:	ldrbeq	r9, [r9], -r0, lsl #20
    b3c8:	svclt	0x00446116
    b3cc:	strtmi	r2, [r8], r1, lsl #8
    b3d0:	mcrge	5, 0, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    b3d4:	strbmi	r2, [r8], r3, lsl #8
    b3d8:	blls	384bf4 <ftello64@plt+0x3820f4>
    b3dc:	bls	177018 <ftello64@plt+0x174518>
    b3e0:			; <UNDEFINED> instruction: 0xf0004293
    b3e4:	stmdbls	r6, {r0, r3, r4, r6, r7, pc}
    b3e8:			; <UNDEFINED> instruction: 0xf7f64638
    b3ec:	strmi	lr, [r4], -sl, ror #30
    b3f0:			; <UNDEFINED> instruction: 0xf0402800
    b3f4:	cdp	0, 1, cr8, cr8, cr7, {7}
    b3f8:			; <UNDEFINED> instruction: 0xf7f70a10
    b3fc:	ldmdavs	r3!, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
    b400:	stmdacs	sl, {r0, r3, sl, ip, pc}
    b404:			; <UNDEFINED> instruction: 0xf1b0bf18
    b408:			; <UNDEFINED> instruction: 0x46073fff
    b40c:	strcs	fp, [sl, -r6, lsl #30]
    b410:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b414:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b418:	movwhi	lr, #31181	; 0x79cd
    b41c:			; <UNDEFINED> instruction: 0xf0379b08
    b420:			; <UNDEFINED> instruction: 0xf833027f
    b424:	vst4.8	{d3-d6}, [r3 :64], r7
    b428:	cmnle	sp, r0, lsl #6
    b42c:	teqle	r9, r0, lsl #22
    b430:	ldrmi	r2, [ip], -r1, lsl #6
    b434:	ldrmi	sl, [sl], #-2880	; 0xfffff4c0
    b438:			; <UNDEFINED> instruction: 0xf8029b07
    b43c:	blcs	2a5e4 <ftello64@plt+0x27ae4>
    b440:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    b444:	beq	446cac <ftello64@plt+0x4441ac>
    b448:	bl	b4942c <ftello64@plt+0xb4692c>
    b44c:	strmi	r1, [r7], -r1, asr #24
    b450:	rscshi	pc, r9, r0
    b454:			; <UNDEFINED> instruction: 0xf000280a
    b458:			; <UNDEFINED> instruction: 0xf8dd80f6
    b45c:	subeq	r9, r2, ip, lsl r0
    b460:	bpl	fe6a5534 <ftello64@plt+0xfe6a2a34>
    b464:	ldrtle	r0, [r1], #-1170	; 0xfffffb6e
    b468:			; <UNDEFINED> instruction: 0xf0402c63
    b46c:			; <UNDEFINED> instruction: 0xf1b980e7
    b470:			; <UNDEFINED> instruction: 0xf0400f00
    b474:	cdp	0, 1, cr8, cr8, cr13, {7}
    b478:			; <UNDEFINED> instruction: 0xf7f70a10
    b47c:	vmovne	d4, lr, r4
    b480:	sbcshi	pc, r7, r0
    b484:			; <UNDEFINED> instruction: 0xf000280a
    b488:	ldrdeq	r8, [r3], #-4
    b48c:	andcs	r4, r0, #7340032	; 0x700000
    b490:	ldmdavs	r2!, {r0, r1, r2, r9, ip, pc}
    b494:	ldreq	r5, [fp], #2771	; 0xad3
    b498:	adcshi	pc, r8, r0, asr #2
    b49c:	cmneq	pc, #55	; 0x37	; <UNPREDICTABLE>
    b4a0:	tstle	r7, r8, lsl #4
    b4a4:	blcs	320c8 <ftello64@plt+0x2f5c8>
    b4a8:	sbcshi	pc, r2, r0, asr #32
    b4ac:	beq	446d14 <ftello64@plt+0x444214>
    b4b0:	b	ffe49494 <ftello64@plt+0xffe46994>
    b4b4:	movwls	r6, #34867	; 0x8833
    b4b8:	svclt	0x0018280a
    b4bc:	svccc	0x00fff1b0
    b4c0:			; <UNDEFINED> instruction: 0xd1ab4607
    b4c4:	strcs	r2, [sl, -r1, lsl #6]
    b4c8:	str	r9, [r7, r7, lsl #6]!
    b4cc:	andsls	pc, ip, sp, asr #17
    b4d0:	movwls	r4, #34465	; 0x86a1
    b4d4:	blvs	17320dc <ftello64@plt+0x172f5dc>
    b4d8:	bl	f61e0 <ftello64@plt+0xf36e0>
    b4dc:			; <UNDEFINED> instruction: 0xf04f0209
    b4e0:			; <UNDEFINED> instruction: 0xf8020300
    b4e4:	cmplt	r4, r8, ror #24
    b4e8:	ldmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    b4ec:	strbmi	r1, [r1], -r0, lsr #26
    b4f0:	mcr	7, 7, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    b4f4:	addsle	r2, r1, r0, lsl #16
    b4f8:	stccs	8, cr6, [r0], {36}	; 0x24
    b4fc:			; <UNDEFINED> instruction: 0xf109d1f6
    b500:			; <UNDEFINED> instruction: 0xf7f60008
    b504:	strmi	lr, [r1], r6, lsr #29
    b508:	suble	r2, r0, r0, lsl #16
    b50c:			; <UNDEFINED> instruction: 0xf109a926
    b510:			; <UNDEFINED> instruction: 0xf7f70004
    b514:	bls	45624 <ftello64@plt+0x42b24>
    b518:			; <UNDEFINED> instruction: 0xf8c26b53
    b51c:	ldmdavs	r2!, {r2, r4, r5, ip, pc}
    b520:	andcc	pc, r0, r9, asr #17
    b524:	ldrb	r9, [r9, -r8, lsl #4]!
    b528:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b52c:	bicsle	r2, r1, r0, lsl #22
    b530:	movwcs	r4, #5658	; 0x161a
    b534:			; <UNDEFINED> instruction: 0xe77d461c
    b538:			; <UNDEFINED> instruction: 0xf57f0710
    b53c:	blls	37198 <ftello64@plt+0x34698>
    b540:	pkhtb	r6, pc, r9, asr #2	; <UNPREDICTABLE>
    b544:			; <UNDEFINED> instruction: 0xf7f69802
    b548:	blls	47318 <ftello64@plt+0x44818>
    b54c:	pkhbt	r6, r9, ip, lsl #18
    b550:	ldmdavc	r3, {r1, r9, fp, ip, pc}^
    b554:	andcc	r4, r1, #20, 12	; 0x1400000
    b558:			; <UNDEFINED> instruction: 0xf43f2b00
    b55c:	ldrmi	sl, [r0], -r6, lsr #30
    b560:			; <UNDEFINED> instruction: 0xf7f79201
    b564:	bls	858b4 <ftello64@plt+0x82db4>
    b568:	blcs	8a25fc <ftello64@plt+0x89fafc>
    b56c:	stmdbls	r2, {r1, r8, r9, sl, fp, ip, sp, pc}
    b570:	strpl	r2, [fp], #-768	; 0xfffffd00
    b574:	blge	10451e0 <ftello64@plt+0x10426e0>
    b578:	ldrmi	sl, [r9], #2061	; 0x80d
    b57c:			; <UNDEFINED> instruction: 0xf8099b02
    b580:			; <UNDEFINED> instruction: 0xf7f73ccc
    b584:	andls	lr, r2, ip, lsr #21
    b588:			; <UNDEFINED> instruction: 0xf47f2800
    b58c:	blls	371a4 <ftello64@plt+0x346a4>
    b590:	streq	pc, [sl], #-111	; 0xffffff91
    b594:			; <UNDEFINED> instruction: 0xe665611c
    b598:	blcs	1ced88c <ftello64@plt+0x1cead8c>
    b59c:	svcge	0x0023f47f
    b5a0:	strtmi	r2, [r8], r1, lsl #6
    b5a4:	strcs	r4, [r3], #-1705	; 0xfffff957
    b5a8:	ldr	r9, [ip, #-772]	; 0xfffffcfc
    b5ac:			; <UNDEFINED> instruction: 0xf8d39b01
    b5b0:	blls	2b5d8 <ftello64@plt+0x28ad8>
    b5b4:	svceq	0x0040f018
    b5b8:	andsls	pc, r0, r3, asr #17
    b5bc:	svcge	0x000df43f
    b5c0:	ldrb	r4, [r2, #-1736]!	; 0xfffff938
    b5c4:	blvs	17321cc <ftello64@plt+0x172f6cc>
    b5c8:	stfned	f3, [r0, #-304]!	; 0xfffffed0
    b5cc:			; <UNDEFINED> instruction: 0xf7f64639
    b5d0:	stmdacs	r0, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    b5d4:	cfstrdge	mvd15, [r5, #252]	; 0xfc
    b5d8:	stccs	8, cr6, [r0], {36}	; 0x24
    b5dc:	bls	3fdb8 <ftello64@plt+0x3d2b8>
    b5e0:	svceq	0x0080f018
    b5e4:	strtmi	r4, [r8], r9, lsr #13
    b5e8:			; <UNDEFINED> instruction: 0xf06fbf14
    b5ec:			; <UNDEFINED> instruction: 0xf06f0306
    b5f0:			; <UNDEFINED> instruction: 0xf04f0301
    b5f4:			; <UNDEFINED> instruction: 0x611334ff
    b5f8:	stmdals	r2, {r0, r2, r4, r5, r6, r7, sl, sp, lr, pc}
    b5fc:	svc	0x0016f7f6
    b600:			; <UNDEFINED> instruction: 0xf06f9a00
    b604:	ldrmi	r0, [ip], -sl, lsl #6
    b608:			; <UNDEFINED> instruction: 0xe62b6113
    b60c:	ldmiblt	fp!, {r0, r1, r2, r8, r9, fp, ip, pc}^
    b610:	beq	446e78 <ftello64@plt+0x444378>
    b614:			; <UNDEFINED> instruction: 0xf7f7270a
    b618:	movwcs	lr, #6726	; 0x1a46
    b61c:	tstcs	r4, #469762048	; 0x1c000000
    b620:	svccc	0x00fff1b0
    b624:	adcsmi	fp, r8, #24, 30	; 0x60
    b628:	svcge	0x0033f43f
    b62c:			; <UNDEFINED> instruction: 0xf7f6e72d
    b630:	andcs	lr, r1, #52, 30	; 0xd0
    b634:	smladcs	sl, r4, r3, r2
    b638:	str	r9, [sl, -r7, lsl #4]!
    b63c:			; <UNDEFINED> instruction: 0xf8cd4622
    b640:	strcc	r9, [r1], #-28	; 0xffffffe4
    b644:	andscs	lr, r4, #257949696	; 0xf600000
    b648:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b64c:	str	r2, [r7, -sl, lsl #14]
    b650:	ldrdcc	pc, [r0], -sl
    b654:	stcls	6, cr4, [r9], {168}	; 0xa8
    b658:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b65c:			; <UNDEFINED> instruction: 0xf8ca3301
    b660:	strb	r3, [r0], #0
    b664:	andeq	sp, r1, ip, asr #26
    b668:	strdeq	r0, [r0], -r4
    b66c:	andeq	fp, r0, r8, ror r4
    b670:	andeq	fp, r0, r0, ror r4
    b674:	andeq	sp, r1, r6, ror #20
    b678:	andeq	fp, r0, r2, lsr #3
    b67c:			; <UNDEFINED> instruction: 0x4604b530
    b680:	smlawblt	r8, r7, r0, fp
    b684:	suble	r2, ip, r1, lsl #16
    b688:	eorle	r2, r3, r2, lsl #16
    b68c:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    b690:	stcmi	0, cr2, [lr, #-44]!	; 0xffffffd4
    b694:	stc2l	7, cr15, [r8, #1016]!	; 0x3f8
    b698:			; <UNDEFINED> instruction: 0x4601447d
    b69c:	tstls	r5, sp
    b6a0:	stc2l	7, cr15, [r2, #1016]!	; 0x3f8
    b6a4:	andcs	r4, lr, r3, lsl #12
    b6a8:			; <UNDEFINED> instruction: 0xf7fe9304
    b6ac:	bmi	a4ae28 <ftello64@plt+0xa48328>
    b6b0:	ldrbtmi	r9, [sl], #-2820	; 0xfffff4fc
    b6b4:	bmi	9efebc <ftello64@plt+0x9ed3bc>
    b6b8:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
    b6bc:	strpl	lr, [r2], #-2509	; 0xfffff633
    b6c0:	andcs	r9, r1, r1
    b6c4:	ldc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
    b6c8:	andlt	r2, r7, r1
    b6cc:	ldrhtmi	lr, [r0], -sp
    b6d0:	stclt	7, cr15, [r8, #1016]!	; 0x3f8
    b6d4:			; <UNDEFINED> instruction: 0xf7fe202a
    b6d8:	tstlt	r0, r7, asr #27	; <UNPREDICTABLE>
    b6dc:	blcs	c696f0 <ftello64@plt+0xc66bf0>
    b6e0:	eorcs	sp, r9, ip
    b6e4:	stc2l	7, cr15, [r0, #1016]	; 0x3f8
    b6e8:	movwcs	r4, #2587	; 0xa1b
    b6ec:			; <UNDEFINED> instruction: 0x4601447a
    b6f0:			; <UNDEFINED> instruction: 0xf7fe4618
    b6f4:	andcs	pc, r0, sp, lsr sp	; <UNPREDICTABLE>
    b6f8:	svc	0x00f4f7f6
    b6fc:			; <UNDEFINED> instruction: 0xf7fe2028
    b700:	andcs	pc, r0, #11456	; 0x2cc0
    b704:	strmi	r4, [r1], -r4, lsl #12
    b708:			; <UNDEFINED> instruction: 0xf7fe2001
    b70c:	stmdavc	r3!, {r0, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    b710:	rscle	r2, r6, r0, lsl #22
    b714:	andcs	r4, r0, #278528	; 0x44000
    b718:	ldrbtmi	r2, [r9], #-1
    b71c:	stc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
    b720:	ldrdcs	lr, [r8], -pc	; <UNPREDICTABLE>
    b724:	stc2	7, cr15, [r0, #1016]!	; 0x3f8
    b728:	strmi	r2, [r5], -r0, lsl #4
    b72c:	strtmi	r4, [r0], -r1, lsl #12
    b730:	ldc2	7, cr15, [lr, #-1016]	; 0xfffffc08
    b734:			; <UNDEFINED> instruction: 0xb12b782b
    b738:	strtmi	r4, [r0], -r9, lsl #18
    b73c:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    b740:	ldc2	7, cr15, [r6, #-1016]	; 0xfffffc08
    b744:			; <UNDEFINED> instruction: 0xf7f62002
    b748:	svclt	0x0000efce
    b74c:	andeq	ip, r0, r0, lsr #32
    b750:	andeq	sl, r0, r2, asr #27
    b754:	andeq	sl, r0, r2, lsr lr
    b758:	andeq	fp, r0, ip, asr #31
    b75c:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    b760:	andeq	fp, r0, sl, ror pc
    b764:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    b768:			; <UNDEFINED> instruction: 0x47706058
    b76c:	andeq	sp, r1, r6, lsl sl
    b770:			; <UNDEFINED> instruction: 0x4604b510
    b774:			; <UNDEFINED> instruction: 0xf1b06800
    b778:	svclt	0x00183fff
    b77c:	tstle	r9, r2, lsl #16
    b780:			; <UNDEFINED> instruction: 0xf7f64620
    b784:	blmi	1870dc <ftello64@plt+0x1845dc>
    b788:	rscscc	pc, pc, #79	; 0x4f
    b78c:	ldrbtmi	r2, [fp], #-0
    b790:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    b794:	ldmib	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b798:	svclt	0x0000e7f2
    b79c:	ldrdeq	sp, [r1], -r6
    b7a0:			; <UNDEFINED> instruction: 0x4606b5f0
    b7a4:	addlt	r4, r7, r0, asr sp
    b7a8:	ldrbtmi	r4, [sp], #-1548	; 0xfffff9f4
    b7ac:	cmnlt	r3, fp, lsr #16
    b7b0:			; <UNDEFINED> instruction: 0xf7f62002
    b7b4:	stmdavs	fp!, {r1, r2, r7, r8, r9, sl, fp, sp, lr, pc}
    b7b8:	andle	r4, r2, r3, lsl #5
    b7bc:			; <UNDEFINED> instruction: 0xf7f64618
    b7c0:	blmi	12c73d8 <ftello64@plt+0x12c48d8>
    b7c4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    b7c8:	cmplt	lr, sl, lsl r0
    b7cc:	blcs	b698a0 <ftello64@plt+0xb66da0>
    b7d0:	ldmdavc	r3!, {r2, r3, r4, r5, r8, ip, lr, pc}^
    b7d4:	teqle	r9, r0, lsl #22
    b7d8:			; <UNDEFINED> instruction: 0xf7f62002
    b7dc:			; <UNDEFINED> instruction: 0xf7f7ef72
    b7e0:	strmi	lr, [r4], -sl, ror #18
    b7e4:			; <UNDEFINED> instruction: 0xf7f62014
    b7e8:	movwcs	lr, #3346	; 0xd12
    b7ec:			; <UNDEFINED> instruction: 0x4605461f
    b7f0:	strvc	r6, [r3], #-4
    b7f4:	stmib	r0, {r0, r1, r6, sp, lr}^
    b7f8:	ldmdbmi	sp!, {r1, r8, r9, ip, sp}
    b7fc:	bmi	f55004 <ftello64@plt+0xf52504>
    b800:	ldrbtmi	sl, [r9], #-2818	; 0xfffff4fe
    b804:	smlabtvs	r4, sp, r9, lr
    b808:	ldrbtmi	sl, [sl], #-2310	; 0xfffff6fa
    b80c:	andeq	lr, r3, r1, lsl r9
    b810:	andvs	lr, r2, #3358720	; 0x334000
    b814:	stm	sp, {r3, r4, r5, r9, sl, fp, lr}
    b818:	strtmi	r0, [r8], -r3
    b81c:	ldrbtmi	r4, [lr], #-2359	; 0xfffff6c9
    b820:	eorsvs	ip, r4, ip, lsl #22
    b824:			; <UNDEFINED> instruction: 0xf7f74479
    b828:			; <UNDEFINED> instruction: 0x4604e896
    b82c:	subsle	r2, r5, r0, lsl #16
    b830:	andcs	r2, r1, #0, 6
    b834:			; <UNDEFINED> instruction: 0x46204619
    b838:	mcr	7, 6, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    b83c:	andcs	r4, r0, #48, 22	; 0xc000
    b840:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b844:	addsvs	r4, sl, r0, lsl #14
    b848:	ldcllt	0, cr11, [r0, #28]!
    b84c:	andcs	r4, r6, #737280	; 0xb4000
    b850:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    b854:	ldmdb	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b858:	ldrtmi	r4, [r0], -r5, lsl #12
    b85c:	svc	0x0054f7f6
    b860:	ldreq	pc, [r4], #-256	; 0xffffff00
    b864:	ldmibvc	r3!, {r0, r2, r4, r7, r8, fp, ip, sp, pc}
    b868:	strcs	fp, [r1, -r3, lsl #3]
    b86c:			; <UNDEFINED> instruction: 0xf04f4620
    b870:			; <UNDEFINED> instruction: 0xf7f634ff
    b874:	ldrtmi	lr, [r1], -ip, asr #25
    b878:	andscc	r4, r0, r5, lsl #12
    b87c:	mcr	7, 4, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    b880:	adcvs	r2, pc, r0, lsl #6
    b884:	movwmi	lr, #2501	; 0x9c5
    b888:	ldr	r6, [r6, fp, ror #1]!
    b88c:	andcs	r4, r9, #491520	; 0x78000
    b890:	smladxcs	r2, r0, r6, r4
    b894:			; <UNDEFINED> instruction: 0xf7f74479
    b898:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    b89c:	strtmi	sp, [r0], -r6, ror #1
    b8a0:	ldc	7, cr15, [r4], #984	; 0x3d8
    b8a4:			; <UNDEFINED> instruction: 0x46054631
    b8a8:			; <UNDEFINED> instruction: 0xf7f63010
    b8ac:	movwcs	lr, #3702	; 0xe76
    b8b0:	stmib	r5, {r0, r1, r3, r5, r6, sp, lr}^
    b8b4:	and	r3, r4, r2, lsl #6
    b8b8:	svc	0x005ef7f6
    b8bc:	blcs	1258d0 <ftello64@plt+0x122dd0>
    b8c0:	vst4.8	{d29,d31,d33,d35}, [pc], sl
    b8c4:	vqsub.s8	<illegal reg q11.5>, q8, <illegal reg q5.5>
    b8c8:	ldrtmi	r4, [r0], -r1, asr #2
    b8cc:	mcr	7, 4, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
    b8d0:	strmi	r1, [r4], -r3, asr #24
    b8d4:	rscle	r6, pc, r8, lsr #32
    b8d8:	str	r2, [lr, r0, lsl #14]
    b8dc:			; <UNDEFINED> instruction: 0xf7f62002
    b8e0:			; <UNDEFINED> instruction: 0x4604eef0
    b8e4:	svclt	0x0000e7a4
    b8e8:	ldrdeq	sp, [r1], -sl
    b8ec:			; <UNDEFINED> instruction: 0x0001d9be
    b8f0:			; <UNDEFINED> instruction: 0xffffff6b
    b8f4:	andeq	r0, r0, r3, asr #13
    b8f8:	andeq	sp, r1, r6, asr #18
    b8fc:	andeq	sl, r0, ip, asr ip
    b900:	andeq	sp, r1, r4, asr #18
    b904:	andeq	sl, r0, r6, lsr #24
    b908:	strdeq	sl, [r0], -r0
    b90c:	stmdacs	r1, {r0, r2, r4, r5, r6, r9, fp, lr}
    b910:	ldrbtmi	r4, [sl], #-2933	; 0xfffff48b
    b914:	strdlt	fp, [r9], r0
    b918:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b91c:			; <UNDEFINED> instruction: 0xf04f9307
    b920:	eorsle	r0, lr, r0, lsl #6
    b924:			; <UNDEFINED> instruction: 0x46044e71
    b928:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    b92c:	ldmdavs	r0!, {r0, r1, r4, r5, r6, r7, fp, sp, lr}^
    b930:	cmple	r1, r0, lsl #22
    b934:	ldrbtmi	r4, [sl], #-2670	; 0xfffff592
    b938:	tstmi	r8, #311296	; 0x4c000
    b93c:	sbchi	pc, r5, r0, asr #32
    b940:	ldrbtmi	r4, [lr], #-3692	; 0xfffff194
    b944:	movwmi	r6, #15987	; 0x3e73
    b948:	addhi	pc, r4, r0, asr #32
    b94c:	blcs	25d20 <ftello64@plt+0x23220>
    b950:	ldmiblt	r5!, {r0, r5, r6, ip, lr, pc}
    b954:	ldrbtmi	r4, [sl], #-2664	; 0xfffff598
    b958:	ldrdcc	lr, [r3, -r2]
    b95c:	movwmi	r6, #48720	; 0xbe50
    b960:	movwmi	r6, #14417	; 0x3851
    b964:	andle	r4, ip, fp, lsl #6
    b968:	stmvc	fp, {r0, r4, fp, sp, lr}
    b96c:	strle	r0, [lr, #-2011]!	; 0xfffff825
    b970:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
    b974:	eorle	r4, sl, #805306377	; 0x30000009
    b978:	mrrcne	8, 4, r6, r8, cr10
    b97c:			; <UNDEFINED> instruction: 0x21206108
    b980:	cfstrscs	mvf5, [r7], {209}	; 0xd1
    b984:	adchi	pc, r5, r0, lsl #4
    b988:			; <UNDEFINED> instruction: 0xf004e8df
    b98c:	bleq	2ce5c0 <ftello64@plt+0x2cbac0>
    b990:	strteq	r2, [r5], #-3339	; 0xfffff2f5
    b994:	ldmdami	sl, {r0, r3, r4, r6, r8, r9, fp, lr}^
    b998:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    b99c:			; <UNDEFINED> instruction: 0xf7f66819
    b9a0:	bmi	16470c0 <ftello64@plt+0x16445c0>
    b9a4:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
    b9a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b9ac:	subsmi	r9, sl, r7, lsl #22
    b9b0:	addhi	pc, sp, r0, asr #32
    b9b4:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    b9b8:	stmdacs	r0, {r0, r4, r5, fp, sp, lr}
    b9bc:	cdpmi	0, 5, cr13, cr2, cr3, {3}
    b9c0:			; <UNDEFINED> instruction: 0xf106447e
    b9c4:			; <UNDEFINED> instruction: 0xf7f60014
    b9c8:	ldmdavs	r0!, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
    b9cc:	strhtcs	lr, [r0], -r8
    b9d0:	stcl	7, cr15, [r2], #984	; 0x3d8
    b9d4:	blmi	1385930 <ftello64@plt+0x1382e30>
    b9d8:	ldrbtmi	r4, [fp], #-2125	; 0xfffff7b3
    b9dc:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    b9e0:	stc	7, cr15, [r4, #984]!	; 0x3d8
    b9e4:	blmi	1305960 <ftello64@plt+0x1302e60>
    b9e8:	ldrbtmi	r4, [fp], #-2123	; 0xfffff7b5
    b9ec:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    b9f0:	ldc	7, cr15, [ip, #984]	; 0x3d8
    b9f4:	blmi	1285950 <ftello64@plt+0x1282e50>
    b9f8:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    b9fc:	mcr	7, 3, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    ba00:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
    ba04:	ldrtmi	r4, [r0], -r2, lsl #12
    ba08:	mrc	7, 3, APSR_nzcv, cr2, cr6, {7}
    ba0c:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    ba10:	stmiblt	sl!, {r1, r3, r4, r6, r7, fp, sp, lr}
    ba14:	bmi	1127388 <ftello64@plt+0x1124888>
    ba18:	ldmdbvs	r2, {r1, r3, r4, r5, r6, sl, lr}
    ba1c:	andle	r4, pc, r3, lsl r3	; <UNPREDICTABLE>
    ba20:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    ba24:	stmvc	fp, {r0, r3, r4, fp, sp, lr}
    ba28:	strle	r0, [pc, #-2010]	; b256 <ftello64@plt+0x8756>
    ba2c:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
    ba30:	andle	r4, fp, #805306377	; 0x30000009
    ba34:	mrrcne	8, 4, r6, r8, cr10
    ba38:	teqcs	sl, r8, lsl #2
    ba3c:			; <UNDEFINED> instruction: 0xe78854d1
    ba40:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
    ba44:	blcs	25bb8 <ftello64@plt+0x230b8>
    ba48:	str	sp, [r2, sl, ror #3]
    ba4c:			; <UNDEFINED> instruction: 0xf7f6203a
    ba50:	ldrb	lr, [lr, -r4, lsr #25]!
    ba54:	blcs	27528 <ftello64@plt+0x24a28>
    ba58:	stmdage	r6, {r0, r2, r3, r6, r7, ip, lr, pc}
    ba5c:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    ba60:	stmdacs	r1, {r0, r3, r6, r7, ip, lr, pc}
    ba64:	andle	r6, fp, r6, lsr r8
    ba68:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
    ba6c:			; <UNDEFINED> instruction: 0xf7f69105
    ba70:	stmdbls	r5, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
    ba74:	strmi	r9, [r2], -r6, lsl #22
    ba78:			; <UNDEFINED> instruction: 0xf7f64630
    ba7c:			; <UNDEFINED> instruction: 0xe7c5ee3a
    ba80:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
    ba84:	strdls	lr, [r5, -r2]
    ba88:	stcl	7, cr15, [r2], {246}	; 0xf6
    ba8c:	stmdage	r6, {r0, r1, r9, sl, lr}
    ba90:			; <UNDEFINED> instruction: 0xf7f69306
    ba94:	stmdbls	r5, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    ba98:	strmi	r4, [r8], -r4, lsl #13
    ba9c:	ldrdne	pc, [r0], -ip
    baa0:	andcc	lr, r4, #220, 18	; 0x370000
    baa4:	movwcc	r9, #4355	; 0x1103
    baa8:	ldrdvc	pc, [r4], -ip
    baac:	rsbvc	pc, ip, #536870912	; 0x20000000
    bab0:	strls	r4, [r2, -r2, lsr #18]
    bab4:			; <UNDEFINED> instruction: 0xf8dc4479
    bab8:	strls	r7, [r1, -r8]
    babc:	ldrdvc	pc, [ip], -ip
    bac0:			; <UNDEFINED> instruction: 0xf7f69700
    bac4:	ldmdavs	r0!, {r1, r2, r4, r9, sl, fp, sp, lr, pc}^
    bac8:	ldmdavs	r1, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
    bacc:			; <UNDEFINED> instruction: 0xf7f6e777
    bad0:	blmi	706e68 <ftello64@plt+0x704368>
    bad4:	ldmdbmi	fp, {r1, r5, r9, sl, lr}
    bad8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    badc:			; <UNDEFINED> instruction: 0xf7f66818
    bae0:	ldrb	lr, [lr, -r8, lsl #28]
    bae4:			; <UNDEFINED> instruction: 0x0001d3be
    bae8:	strdeq	r0, [r0], -r4
    baec:	andeq	sp, r1, sl, asr r8
    baf0:	andeq	sp, r1, lr, asr #16
    baf4:	andeq	sp, r1, r2, asr #16
    baf8:	andeq	sp, r1, lr, lsr #16
    bafc:	andeq	sp, r1, ip, ror #15
    bb00:	andeq	sl, r0, lr, asr #22
    bb04:	andeq	sp, r1, sl, lsr #6
    bb08:	andeq	sp, r1, r4, asr #15
    bb0c:	andeq	sp, r1, sl, lsr #15
    bb10:	strdeq	sl, [r0], -ip
    bb14:	muleq	r1, sl, r7
    bb18:	andeq	sl, r0, r4, ror #21
    bb1c:	andeq	sp, r1, ip, lsl #15
    bb20:	andeq	sl, r0, r6, asr #21
    bb24:	andeq	sp, r1, r6, ror r7
    bb28:	andeq	sp, r1, ip, ror #14
    bb2c:	andeq	sp, r1, r2, ror #14
    bb30:	andeq	sp, r1, r2, asr #14
    bb34:	andeq	sl, r0, r2, lsr sl
    bb38:	andeq	sl, r0, lr, lsl #20
    bb3c:	strdeq	sl, [r0], -r4
    bb40:	andeq	sp, r1, ip, lsr #13
    bb44:	andeq	sl, r0, r6, lsl sl
    bb48:	svcmi	0x00f0e92d
    bb4c:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    bb50:	strmi	r8, [r8], r2, lsl #22
    bb54:	addlt	r4, r5, ip, lsl r6
    bb58:			; <UNDEFINED> instruction: 0xf8dd9e10
    bb5c:	andls	sl, r3, #68	; 0x44
    bb60:	teqlt	lr, r1	; <illegal shifter operand>
    bb64:	mulls	r0, r6, r8
    bb68:	stmdbeq	r8, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    bb6c:			; <UNDEFINED> instruction: 0xf989fab9
    bb70:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    bb74:	addlt	pc, r8, #14614528	; 0xdf0000
    bb78:			; <UNDEFINED> instruction: 0xf8db44fb
    bb7c:	stmdacs	r0, {}	; <UNPREDICTABLE>
    bb80:	rschi	pc, lr, r0
    bb84:	ldc	7, cr15, [sl, #-984]	; 0xfffffc28
    bb88:	ldrbtmi	r4, [fp], #-2974	; 0xfffff462
    bb8c:	bcs	25dfc <ftello64@plt+0x232fc>
    bb90:	svccs	0x0001bf18
    bb94:	rscshi	pc, r9, r0, asr #32
    bb98:			; <UNDEFINED> instruction: 0x46494b9b
    bb9c:	andcs	r4, r0, #56, 12	; 0x3800000
    bba0:	addsvs	r4, sl, fp, ror r4
    bba4:	mrc2	7, 5, pc, cr2, cr15, {7}
    bba8:	svceq	0x0000f1b9
    bbac:	mcrcs	1, 0, sp, cr0, cr2, {2}
    bbb0:	blls	1000fc <ftello64@plt+0xfd5fc>
    bbb4:			; <UNDEFINED> instruction: 0xf0002b00
    bbb8:	blmi	fe52bfb8 <ftello64@plt+0xfe5294b8>
    bbbc:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    bbc0:			; <UNDEFINED> instruction: 0xf0402b00
    bbc4:	ldcmi	0, cr8, [r2], {164}	; 0xa4
    bbc8:	ldrtmi	r4, [r8], -r9, asr #12
    bbcc:	ldrbtmi	r9, [ip], #-3331	; 0xfffff2fd
    bbd0:	mrc2	7, 4, pc, cr12, cr15, {7}
    bbd4:	strcs	r4, [r1], -pc, lsl #17
    bbd8:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
    bbdc:	eorshi	pc, r8, #14614528	; 0xdf0000
    bbe0:	stc	7, cr15, [r4], #984	; 0x3d8
    bbe4:	blcc	89c40 <ftello64@plt+0x87140>
    bbe8:	ldrbtmi	r6, [r8], #2081	; 0x821
    bbec:	ldmiblt	r3!, {r1, r2, r5, r7, sp, lr}
    bbf0:	blcs	383c94 <ftello64@plt+0x381194>
    bbf4:	addshi	pc, sl, r0
    bbf8:			; <UNDEFINED> instruction: 0xf0002b0a
    bbfc:	stmvc	sl, {r0, r2, r3, r4, r7, pc}
    bc00:			; <UNDEFINED> instruction: 0xf14007d2
    bc04:	stmdbvs	r8, {r0, r2, r3, r7, pc}
    bc08:	addsmi	r6, r0, #9043968	; 0x8a0000
    bc0c:	addhi	pc, r8, r0, lsl #1
    bc10:	tstvs	sl, r2, asr #24
    bc14:	ldrpl	r6, [r3], #-2122	; 0xfffff7b6
    bc18:	blcc	89c74 <ftello64@plt+0x87174>
    bc1c:	blcs	1738190 <ftello64@plt+0x1735690>
    bc20:	mvnle	r6, r6, lsr #1
    bc24:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
    bc28:	stc	7, cr15, [r0], {246}	; 0xf6
    bc2c:	blcc	89c88 <ftello64@plt+0x87188>
    bc30:	blcs	25cbc <ftello64@plt+0x231bc>
    bc34:	blmi	1ec0408 <ftello64@plt+0x1ebd908>
    bc38:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    bc3c:			; <UNDEFINED> instruction: 0xf0002b00
    bc40:	andcs	r8, sl, r3, lsl #1
    bc44:	bl	fea49c24 <ftello64@plt+0xfea47124>
    bc48:	andcs	r4, r0, #120832	; 0x1d800
    bc4c:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    bc50:			; <UNDEFINED> instruction: 0xe079609a
    bc54:			; <UNDEFINED> instruction: 0xf8df3601
    bc58:	ldrbtmi	fp, [fp], #464	; 0x1d0
    bc5c:	ldrdpl	pc, [r0], -fp
    bc60:	strtmi	fp, [r9], -ip, lsr #2
    bc64:			; <UNDEFINED> instruction: 0xf7f64620
    bc68:			; <UNDEFINED> instruction: 0xf8dbec62
    bc6c:			; <UNDEFINED> instruction: 0xf1b85000
    bc70:			; <UNDEFINED> instruction: 0xf0000f00
    bc74:			; <UNDEFINED> instruction: 0xf8df809a
    bc78:			; <UNDEFINED> instruction: 0x46b381b4
    bc7c:	asrsge	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    bc80:			; <UNDEFINED> instruction: 0xf10844f8
    bc84:	ldrbtmi	r0, [sl], #788	; 0x314
    bc88:	bcc	4474b0 <ftello64@plt+0x4449b0>
    bc8c:	ldrmi	lr, [r3, #32]!
    bc90:	andcs	fp, r0, #8, 30
    bc94:			; <UNDEFINED> instruction: 0xf8d8d00b
    bc98:			; <UNDEFINED> instruction: 0xf8d80010
    bc9c:	b	140fcb4 <ftello64@plt+0x140d1b4>
    bca0:	andle	r0, r4, r1, lsl #4
    bca4:	beq	44750c <ftello64@plt+0x444a0c>
    bca8:	stc	7, cr15, [lr, #-984]!	; 0xfffffc28
    bcac:	bl	fe912ebc <ftello64@plt+0xfe9103bc>
    bcb0:	strtmi	r0, [r8], -fp, lsl #2
    bcb4:	tstls	r0, r1, lsl #2
    bcb8:			; <UNDEFINED> instruction: 0x4653495e
    bcbc:	andlt	pc, r4, sp, asr #17
    bcc0:	bleq	880d8 <ftello64@plt+0x855d8>
    bcc4:			; <UNDEFINED> instruction: 0xf7f64479
    bcc8:	blmi	1707120 <ftello64@plt+0x1704620>
    bccc:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    bcd0:	ldrbmi	r2, [r8], -sl, lsl #2
    bcd4:	stc	7, cr15, [r4, #-984]!	; 0xfffffc28
    bcd8:	stmdacs	r0, {r2, r9, sl, lr}
    bcdc:			; <UNDEFINED> instruction: 0x4629d1d7
    bce0:			; <UNDEFINED> instruction: 0xf7f64658
    bce4:	ldmdavc	r3!, {r2, r5, sl, fp, sp, lr, pc}
    bce8:			; <UNDEFINED> instruction: 0xf43f2b00
    bcec:	ldrtmi	sl, [r0], -r2, ror #30
    bcf0:	stc	7, cr15, [sl, #-984]	; 0xfffffc28
    bcf4:			; <UNDEFINED> instruction: 0xf8104430
    bcf8:	blcs	29ad04 <ftello64@plt+0x298204>
    bcfc:	svcge	0x0059f43f
    bd00:	andcs	r4, r1, #79872	; 0x13800
    bd04:	addsvs	r4, sl, fp, ror r4
    bd08:	bcs	3251c <ftello64@plt+0x2fa1c>
    bd0c:	mcrrmi	0, 6, sp, ip, cr5
    bd10:	ldrbtmi	r2, [ip], #-10
    bd14:			; <UNDEFINED> instruction: 0xf7f66821
    bd18:	movwcs	lr, #2880	; 0xb40
    bd1c:	ldrb	r6, [r2, -r3, lsr #1]
    bd20:			; <UNDEFINED> instruction: 0xf7f64618
    bd24:			; <UNDEFINED> instruction: 0xf8d8eb3a
    bd28:	ldrb	r1, [r5, -r0]!
    bd2c:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    bd30:	bl	fff49d10 <ftello64@plt+0xfff47210>
    bd34:	strb	r6, [pc, -r1, lsr #16]!
    bd38:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    bd3c:	bl	ffdc9d1c <ftello64@plt+0xffdc721c>
    bd40:	bllt	ee9df4 <ftello64@plt+0xee72f4>
    bd44:	adcvs	r6, r3, r1, lsr #16
    bd48:	eorsle	r2, lr, r5, lsl #30
    bd4c:	suble	r2, r8, r6, lsl #30
    bd50:	andlt	r4, r5, r8, lsl #12
    bd54:	blhi	c7050 <ftello64@plt+0xc4550>
    bd58:	svcmi	0x00f0e8bd
    bd5c:	blt	1ac9d3c <ftello64@plt+0x1ac723c>
    bd60:			; <UNDEFINED> instruction: 0xf04f483a
    bd64:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    bd68:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    bd6c:	ldrdeq	pc, [r0], -fp
    bd70:			; <UNDEFINED> instruction: 0xf47f2800
    bd74:	blmi	db7998 <ftello64@plt+0xdb4e98>
    bd78:	rscscs	pc, r1, #64, 4
    bd7c:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
    bd80:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    bd84:			; <UNDEFINED> instruction: 0xf7f64478
    bd88:	ldmdavs	r9, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    bd8c:			; <UNDEFINED> instruction: 0xf7f6200a
    bd90:	str	lr, [r1, -r4, lsl #22]
    bd94:	ldrtmi	r4, [r8], -r9, asr #12
    bd98:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
    bd9c:	stmdavs	r1!, {r0, r1, r2, r3, r5, fp, lr}
    bda0:			; <UNDEFINED> instruction: 0xf7f64478
    bda4:	stmdavs	r1!, {r2, r6, r7, r8, r9, fp, sp, lr, pc}
    bda8:			; <UNDEFINED> instruction: 0x4652e736
    bdac:	ldrtmi	r4, [r1], -r8, lsr #12
    bdb0:	b	fe4c9d90 <ftello64@plt+0xfe4c7290>
    bdb4:	blmi	ac5c18 <ftello64@plt+0xac3118>
    bdb8:	ldrbtmi	r2, [fp], #-3845	; 0xfffff0fb
    bdbc:	bicle	r6, r5, r9, lsl r8
    bdc0:			; <UNDEFINED> instruction: 0xb113689b
    bdc4:			; <UNDEFINED> instruction: 0xf7f6200a
    bdc8:	blmi	9c6970 <ftello64@plt+0x9c3e70>
    bdcc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    bdd0:	b	cc9db0 <ftello64@plt+0xcc72b0>
    bdd4:			; <UNDEFINED> instruction: 0xf7f62002
    bdd8:	svccs	0x0005ec86
    bddc:			; <UNDEFINED> instruction: 0xd1b56819
    bde0:	blmi	885da8 <ftello64@plt+0x8832a8>
    bde4:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    bde8:	blmi	83a2bc <ftello64@plt+0x8377bc>
    bdec:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    bdf0:	b	8c9dd0 <ftello64@plt+0x8c72d0>
    bdf4:	mrc	7, 2, APSR_nzcv, cr0, cr6, {7}
    bdf8:			; <UNDEFINED> instruction: 0xf7f6200a
    bdfc:	ldrb	lr, [r4, lr, asr #21]!
    be00:	andeq	sp, r1, ip, lsl #12
    be04:	strdeq	sp, [r1], -sl
    be08:	andeq	sp, r1, r4, ror #11
    be0c:	andeq	sp, r1, r8, asr #11
    be10:			; <UNDEFINED> instruction: 0x0001d5b6
    be14:	andeq	sl, r0, lr, asr r9
    be18:	muleq	r1, sl, r5
    be1c:	andeq	sl, r0, r6, lsl r9
    be20:	andeq	sp, r1, ip, asr #10
    be24:	andeq	sp, r1, r8, lsr r5
    be28:	andeq	sp, r1, sl, lsr #10
    be2c:	andeq	sp, r1, r4, lsl #10
    be30:	andeq	sl, r0, lr, ror r1
    be34:	andeq	sl, r0, ip, ror #16
    be38:			; <UNDEFINED> instruction: 0x0001d4b8
    be3c:	andeq	sp, r1, r0, lsl #9
    be40:	andeq	sp, r1, r2, ror r4
    be44:	andeq	sl, r0, r2, lsl r8
    be48:	andeq	sl, r0, sl, lsl #16
    be4c:	andeq	r9, r0, r2, ror #4
    be50:	andeq	sl, r0, ip, ror #17
    be54:	andeq	sl, r0, sl, lsl #15
    be58:	andeq	sl, r0, r0, lsr #15
    be5c:	muleq	r0, r8, r7
    be60:	andeq	sp, r1, sl, asr #7
    be64:			; <UNDEFINED> instruction: 0x0001d3b8
    be68:	andeq	sp, r1, r0, lsr #7
    be6c:	muleq	r1, r8, r3
    be70:	movwcs	fp, #1038	; 0x40e
    be74:	addlt	fp, r4, r0, lsr r5
    be78:	ldrd	pc, [r8], #-143	; 0xffffff71
    be7c:			; <UNDEFINED> instruction: 0xf8dfac07
    be80:	ldrmi	ip, [sl], -r8, asr #32
    be84:			; <UNDEFINED> instruction: 0xf85444fe
    be88:	tstcs	r1, r4, lsl #22
    be8c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    be90:	ldrdgt	pc, [r0], -ip
    be94:	andgt	pc, ip, sp, asr #17
    be98:	stceq	0, cr15, [r0], {79}	; 0x4f
    be9c:	strpl	lr, [r0], #-2509	; 0xfffff633
    bea0:			; <UNDEFINED> instruction: 0xf7ff9402
    bea4:	bmi	28b7f0 <ftello64@plt+0x288cf0>
    bea8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    beac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    beb0:	subsmi	r9, sl, r3, lsl #22
    beb4:	andlt	sp, r4, r4, lsl #2
    beb8:	ldrhtmi	lr, [r0], -sp
    bebc:	ldrbmi	fp, [r0, -r3]!
    bec0:	b	ffac9ea0 <ftello64@plt+0xffac73a0>
    bec4:	andeq	ip, r1, ip, asr #28
    bec8:	strdeq	r0, [r0], -r4
    becc:	andeq	ip, r1, r6, lsr #28
    bed0:	svcmi	0x00f0e92d
    bed4:			; <UNDEFINED> instruction: 0xf8df460d
    bed8:	ldrmi	r1, [r6], -r4, asr #8
    bedc:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    bee0:	ldrbtmi	fp, [r9], #-173	; 0xffffff53
    bee4:			; <UNDEFINED> instruction: 0xf8d06883
    bee8:	strmi	r8, [r4], -r0
    beec:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    bef0:			; <UNDEFINED> instruction: 0xf04f922b
    bef4:	blcs	c6fc <ftello64@plt+0x9bfc>
    bef8:	adcshi	pc, sp, r0
    befc:	svccc	0x00fff1b8
    bf00:			; <UNDEFINED> instruction: 0xf8dfd056
    bf04:	ldrbtmi	r3, [fp], #-1056	; 0xfffffbe0
    bf08:	andhi	pc, r0, r3, asr #17
    bf0c:	suble	r2, r2, r0, lsl #28
    bf10:	and	r4, r2, r7, lsr r6
    bf14:	strmi	r1, [r5], #-2623	; 0xfffff5c1
    bf18:			; <UNDEFINED> instruction: 0x463ad03d
    bf1c:	strbmi	r4, [r0], -r9, lsr #12
    bf20:	ldcl	7, cr15, [r6], #-984	; 0xfffffc28
    bf24:	ble	ffd55f2c <ftello64@plt+0xffd5342c>
    bf28:	stc	7, cr15, [r6], #-984	; 0xfffffc28
    bf2c:	blcs	125f40 <ftello64@plt+0x123440>
    bf30:	blmi	fff80304 <ftello64@plt+0xfff7d804>
    bf34:	svcvs	0x001b447b
    bf38:	stmdavs	r3!, {r0, r1, r8, r9, fp, ip, sp, pc}
    bf3c:	eorle	r3, sl, r1, lsl #6
    bf40:			; <UNDEFINED> instruction: 0xf7f62002
    bf44:			; <UNDEFINED> instruction: 0xf7f6ebbe
    bf48:			; <UNDEFINED> instruction: 0xf7f6edb6
    bf4c:			; <UNDEFINED> instruction: 0xb1a8ed86
    bf50:	ldc	7, cr15, [r2], {246}	; 0xf6
    bf54:	strmi	r7, [r5], -r3, lsr #24
    bf58:	blcs	13f68 <ftello64@plt+0x11468>
    bf5c:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    bf60:	bl	febc9f40 <ftello64@plt+0xfebc7440>
    bf64:	stmdavs	r8!, {r0, r1, r2, r9, sl, lr}
    bf68:	bl	1bc9f48 <ftello64@plt+0x1bc7448>
    bf6c:			; <UNDEFINED> instruction: 0xf10449ef
    bf70:	ldrbtmi	r0, [r9], #-528	; 0xfffffdf0
    bf74:	ldrtmi	r4, [r8], -r3, lsl #12
    bf78:	stcl	7, cr15, [r2, #-984]	; 0xfffffc28
    bf7c:	cmplt	r3, r3, ror #17
    bf80:	mcrrne	8, 2, r6, r3, cr0
    bf84:			; <UNDEFINED> instruction: 0xf7f6d007
    bf88:	blmi	ffa87600 <ftello64@plt+0xffa84b00>
    bf8c:	rscscc	pc, pc, #79	; 0x4f
    bf90:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    bf94:	bmi	ff9e4004 <ftello64@plt+0xff9e1504>
    bf98:	ldrbtmi	r4, [sl], #-3041	; 0xfffff41f
    bf9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bfa0:	subsmi	r9, sl, fp, lsr #22
    bfa4:			; <UNDEFINED> instruction: 0x81aef040
    bfa8:	eorlt	r4, sp, r0, lsr r6
    bfac:	svchi	0x00f0e8bd
    bfb0:			; <UNDEFINED> instruction: 0xf10049e1
    bfb4:	movwcs	r0, #1808	; 0x710
    bfb8:	sbcvs	r2, r3, r6, lsl #4
    bfbc:			; <UNDEFINED> instruction: 0x46384479
    bfc0:	stcl	7, cr15, [r4, #-984]!	; 0xfffffc28
    bfc4:			; <UNDEFINED> instruction: 0x7da3b910
    bfc8:	cmple	sp, r0, lsl #22
    bfcc:	andcs	r4, r9, #3588096	; 0x36c000
    bfd0:			; <UNDEFINED> instruction: 0xf1044638
    bfd4:	ldrbtmi	r0, [r9], #-2073	; 0xfffff7e7
    bfd8:	ldcl	7, cr15, [r8, #-984]	; 0xfffffc28
    bfdc:	ldrtmi	fp, [r8], r0, lsl #2
    bfe0:	mulge	r0, r8, r8
    bfe4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    bfe8:	eorsls	pc, ip, sp, lsr #17
    bfec:	svceq	0x0000f1ba
    bff0:	sbchi	pc, r9, r0, asr #32
    bff4:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
    bff8:			; <UNDEFINED> instruction: 0x47986edb
    bffc:	strmi	r7, [r0], r3, lsl #16
    c000:			; <UNDEFINED> instruction: 0xf0002800
    c004:	blcs	2c594 <ftello64@plt+0x29a94>
    c008:	addshi	pc, r8, r0
    c00c:	bl	1f49fec <ftello64@plt+0x1f474ec>
    c010:	stmdacs	sl!, {r0, r1, r2, ip, sp}^
    c014:	addshi	pc, r2, r0, lsl #4
    c018:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    c01c:	rsbcs	r4, fp, #68157440	; 0x4100000
    c020:			; <UNDEFINED> instruction: 0xf7f64618
    c024:	stmibmi	r7, {r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    c028:	ldrbtmi	r2, [r9], #-620	; 0xfffffd94
    c02c:	bl	feaca00c <ftello64@plt+0xfeac750c>
    c030:	adcge	pc, r9, sp, lsl #17
    c034:	beq	f48470 <ftello64@plt+0xf45970>
    c038:			; <UNDEFINED> instruction: 0xf7f64680
    c03c:			; <UNDEFINED> instruction: 0xf100eb66
    c040:	strbmi	r0, [r8], -r2, lsl #22
    c044:	mrscs	r2, R9_usr
    c048:	stcl	7, cr15, [lr], {246}	; 0xf6
    c04c:	movwcc	r4, #5635	; 0x1603
    c050:	rsbsle	r6, r6, r0, lsr #32
    c054:			; <UNDEFINED> instruction: 0x4651465a
    c058:	stcl	7, cr15, [r6, #-984]	; 0xfffffc28
    c05c:			; <UNDEFINED> instruction: 0xf0003001
    c060:			; <UNDEFINED> instruction: 0xf8d480c5
    c064:			; <UNDEFINED> instruction: 0xf1b88000
    c068:			; <UNDEFINED> instruction: 0xf0003fff
    c06c:	movwcs	r8, #339	; 0x153
    c070:	movwcs	r6, #4195	; 0x1063
    c074:	blmi	fed24408 <ftello64@plt+0xfed21908>
    c078:	svccc	0x00fff1b8
    c07c:			; <UNDEFINED> instruction: 0xf8c3447b
    c080:			; <UNDEFINED> instruction: 0xf43f8000
    c084:	smlsld	sl, r1, r6, pc	; <UNPREDICTABLE>
    c088:	ldmdbeq	r6, {r2, r8, ip, sp, lr, pc}
    c08c:			; <UNDEFINED> instruction: 0xf7f64648
    c090:	andcc	lr, r1, ip, lsr fp
    c094:	ldm	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c098:	stmdacs	r0, {r7, r9, sl, lr}
    c09c:	stcvc	0, cr13, [r3, #276]!	; 0x114
    c0a0:			; <UNDEFINED> instruction: 0xf0002b5b
    c0a4:	strbmi	r8, [r9], -r5, asr #1
    c0a8:	b	1dca088 <ftello64@plt+0x1dc7588>
    c0ac:			; <UNDEFINED> instruction: 0x4640213a
    c0b0:	bl	dca090 <ftello64@plt+0xdc7590>
    c0b4:	eorsle	r2, fp, r0, lsl #16
    c0b8:			; <UNDEFINED> instruction: 0xf1007843
    c0bc:	blcc	c0e4c8 <ftello64@plt+0xc0b9c8>
    c0c0:	bcs	278c30 <ftello64@plt+0x276130>
    c0c4:			; <UNDEFINED> instruction: 0xf04fd834
    c0c8:	and	r0, r4, sl, lsl #28
    c0cc:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
    c0d0:	svccc	0x0080f5b3
    c0d4:			; <UNDEFINED> instruction: 0xf819d22c
    c0d8:			; <UNDEFINED> instruction: 0xf1a11f01
    c0dc:	blx	17cc9a4 <ftello64@plt+0x17c9ea4>
    c0e0:			; <UNDEFINED> instruction: 0xf1bcfc82
    c0e4:	ldmible	r1!, {r0, r3, r8, r9, sl, fp}^
    c0e8:	svclt	0x00183900
    c0ec:	blcs	144f8 <ftello64@plt+0x119f8>
    c0f0:	tstcs	r1, r8, lsl #30
    c0f4:	blt	16fa880 <ftello64@plt+0x16f7d80>
    c0f8:	andscc	pc, r2, sp, lsr #17
    c0fc:			; <UNDEFINED> instruction: 0xf04fab05
    c100:			; <UNDEFINED> instruction: 0xf10d0c02
    c104:	usatmi	r0, #1, r0, lsl #20
    c108:			; <UNDEFINED> instruction: 0xf04f461a
    c10c:	andvc	r0, r1, r0, lsl fp
    c110:	stmib	sp, {r0, r2, r8, ip, pc}^
    c114:			; <UNDEFINED> instruction: 0xf8ad1106
    c118:			; <UNDEFINED> instruction: 0x4641c010
    c11c:			; <UNDEFINED> instruction: 0xf7f64648
    c120:	stmdacs	r1, {r1, r3, r4, r6, r8, fp, sp, lr, pc}
    c124:			; <UNDEFINED> instruction: 0xf0004640
    c128:			; <UNDEFINED> instruction: 0xf7f680ef
    c12c:	and	lr, r5, r0, lsl #19
    c130:			; <UNDEFINED> instruction: 0xf7f62016
    c134:			; <UNDEFINED> instruction: 0x4640ebf8
    c138:	ldmdb	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c13c:	mvnscc	pc, #79	; 0x4f
    c140:	blmi	fe0a41d4 <ftello64@plt+0xfe0a16d4>
    c144:	ldrbtmi	r6, [fp], #-2146	; 0xfffff79e
    c148:	bcs	27dbc <ftello64@plt+0x252bc>
    c14c:	adcshi	pc, r8, r0, asr #32
    c150:			; <UNDEFINED> instruction: 0xf8d4b393
    c154:			; <UNDEFINED> instruction: 0xf1b88000
    c158:	strdle	r3, [r8, pc]
    c15c:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
    c160:	andhi	pc, r0, r3, asr #17
    c164:			; <UNDEFINED> instruction: 0xf7f6e6e5
    c168:	stmdavs	r2!, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
    c16c:	strmi	r9, [r7], -r3, lsl #4
    c170:			; <UNDEFINED> instruction: 0xf7f66828
    c174:	ldmdbmi	r7!, {r1, r3, r5, r6, r9, fp, sp, lr, pc}^
    c178:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    c17c:	ldrtmi	r4, [r8], -r3, lsl #12
    c180:	ldc	7, cr15, [lr], #-984	; 0xfffffc28
    c184:			; <UNDEFINED> instruction: 0x4640e6fa
    c188:	b	fefca168 <ftello64@plt+0xfefc7668>
    c18c:	ldmle	r5, {r1, r3, r5, r6, fp, sp}^
    c190:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    c194:	rsbcs	r4, fp, #68157440	; 0x4100000
    c198:			; <UNDEFINED> instruction: 0x81bcf8df
    c19c:			; <UNDEFINED> instruction: 0xf10d4618
    c1a0:			; <UNDEFINED> instruction: 0xf7f60a3c
    c1a4:	movwcs	lr, #2840	; 0xb18
    c1a8:	adccc	pc, r9, sp, lsl #17
    c1ac:	b	feb4a18c <ftello64@plt+0xfeb4768c>
    c1b0:			; <UNDEFINED> instruction: 0xf10044f8
    c1b4:	strb	r0, [r4, -r2, lsl #22]
    c1b8:			; <UNDEFINED> instruction: 0xf7f62002
    c1bc:			; <UNDEFINED> instruction: 0xf7f6ea82
    c1c0:			; <UNDEFINED> instruction: 0xf7f6ec7a
    c1c4:	stmdacs	r0, {r1, r3, r6, sl, fp, sp, lr, pc}
    c1c8:	svcge	0x004bf43f
    c1cc:			; <UNDEFINED> instruction: 0xf7f62002
    c1d0:			; <UNDEFINED> instruction: 0x4607ea78
    c1d4:	b	ff44a1b4 <ftello64@plt+0xff4476b4>
    c1d8:			; <UNDEFINED> instruction: 0xf7f66800
    c1dc:	ldmdbmi	pc, {r1, r2, r4, r5, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    c1e0:			; <UNDEFINED> instruction: 0x46024479
    c1e4:			; <UNDEFINED> instruction: 0xf7f64638
    c1e8:	ldr	lr, [sl, -ip, lsl #24]!
    c1ec:	stmdavs	r2!, {r2, r3, r4, r6, r8, r9, fp, lr}^
    c1f0:	svcvs	0x001b447b
    c1f4:	rsble	r4, r9, r3, lsl r3
    c1f8:			; <UNDEFINED> instruction: 0xf7f66820
    c1fc:	blmi	168738c <ftello64@plt+0x168488c>
    c200:	rscscc	pc, pc, #79	; 0x4f
    c204:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    c208:	blcs	27e7c <ftello64@plt+0x2537c>
    c20c:	stmdavs	r3!, {r1, r3, r4, r6, r8, ip, lr, pc}^
    c210:	movwcs	fp, #6411	; 0x190b
    c214:	bmi	15243a8 <ftello64@plt+0x15218a8>
    c218:	mvnscc	pc, pc, asr #32
    c21c:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
    c220:	ldrbtmi	r6, [fp], #-33	; 0xffffffdf
    c224:	andsvs	r6, r9, r2, lsl pc
    c228:			; <UNDEFINED> instruction: 0xf47f2a00
    c22c:	ldrt	sl, [r2], r7, lsr #29
    c230:	tsteq	r7, r4, lsl #2	; <UNPREDICTABLE>
    c234:	ldmib	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c238:			; <UNDEFINED> instruction: 0x4640215d
    c23c:	b	1c4a21c <ftello64@plt+0x1c4771c>
    c240:			; <UNDEFINED> instruction: 0xf43f2800
    c244:	stmdavc	r3, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    c248:			; <UNDEFINED> instruction: 0xf47f2b3a
    c24c:	stmvc	r3, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    c250:	stmdbeq	r2, {r8, ip, sp, lr, pc}
    c254:	sbcslt	r3, sl, #48, 22	; 0xc000
    c258:			; <UNDEFINED> instruction: 0xf63f2a09
    c25c:			; <UNDEFINED> instruction: 0xf04faf69
    c260:	and	r0, r5, sl, lsl #28
    c264:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
    c268:	svccc	0x0080f5b3
    c26c:	svcge	0x0060f4bf
    c270:	svcne	0x0001f819
    c274:	eorseq	pc, r0, #1073741864	; 0x40000028
    c278:	stc2	10, cr15, [r2], {95}	; 0x5f	; <UNPREDICTABLE>
    c27c:	svceq	0x0009f1bc
    c280:	blx	fed02a48 <ftello64@plt+0xfecfff48>
    c284:	ldmdbeq	r2, {r0, r1, r7, r9, ip, sp, lr, pc}^
    c288:	svclt	0x000c2900
    c28c:	tstcs	r1, r1, lsl r6
    c290:			; <UNDEFINED> instruction: 0xf47f2900
    c294:			; <UNDEFINED> instruction: 0xf04faf4d
    c298:	blt	16cf2c8 <ftello64@plt+0x16cc7c8>
    c29c:	beq	8486d8 <ftello64@plt+0x845bd8>
    c2a0:	strbtmi	sl, [r1], sl, lsl #20
    c2a4:	bleq	7483e8 <ftello64@plt+0x7458e8>
    c2a8:			; <UNDEFINED> instruction: 0xf8ad7001
    c2ac:	tstls	r9, r2, lsr #32
    c2b0:	smlabtne	sl, sp, r9, lr
    c2b4:	smlabtne	ip, sp, r9, lr
    c2b8:			; <UNDEFINED> instruction: 0xf8ad910e
    c2bc:	str	ip, [ip, -r0, lsr #32]!
    c2c0:	adcle	r2, r8, r0, lsl #22
    c2c4:	ldrdhi	pc, [r0], -r4
    c2c8:	mrcle	6, 7, lr, cr15, cr5, {6}
    c2cc:			; <UNDEFINED> instruction: 0xf7f62002
    c2d0:			; <UNDEFINED> instruction: 0xf7f6e9f8
    c2d4:			; <UNDEFINED> instruction: 0xf7f6ebf0
    c2d8:	stmdacs	r0, {r6, r7, r8, r9, fp, sp, lr, pc}
    c2dc:	andcs	sp, r2, ip, lsl #1
    c2e0:	stmib	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c2e4:			; <UNDEFINED> instruction: 0xf7f64681
    c2e8:	stmdavs	r0, {r3, r6, r9, fp, sp, lr, pc}
    c2ec:	stmib	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c2f0:			; <UNDEFINED> instruction: 0x4643491f
    c2f4:			; <UNDEFINED> instruction: 0x46024479
    c2f8:	andls	r4, r0, #72, 12	; 0x4800000
    c2fc:			; <UNDEFINED> instruction: 0xf7f6463a
    c300:	ldrb	lr, [r9, -r0, lsl #23]!
    c304:	stmia	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c308:	ldrdhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    c30c:			; <UNDEFINED> instruction: 0xf7f644f8
    c310:	ldr	lr, [r6], lr, lsl #17
    c314:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    c318:			; <UNDEFINED> instruction: 0xe7766f1b
    c31c:	andeq	ip, r1, lr, ror #27
    c320:	strdeq	r0, [r0], -r4
    c324:	andeq	sp, r1, lr, asr r2
    c328:	andeq	sp, r1, r0, asr r2
    c32c:	andeq	sl, r0, sl, lsr #12
    c330:	ldrdeq	sp, [r1], -r2
    c334:	andeq	ip, r1, r6, lsr sp
    c338:			; <UNDEFINED> instruction: 0x0000a4bc
    c33c:	andeq	sl, r0, lr, lsr #9
    c340:	andeq	sp, r1, lr, lsl #3
    c344:	andeq	sl, r0, lr, lsl r5
    c348:	andeq	sp, r1, r8, ror #1
    c34c:	andeq	sp, r1, lr, lsr r0
    c350:	andeq	sp, r1, r6
    c354:	andeq	sl, r0, lr, lsr r4
    c358:	andeq	r9, r0, r4, asr ip
    c35c:	andeq	sl, r0, r0, ror r3
    c360:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    c364:	andeq	ip, r1, lr, ror pc
    c368:	andeq	ip, r1, r6, ror #30
    c36c:	andeq	ip, r1, r2, asr #30
    c370:	andeq	sl, r0, r8, lsl #5
    c374:	strdeq	r9, [r0], -r8
    c378:	andeq	ip, r1, lr, ror #28
    c37c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    c380:	tstlt	r8, sl, asr pc
    c384:	ldrbvs	r2, [r9, -r0, lsl #2]
    c388:			; <UNDEFINED> instruction: 0x47704610
    c38c:	andeq	ip, r1, r6, lsl #28
    c390:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
    c394:	movwcc	r6, #8019	; 0x1f53
    c398:			; <UNDEFINED> instruction: 0x47706753
    c39c:	strdeq	ip, [r1], -r2
    c3a0:			; <UNDEFINED> instruction: 0xf04fb118
    c3a4:			; <UNDEFINED> instruction: 0xf7ff31ff
    c3a8:	stmdami	r3, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    c3ac:	mvnscc	pc, pc, asr #32
    c3b0:			; <UNDEFINED> instruction: 0xf7ff4478
    c3b4:	svclt	0x0000b9f5
    c3b8:	andeq	r8, r0, r8, lsl ip
    c3bc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    c3c0:			; <UNDEFINED> instruction: 0x477066d8
    c3c4:	andeq	ip, r1, r6, asr #27
    c3c8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    c3cc:			; <UNDEFINED> instruction: 0x47706698
    c3d0:			; <UNDEFINED> instruction: 0x0001cdba
    c3d4:			; <UNDEFINED> instruction: 0x460cb538
    c3d8:	stfmid	f3, [sp, #-320]	; 0xfffffec0
    c3dc:	subcs	r4, pc, #1048576	; 0x100000
    c3e0:			; <UNDEFINED> instruction: 0xf105447d
    c3e4:			; <UNDEFINED> instruction: 0xf7f60014
    c3e8:	movwcs	lr, #2550	; 0x9f6
    c3ec:	rsbcc	pc, r3, r5, lsl #17
    c3f0:			; <UNDEFINED> instruction: 0xf0044b08
    c3f4:			; <UNDEFINED> instruction: 0xf0040001
    c3f8:			; <UNDEFINED> instruction: 0xf0040102
    c3fc:	ldrbtmi	r0, [fp], #-516	; 0xfffffdfc
    c400:	strvc	pc, [r0], #1028	; 0x404
    c404:	andne	lr, r3, r3, asr #19
    c408:			; <UNDEFINED> instruction: 0x671c665a
    c40c:	svclt	0x0000bd38
    c410:	andeq	ip, r1, r4, lsr #27
    c414:	andeq	ip, r1, r6, lsl #27
    c418:	blmi	438b80 <ftello64@plt+0x436080>
    c41c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    c420:	blcc	15034 <ftello64@plt+0x12534>
    c424:	movwcs	fp, #7960	; 0x1f18
    c428:	tstlt	r2, r3
    c42c:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    c430:	blmi	2e4444 <ftello64@plt+0x2e1944>
    c434:	mrcvs	4, 2, r4, cr11, cr11, {3}
    c438:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
    c43c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    c440:	blmi	224454 <ftello64@plt+0x221954>
    c444:	svcvs	0x001b447b
    c448:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
    c44c:	orrvc	pc, r0, #1124073472	; 0x43000000
    c450:	stmdami	r5, {r0, r1, sp, lr}
    c454:	andscc	r4, r4, r8, ror r4
    c458:	svclt	0x00004770
    c45c:	andeq	ip, r1, r8, ror #26
    c460:	andeq	ip, r1, r0, asr sp
    c464:	andeq	ip, r1, r0, asr #26
    c468:	andeq	ip, r1, r0, lsr sp
    c46c:	ldrlt	r4, [r0, #-2829]	; 0xfffff4f3
    c470:			; <UNDEFINED> instruction: 0x4604447b
    c474:	cmplt	r0, r8, lsl r8
    c478:	bl	74a458 <ftello64@plt+0x747958>
    c47c:	svclt	0x00181c43
    c480:	adcmi	r2, r0, #67108864	; 0x4000000
    c484:	movwcs	fp, #3864	; 0xf18
    c488:	blmi	1fa9bc <ftello64@plt+0x1f7ebc>
    c48c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    c490:	svclt	0x00181c58
    c494:	adcmi	r2, r3, #1
    c498:	andcs	fp, r0, r8, lsl pc
    c49c:	andcs	fp, r1, r0, lsl sp
    c4a0:	svclt	0x0000bd10
    c4a4:	andeq	ip, r1, r4, lsl sp
    c4a8:	ldrdeq	ip, [r1], -r8
    c4ac:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    c4b0:	tstlt	r8, r8, lsl r8
    c4b4:	blt	fff4a494 <ftello64@plt+0xfff47994>
    c4b8:	rscscc	pc, pc, pc, asr #32
    c4bc:	svclt	0x00004770
    c4c0:	ldrdeq	ip, [r1], -r6
    c4c4:	cfstr32mi	mvfx11, [ip], {16}
    c4c8:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    c4cc:	ldfltd	f3, [r0, #-0]
    c4d0:			; <UNDEFINED> instruction: 0xf04f480a
    c4d4:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    c4d8:			; <UNDEFINED> instruction: 0xf962f7ff
    c4dc:	stmdacs	r0, {r5, fp, sp, lr}
    c4e0:	blmi	200cbc <ftello64@plt+0x1fe1bc>
    c4e4:	eorvc	pc, r8, #1325400064	; 0x4f000000
    c4e8:	stmdami	r7, {r1, r2, r8, fp, lr}
    c4ec:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    c4f0:	ldrbtmi	r3, [r8], #-776	; 0xfffffcf8
    c4f4:	b	fffca4d4 <ftello64@plt+0xfffc79d4>
    c4f8:			; <UNDEFINED> instruction: 0x0001ccbc
    c4fc:	strdeq	r8, [r0], -r2
    c500:	andeq	sl, r0, r0, lsl #3
    c504:	andeq	sl, r0, lr, lsl r0
    c508:	andeq	sl, r0, r2, lsr r0
    c50c:	movwcs	fp, #1038	; 0x40e
    c510:	addlt	fp, r4, r0, lsr r5
    c514:	ldrd	pc, [r8], #-143	; 0xffffff71
    c518:			; <UNDEFINED> instruction: 0xf8dfac07
    c51c:	ldrmi	ip, [sl], -r8, asr #32
    c520:			; <UNDEFINED> instruction: 0xf85444fe
    c524:	ldrmi	r5, [r9], -r4, lsl #22
    c528:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    c52c:	ldrdgt	pc, [r0], -ip
    c530:	andgt	pc, ip, sp, asr #17
    c534:	stceq	0, cr15, [r0], {79}	; 0x4f
    c538:	strpl	lr, [r0], #-2509	; 0xfffff633
    c53c:			; <UNDEFINED> instruction: 0xf7ff9402
    c540:	bmi	28b154 <ftello64@plt+0x288654>
    c544:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    c548:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c54c:	subsmi	r9, sl, r3, lsl #22
    c550:	andlt	sp, r4, r4, lsl #2
    c554:	ldrhtmi	lr, [r0], -sp
    c558:	ldrbmi	fp, [r0, -r3]!
    c55c:	svc	0x009cf7f5
    c560:			; <UNDEFINED> instruction: 0x0001c7b0
    c564:	strdeq	r0, [r0], -r4
    c568:	andeq	ip, r1, sl, lsl #15
    c56c:	addlt	fp, r3, r0, lsl #10
    c570:	stmib	sp, {r8, r9, sp}^
    c574:	ldrmi	r1, [sl], -r0, lsl #4
    c578:			; <UNDEFINED> instruction: 0xf7ff4619
    c57c:	andlt	pc, r3, r5, ror #21
    c580:	blx	14a6fe <ftello64@plt+0x147bfe>
    c584:	addlt	fp, r3, r0, lsr r5
    c588:			; <UNDEFINED> instruction: 0x460c4615
    c58c:	movwls	r2, #4608	; 0x1200
    c590:			; <UNDEFINED> instruction: 0x46234611
    c594:			; <UNDEFINED> instruction: 0xf7ff9500
    c598:	ldrdlt	pc, [r3], -r7
    c59c:	svclt	0x0000bd30
    c5a0:	svclt	0x0000e466
    c5a4:	movwcs	fp, #1039	; 0x40f
    c5a8:	addlt	fp, r5, r0, lsr r5
    c5ac:	ldrd	pc, [ip], #-143	; 0xffffff71
    c5b0:			; <UNDEFINED> instruction: 0xf8dfac08
    c5b4:	ldrmi	ip, [sl], -ip, asr #32
    c5b8:			; <UNDEFINED> instruction: 0xf85444fe
    c5bc:	ldrmi	r5, [r9], -r4, lsl #22
    c5c0:			; <UNDEFINED> instruction: 0xf85e2002
    c5c4:			; <UNDEFINED> instruction: 0xf8dcc00c
    c5c8:			; <UNDEFINED> instruction: 0xf8cdc000
    c5cc:			; <UNDEFINED> instruction: 0xf04fc00c
    c5d0:	stmib	sp, {sl, fp}^
    c5d4:	strls	r5, [r2], #-1024	; 0xfffffc00
    c5d8:	blx	fedca5dc <ftello64@plt+0xfedc7adc>
    c5dc:	blmi	21ee08 <ftello64@plt+0x21c308>
    c5e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c5e4:	blls	e6654 <ftello64@plt+0xe3b54>
    c5e8:	qaddle	r4, sl, r4
    c5ec:	pop	{r0, r2, ip, sp, pc}
    c5f0:	andlt	r4, r4, r0, lsr r0
    c5f4:			; <UNDEFINED> instruction: 0xf7f54770
    c5f8:	svclt	0x0000ef50
    c5fc:	andeq	ip, r1, r8, lsl r7
    c600:	strdeq	r0, [r0], -r4
    c604:	strdeq	ip, [r1], -r0
    c608:	movwcs	fp, #1039	; 0x40f
    c60c:	addlt	fp, r5, r0, lsr r5
    c610:	ldrsb	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    c614:			; <UNDEFINED> instruction: 0xf8dfac08
    c618:			; <UNDEFINED> instruction: 0x461ac05c
    c61c:			; <UNDEFINED> instruction: 0xf85444fe
    c620:	ldrmi	r5, [r9], -r4, lsl #22
    c624:			; <UNDEFINED> instruction: 0xf85e2004
    c628:			; <UNDEFINED> instruction: 0xf8dcc00c
    c62c:			; <UNDEFINED> instruction: 0xf8cdc000
    c630:			; <UNDEFINED> instruction: 0xf04fc00c
    c634:	stmib	sp, {sl, fp}^
    c638:	strls	r5, [r2], #-1024	; 0xfffffc00
    c63c:	blx	fe14a640 <ftello64@plt+0xfe147b40>
    c640:	vpmax.s8	d20, d7, d13
    c644:	ldrbtmi	r5, [sl], #-303	; 0xfffffed1
    c648:	addmi	r6, fp, #332	; 0x14c
    c64c:	movwcc	fp, #8156	; 0x1fdc
    c650:	bmi	2a63a4 <ftello64@plt+0x2a38a4>
    c654:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    c658:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c65c:	subsmi	r9, sl, r3, lsl #22
    c660:	andlt	sp, r5, r4, lsl #2
    c664:	ldrhtmi	lr, [r0], -sp
    c668:	ldrbmi	fp, [r0, -r4]!
    c66c:	svc	0x0014f7f5
    c670:			; <UNDEFINED> instruction: 0x0001c6b4
    c674:	strdeq	r0, [r0], -r4
    c678:	andeq	ip, r1, lr, lsr fp
    c67c:	andeq	ip, r1, sl, ror r6
    c680:	movwcs	fp, #1039	; 0x40f
    c684:	addlt	fp, r5, r0, lsl #10
    c688:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
    c68c:			; <UNDEFINED> instruction: 0xf8dfac06
    c690:			; <UNDEFINED> instruction: 0x461ac030
    c694:			; <UNDEFINED> instruction: 0xf85444fe
    c698:	ldrmi	r5, [r9], -r4, lsl #22
    c69c:			; <UNDEFINED> instruction: 0xf85e2005
    c6a0:			; <UNDEFINED> instruction: 0xf8dcc00c
    c6a4:			; <UNDEFINED> instruction: 0xf8cdc000
    c6a8:			; <UNDEFINED> instruction: 0xf04fc00c
    c6ac:	stmib	sp, {sl, fp}^
    c6b0:	strls	r5, [r2], #-1024	; 0xfffffc00
    c6b4:	blx	124a6b8 <ftello64@plt+0x1247bb8>
    c6b8:	stmib	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c6bc:	andeq	ip, r1, ip, lsr r6
    c6c0:	strdeq	r0, [r0], -r4
    c6c4:			; <UNDEFINED> instruction: 0x4604b510
    c6c8:	stc2l	0, cr15, [lr], #-4
    c6cc:	strtmi	fp, [r1], -r8, lsr #2
    c6d0:	ldmfd	sp!, {sp}
    c6d4:			; <UNDEFINED> instruction: 0xf7ff4010
    c6d8:			; <UNDEFINED> instruction: 0xf7f6b863
    c6dc:	stmdavs	r0, {r1, r2, r3, r6, fp, sp, lr, pc}
    c6e0:	svc	0x00b2f7f5
    c6e4:	stmdami	r2, {r0, r9, sl, lr}
    c6e8:			; <UNDEFINED> instruction: 0xf7ff4478
    c6ec:	svclt	0x0000ffc9
    c6f0:	strdeq	r9, [r0], -ip
    c6f4:	movwcs	fp, #1039	; 0x40f
    c6f8:	addlt	fp, r5, r0, lsl #10
    c6fc:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
    c700:			; <UNDEFINED> instruction: 0xf8dfac06
    c704:			; <UNDEFINED> instruction: 0x461ac030
    c708:			; <UNDEFINED> instruction: 0xf85444fe
    c70c:	ldrmi	r5, [r9], -r4, lsl #22
    c710:			; <UNDEFINED> instruction: 0xf85e2006
    c714:			; <UNDEFINED> instruction: 0xf8dcc00c
    c718:			; <UNDEFINED> instruction: 0xf8cdc000
    c71c:			; <UNDEFINED> instruction: 0xf04fc00c
    c720:	stmib	sp, {sl, fp}^
    c724:	strls	r5, [r2], #-1024	; 0xfffffc00
    c728:	blx	3ca72c <ftello64@plt+0x3c7c2c>
    c72c:	ldmib	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c730:	andeq	ip, r1, r8, asr #11
    c734:	strdeq	r0, [r0], -r4
    c738:	movwcs	fp, #1039	; 0x40f
    c73c:	addlt	fp, r5, r0, lsr r5
    c740:	ldrd	pc, [ip], #-143	; 0xffffff71
    c744:			; <UNDEFINED> instruction: 0xf8dfac08
    c748:	ldrmi	ip, [sl], -ip, asr #32
    c74c:			; <UNDEFINED> instruction: 0xf85444fe
    c750:	ldrmi	r5, [r9], -r4, lsl #22
    c754:			; <UNDEFINED> instruction: 0xf85e2007
    c758:			; <UNDEFINED> instruction: 0xf8dcc00c
    c75c:			; <UNDEFINED> instruction: 0xf8cdc000
    c760:			; <UNDEFINED> instruction: 0xf04fc00c
    c764:	stmib	sp, {sl, fp}^
    c768:	strls	r5, [r2], #-1024	; 0xfffffc00
    c76c:			; <UNDEFINED> instruction: 0xf9ecf7ff
    c770:	blmi	21ef9c <ftello64@plt+0x21c49c>
    c774:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c778:	blls	e67e8 <ftello64@plt+0xe3ce8>
    c77c:	qaddle	r4, sl, r4
    c780:	pop	{r0, r2, ip, sp, pc}
    c784:	andlt	r4, r4, r0, lsr r0
    c788:			; <UNDEFINED> instruction: 0xf7f54770
    c78c:	svclt	0x0000ee86
    c790:	andeq	ip, r1, r4, lsl #11
    c794:	strdeq	r0, [r0], -r4
    c798:	andeq	ip, r1, ip, asr r5
    c79c:	movwcs	fp, #1038	; 0x40e
    c7a0:	addlt	fp, r4, r0, lsr r5
    c7a4:	ldrd	pc, [ip], #-143	; 0xffffff71
    c7a8:			; <UNDEFINED> instruction: 0xf8dfac07
    c7ac:	strmi	ip, [r2], -ip, asr #32
    c7b0:			; <UNDEFINED> instruction: 0xf85444fe
    c7b4:	ldrmi	r5, [r9], -r4, lsl #22
    c7b8:			; <UNDEFINED> instruction: 0xf85e2007
    c7bc:			; <UNDEFINED> instruction: 0xf8dcc00c
    c7c0:			; <UNDEFINED> instruction: 0xf8cdc000
    c7c4:			; <UNDEFINED> instruction: 0xf04fc00c
    c7c8:	stmib	sp, {sl, fp}^
    c7cc:	strls	r5, [r2], #-1024	; 0xfffffc00
    c7d0:			; <UNDEFINED> instruction: 0xf9baf7ff
    c7d4:	blmi	21f000 <ftello64@plt+0x21c500>
    c7d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c7dc:	blls	e684c <ftello64@plt+0xe3d4c>
    c7e0:	qaddle	r4, sl, r4
    c7e4:	pop	{r2, ip, sp, pc}
    c7e8:	andlt	r4, r3, r0, lsr r0
    c7ec:			; <UNDEFINED> instruction: 0xf7f54770
    c7f0:	svclt	0x0000ee54
    c7f4:	andeq	ip, r1, r0, lsr #10
    c7f8:	strdeq	r0, [r0], -r4
    c7fc:	strdeq	ip, [r1], -r8
    c800:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    c804:	ldrbtmi	fp, [ip], #1039	; 0x40f
    c808:	addlt	fp, r5, r0, lsr r5
    c80c:	stcge	8, cr4, [r8], {18}
    c810:			; <UNDEFINED> instruction: 0xf8542300
    c814:	ldrmi	r5, [sl], -r4, lsl #22
    c818:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    c81c:	stmdavs	r0, {r0, r3, r4, r9, sl, lr}
    c820:			; <UNDEFINED> instruction: 0xf04f9003
    c824:	bne	ffa0c82c <ftello64@plt+0xffa09d2c>
    c828:	strpl	lr, [r0], #-2509	; 0xfffff633
    c82c:	andcs	fp, r1, r8, lsl pc
    c830:			; <UNDEFINED> instruction: 0xf7ff9402
    c834:	bmi	28ae60 <ftello64@plt+0x288360>
    c838:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    c83c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c840:	subsmi	r9, sl, r3, lsl #22
    c844:	andlt	sp, r5, r4, lsl #2
    c848:	ldrhtmi	lr, [r0], -sp
    c84c:	ldrbmi	fp, [r0, -r4]!
    c850:	mcr	7, 1, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
    c854:	andeq	ip, r1, sl, asr #9
    c858:	strdeq	r0, [r0], -r4
    c85c:	muleq	r1, r6, r4
    c860:	andcs	r2, r1, r0, lsl #2
    c864:	bllt	14a868 <ftello64@plt+0x147d68>
    c868:			; <UNDEFINED> instruction: 0x460cb5f8
    c86c:			; <UNDEFINED> instruction: 0x46054616
    c870:	stmdavc	r3, {r6, r8, r9, ip, sp, pc}
    c874:	stmdblt	lr!, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    c878:	pop	{r0, r3, r4, fp, lr}
    c87c:	ldrbtmi	r4, [r8], #-248	; 0xffffff08
    c880:	svclt	0x00bef7ff
    c884:			; <UNDEFINED> instruction: 0xf8144817
    c888:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
    c88c:			; <UNDEFINED> instruction: 0xffb8f7ff
    c890:			; <UNDEFINED> instruction: 0xf1a62e01
    c894:	rscle	r0, pc, r2, lsl #6
    c898:	mrrcne	15, 1, r4, lr, cr3
    c89c:	ldrbtmi	r4, [pc], #-1062	; c8a4 <ftello64@plt+0x9da4>
    c8a0:	blne	8a8f8 <ftello64@plt+0x87df8>
    c8a4:			; <UNDEFINED> instruction: 0xf7ff4638
    c8a8:	adcsmi	pc, r4, #684	; 0x2ac
    c8ac:	stfcsd	f5, [r0, #-992]	; 0xfffffc20
    c8b0:	ldfltp	f5, [r8, #904]!	; 0x388
    c8b4:	stmdami	sp, {r0, r9, sl, lr}
    c8b8:			; <UNDEFINED> instruction: 0xf7ff4478
    c8bc:	mcrcs	15, 0, pc, cr0, cr13, {1}	; <UNPREDICTABLE>
    c8c0:			; <UNDEFINED> instruction: 0xe7dfd0da
    c8c4:	rscsle	r2, r4, r0, lsl #20
    c8c8:			; <UNDEFINED> instruction: 0xf8144809
    c8cc:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
    c8d0:			; <UNDEFINED> instruction: 0xff96f7ff
    c8d4:			; <UNDEFINED> instruction: 0xf1a62e01
    c8d8:	bicsle	r0, sp, r2, lsl #6
    c8dc:	svclt	0x0000bdf8
    c8e0:	andeq	sl, r0, sl, lsr lr
    c8e4:	andeq	r8, r0, r6, lsr #11
    c8e8:	muleq	r0, sl, r4
    c8ec:	andeq	r9, r0, r8, asr #26
    c8f0:	andeq	r8, r0, r2, ror #10
    c8f4:	stmdami	r2, {r0, r9, sl, lr}
    c8f8:			; <UNDEFINED> instruction: 0xf7ff4478
    c8fc:	svclt	0x0000bf1d
    c900:	andeq	r9, r0, ip, lsl #26
    c904:	strmi	fp, [fp], -r0, lsl #10
    c908:	stmdbmi	r5, {r0, r1, r7, ip, sp, pc}
    c90c:			; <UNDEFINED> instruction: 0x46024614
    c910:	andcs	r4, r6, r9, ror r4
    c914:			; <UNDEFINED> instruction: 0xf7ff9400
    c918:			; <UNDEFINED> instruction: 0xf7f6fdf9
    c91c:	svclt	0x0000e8be
    c920:	andeq	r9, r0, r4, lsl sp
    c924:	addlt	fp, r3, r0, lsl #10
    c928:	andne	lr, r0, #3358720	; 0x334000
    c92c:	stmdbmi	r3, {r1, r9, sl, lr}
    c930:	ldrbtmi	r2, [r9], #-6
    c934:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    c938:	stmia	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c93c:	andeq	r9, r0, r2, lsl sp
    c940:	blmi	ff25f468 <ftello64@plt+0xff25c968>
    c944:	push	{r1, r3, r4, r5, r6, sl, lr}
    c948:			; <UNDEFINED> instruction: 0xf5ad4ff0
    c94c:	ldmpl	r3, {r0, r1, r2, r8, sl, fp, ip, sp, lr}^
    c950:	strmi	r4, [r5], -lr, lsl #12
    c954:	stmdavc	r1, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    c958:	orrls	r6, r5, #1769472	; 0x1b0000
    c95c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c960:	mrc	7, 5, APSR_nzcv, cr10, cr5, {7}
    c964:	tstcs	r0, r1, asr #21
    c968:	ldreq	pc, [sp, sp, lsl #2]!
    c96c:			; <UNDEFINED> instruction: 0x4603447a
    c970:			; <UNDEFINED> instruction: 0xf7f54640
    c974:	ldmdage	pc, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    c978:	stc	7, cr15, [r0, #980]	; 0x3d4
    c97c:	svcmi	0x00bcb108
    c980:			; <UNDEFINED> instruction: 0x212f447f
    c984:			; <UNDEFINED> instruction: 0xf7f54630
    c988:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    c98c:	sbcshi	pc, r0, r0
    c990:	beq	1c7818 <ftello64@plt+0x1c4d18>
    c994:	ldrbmi	r9, [r4], -r3, lsl #12
    c998:	sbcslt	pc, r8, #14614528	; 0xdf0000
    c99c:	ldrbtmi	r4, [fp], #1592	; 0x638
    c9a0:	ldrdcs	pc, [r0], -fp
    c9a4:	andpl	pc, r0, fp, asr #17
    c9a8:			; <UNDEFINED> instruction: 0xf7f5602a
    c9ac:	strmi	lr, [r4], #-3758	; 0xfffff152
    c9b0:	eorseq	pc, r0, r4, lsl #2
    c9b4:			; <UNDEFINED> instruction: 0xf7f5342f
    c9b8:	strmi	lr, [r1], ip, asr #24
    c9bc:	stmdacs	r0, {r3, r5, r8, sp, lr}
    c9c0:	mrshi	pc, (UNDEF: 73)	; <UNPREDICTABLE>
    c9c4:			; <UNDEFINED> instruction: 0xf7f54638
    c9c8:	bls	108450 <ftello64@plt+0x105950>
    c9cc:	ldrbmi	r9, [r3], -r1, lsl #10
    c9d0:			; <UNDEFINED> instruction: 0x61a84621
    c9d4:	andls	r4, r0, #72, 12	; 0x4800000
    c9d8:	ldrbtmi	r4, [sl], #-2727	; 0xfffff559
    c9dc:	svc	0x0064f7f5
    c9e0:			; <UNDEFINED> instruction: 0x9010f8d5
    c9e4:			; <UNDEFINED> instruction: 0xf7f54648
    c9e8:			; <UNDEFINED> instruction: 0x6168ee90
    c9ec:	strmi	r1, [r1], #2593	; 0xa21
    c9f0:			; <UNDEFINED> instruction: 0xf7f59103
    c9f4:	bmi	fe8883c4 <ftello64@plt+0xfe8858c4>
    c9f8:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    c9fc:	strbmi	r4, [r8], -r3, lsl #12
    ca00:	ldrtmi	r9, [fp], -r0, lsl #6
    ca04:	svc	0x0050f7f5
    ca08:			; <UNDEFINED> instruction: 0xf7f5e005
    ca0c:	stmdavs	r4, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    ca10:			; <UNDEFINED> instruction: 0xf0402c04
    ca14:	mulcs	r0, r3, r0
    ca18:	svc	0x0084f7f5
    ca1c:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
    ca20:	biccs	r6, r1, r8, lsr #18
    ca24:	ldcl	7, cr15, [lr, #980]	; 0x3d4
    ca28:	strmi	r1, [r4], -r2, asr #24
    ca2c:	strbmi	sp, [r1], -sp, ror #1
    ca30:			; <UNDEFINED> instruction: 0xf7f5220b
    ca34:	stmdacs	fp, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    ca38:	ldrtmi	sp, [r8], -r9, asr #2
    ca3c:	mcr	7, 3, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
    ca40:			; <UNDEFINED> instruction: 0x46024639
    ca44:			; <UNDEFINED> instruction: 0xf7f54620
    ca48:	strmi	lr, [r3], -r4, ror #29
    ca4c:			; <UNDEFINED> instruction: 0x461f4638
    ca50:	mrc	7, 2, APSR_nzcv, cr10, cr5, {7}
    ca54:	teqle	sl, r7, lsl #5
    ca58:	andcs	r4, r1, #2244608	; 0x224000
    ca5c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ca60:	mrc	7, 6, APSR_nzcv, cr6, cr5, {7}
    ca64:	teqle	r2, r1, lsl #16
    ca68:			; <UNDEFINED> instruction: 0xf7f64620
    ca6c:	stmdacs	r0, {r1, r3, r5, fp, sp, lr, pc}
    ca70:	sbcshi	pc, r6, r0, asr #32
    ca74:			; <UNDEFINED> instruction: 0xf10d692c
    ca78:	andcs	r0, r3, r0, lsl r8
    ca7c:	strtmi	r4, [r1], -r2, asr #12
    ca80:	svc	0x00e4f7f5
    ca84:	rsbsle	r2, r4, r0, lsl #16
    ca88:	mrc	7, 3, APSR_nzcv, cr6, cr5, {7}
    ca8c:	tstls	r3, r9, lsr #18
    ca90:	strmi	r6, [r4], -r6, lsl #16
    ca94:			; <UNDEFINED> instruction: 0xf7f54630
    ca98:	stmdbls	r3, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    ca9c:	ldmdami	r9!, {r1, r9, sl, lr}^
    caa0:			; <UNDEFINED> instruction: 0xf7ff4478
    caa4:			; <UNDEFINED> instruction: 0x4630fdb1
    caa8:	svc	0x003cf7f5
    caac:	blmi	1da6b4c <ftello64@plt+0x1da404c>
    cab0:	stmdavs	sl!, {r4, r5, r9, sl, lr}
    cab4:	ldrbtmi	r6, [fp], #-2345	; 0xfffff6d7
    cab8:	tstls	r3, sl, lsl r0
    cabc:	stcl	7, cr15, [r4, #980]	; 0x3d4
    cac0:	strmi	r9, [r2], -r3, lsl #18
    cac4:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
    cac8:	ldc2	7, cr15, [lr, #1020]	; 0x3fc
    cacc:			; <UNDEFINED> instruction: 0xf7f5e014
    cad0:	stmdavs	r6, {r2, r4, r6, r9, sl, fp, sp, lr, pc}
    cad4:	ldrtmi	r4, [r0], -lr, ror #22
    cad8:	stmdbvs	r9!, {r1, r3, r5, fp, sp, lr}
    cadc:	andsvs	r4, sl, fp, ror r4
    cae0:			; <UNDEFINED> instruction: 0xf7f59103
    cae4:	stmdbls	r3, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    cae8:	stmdami	sl!, {r1, r9, sl, lr}^
    caec:			; <UNDEFINED> instruction: 0xf7ff4478
    caf0:	strtmi	pc, [r0], -fp, lsl #27
    caf4:	svc	0x00e4f7f5
    caf8:			; <UNDEFINED> instruction: 0xf04f6928
    cafc:			; <UNDEFINED> instruction: 0xf7f50900
    cb00:	stmdbvs	r8!, {r3, r4, r6, r7, sl, fp, sp, lr, pc}
    cb04:	ldc	7, cr15, [r2], {245}	; 0xf5
    cb08:			; <UNDEFINED> instruction: 0xf7f54628
    cb0c:			; <UNDEFINED> instruction: 0x4630ec90
    cb10:	svc	0x0008f7f5
    cb14:	blmi	151f49c <ftello64@plt+0x151c99c>
    cb18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cb1c:	blls	fe166b8c <ftello64@plt+0xfe16408c>
    cb20:			; <UNDEFINED> instruction: 0xf040405a
    cb24:			; <UNDEFINED> instruction: 0x46488096
    cb28:	cfstr32vc	mvfx15, [r7, #-52]	; 0xffffffcc
    cb2c:	svchi	0x00f0e8bd
    cb30:	strcs	r4, [r1], #-2906	; 0xfffff4a6
    cb34:	ldrbtmi	r4, [fp], #-1698	; 0xfffff95e
    cb38:	str	r9, [sp, -r3, lsl #6]!
    cb3c:			; <UNDEFINED> instruction: 0x46204b58
    cb40:			; <UNDEFINED> instruction: 0xf04f682a
    cb44:	stmdbvs	r9!, {r8, fp}
    cb48:	andsvs	r4, sl, fp, ror r4
    cb4c:			; <UNDEFINED> instruction: 0xf7f59103
    cb50:	stmdbls	r3, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    cb54:	ldmdami	r3, {r1, r9, sl, lr}^
    cb58:			; <UNDEFINED> instruction: 0xf7ff4478
    cb5c:	stmdbvs	r8!, {r0, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    cb60:	stcl	7, cr15, [r4], #-980	; 0xfffffc2c
    cb64:			; <UNDEFINED> instruction: 0xf7f54628
    cb68:	strtmi	lr, [r0], -r2, ror #24
    cb6c:	mrc	7, 6, APSR_nzcv, cr10, cr5, {7}
    cb70:			; <UNDEFINED> instruction: 0x4620e7d0
    cb74:			; <UNDEFINED> instruction: 0x9014f8d8
    cb78:	stcl	7, cr15, [r6, #980]	; 0x3d4
    cb7c:			; <UNDEFINED> instruction: 0xf7f53002
    cb80:	strmi	lr, [r7], -r8, ror #22
    cb84:			; <UNDEFINED> instruction: 0xf43f2800
    cb88:	qsub16mi	sl, r1, pc	; <UNPREDICTABLE>
    cb8c:	stcl	7, cr15, [sl], #-980	; 0xfffffc2c
    cb90:	ldrtmi	r4, [r9], -r5, asr #22
    cb94:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    cb98:	strtmi	r4, [r0], -r2, lsl #12
    cb9c:			; <UNDEFINED> instruction: 0xf7f58013
    cba0:			; <UNDEFINED> instruction: 0x4642ee32
    cba4:	andcs	r4, r3, r1, lsr #12
    cba8:	svc	0x0050f7f5
    cbac:			; <UNDEFINED> instruction: 0xf8d8bb88
    cbb0:			; <UNDEFINED> instruction: 0xf1093014
    cbb4:	ldrtmi	r0, [r8], -r1, lsl #18
    cbb8:	eorsle	r4, r8, fp, asr #10
    cbbc:	ldcl	7, cr15, [r8], #-980	; 0xfffffc2c
    cbc0:			; <UNDEFINED> instruction: 0xf7f54638
    cbc4:	stmdbvs	r8!, {r2, r4, r5, sl, fp, sp, lr, pc}
    cbc8:	ldcl	7, cr15, [r2], #-980	; 0xfffffc2c
    cbcc:			; <UNDEFINED> instruction: 0xf0437a2b
    cbd0:	eorvc	r0, fp, #4, 6	; 0x10000000
    cbd4:			; <UNDEFINED> instruction: 0xf7f54630
    cbd8:	mulcc	r6, r8, sp
    cbdc:	bl	e4abb8 <ftello64@plt+0xe480b8>
    cbe0:	rsbvs	r4, r8, r1, lsl #13
    cbe4:	ldrtmi	fp, [r1], -r8, asr #6
    cbe8:	ldc	7, cr15, [ip], #-980	; 0xfffffc2c
    cbec:	bvc	a5f4b0 <ftello64@plt+0xa5c9b0>
    cbf0:			; <UNDEFINED> instruction: 0x4603447a
    cbf4:	ldmhi	r2, {r4, fp, sp, lr}
    cbf8:	addshi	r6, sl, r8, lsl r0
    cbfc:	svclt	0x0058074b
    cc00:	strle	r4, [r7, #1705]	; 0x6a9
    cc04:	strbmi	r4, [r9], -sl, lsr #16
    cc08:	ldrbtmi	r4, [r8], #-1705	; 0xfffff957
    cc0c:	ldc2	7, cr15, [r4, #1020]	; 0x3fc
    cc10:	ldrtmi	lr, [r8], -r0, lsl #15
    cc14:	mcrr	7, 15, pc, ip, cr5	; <UNPREDICTABLE>
    cc18:			; <UNDEFINED> instruction: 0xf7f54638
    cc1c:	ldr	lr, [r3, -r8, lsl #24]!
    cc20:	stc	7, cr15, [sl, #980]!	; 0x3d4
    cc24:	cdpcs	8, 0, cr6, cr4, cr6, {0}
    cc28:	svcge	0x0054f47f
    cc2c:			; <UNDEFINED> instruction: 0xf7f5e73f
    cc30:	ldrtmi	lr, [r8], -r0, asr #24
    cc34:	bl	ffecac10 <ftello64@plt+0xffec8110>
    cc38:			; <UNDEFINED> instruction: 0xf7f5e7cc
    cc3c:	blmi	7882bc <ftello64@plt+0x7857bc>
    cc40:	ldrbtmi	r6, [fp], #-2090	; 0xfffff7d6
    cc44:			; <UNDEFINED> instruction: 0x4601601a
    cc48:	stmdavs	ip, {r3, r5, r8, fp, sp, lr}
    cc4c:	ldc	7, cr15, [r0], #-980	; 0xfffffc2c
    cc50:			; <UNDEFINED> instruction: 0xf7f5e785
    cc54:	stmdavs	sl!, {r1, r5, sl, fp, sp, lr, pc}
    cc58:			; <UNDEFINED> instruction: 0xf8cb4628
    cc5c:			; <UNDEFINED> instruction: 0xf7f52000
    cc60:	ldrb	lr, [r7, -r6, ror #23]
    cc64:	andeq	ip, r1, ip, lsl #7
    cc68:	strdeq	r0, [r0], -r4
    cc6c:	andeq	r9, r0, r0, lsr #26
    cc70:	andeq	r9, r0, r4, lsl #26
    cc74:	andeq	ip, r1, lr, asr r8
    cc78:			; <UNDEFINED> instruction: 0x00009cba
    cc7c:	andeq	r9, r0, sl, lsr #25
    cc80:	andeq	sl, r0, sl, asr ip
    cc84:	andeq	r9, r0, ip, lsl #24
    cc88:	andeq	ip, r1, r6, asr #14
    cc8c:	ldrdeq	r9, [r0], -r6
    cc90:	andeq	ip, r1, r0, lsr #14
    cc94:			; <UNDEFINED> instruction: 0x00009ab0
    cc98:			; <UNDEFINED> instruction: 0x0001c1b8
    cc9c:	andeq	r9, r0, sl, ror #16
    cca0:			; <UNDEFINED> instruction: 0x0001c6b4
    cca4:			; <UNDEFINED> instruction: 0x00009bbc
    cca8:	ldrdeq	r8, [r0], -r0
    ccac:	strdeq	r9, [r0], -r8
    ccb0:	andeq	r9, r0, r6, ror #21
    ccb4:			; <UNDEFINED> instruction: 0x0001c5ba
    ccb8:	svcmi	0x00f0e92d
    ccbc:			; <UNDEFINED> instruction: 0x460bb099
    ccc0:	tstls	r1, r5, ror sl
    ccc4:	ldmdbmi	r5!, {sl, sp}^
    ccc8:	ldrbtmi	r4, [r9], #-1665	; 0xfffff97f
    cccc:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    ccd0:			; <UNDEFINED> instruction: 0xf04f9217
    ccd4:	andsvs	r0, ip, r0, lsl #4
    ccd8:	strcc	r6, [ip], -r6, lsl #19
    ccdc:	stmdble	sp!, {r0, r4, r6, r9, sl, fp, sp}^
    cce0:			; <UNDEFINED> instruction: 0xf7f54630
    cce4:			; <UNDEFINED> instruction: 0x4680eab6
    cce8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    ccec:	sbcshi	pc, r0, r0
    ccf0:	ldrdeq	pc, [r4], -r9
    ccf4:			; <UNDEFINED> instruction: 0xf7f54621
    ccf8:	mcrrne	12, 7, lr, r3, cr6
    ccfc:			; <UNDEFINED> instruction: 0xf0004607
    cd00:			; <UNDEFINED> instruction: 0xf10d80ae
    cd04:	strbmi	r0, [r2], r8, lsl #22
    cd08:	and	r2, ip, r0, lsl #10
    cd0c:	vmull.s8	q9, d0, d0
    cd10:	strtmi	r8, [r2], #185	; 0xb9
    cd14:	blne	1c5ddb0 <ftello64@plt+0x1c5b2b0>
    cd18:	tstcs	r1, r8, lsl pc
    cd1c:	svclt	0x00142c00
    cd20:	strcs	r4, [r0], #-1548	; 0xfffff9f4
    cd24:	blne	1cb9b1c <ftello64@plt+0x1cb701c>
    cd28:			; <UNDEFINED> instruction: 0x46384651
    cd2c:	b	ffecad08 <ftello64@plt+0xffec8208>
    cd30:	stclne	6, cr4, [r0], #-16
    cd34:			; <UNDEFINED> instruction: 0xf7f5d1ea
    cd38:	stmdavs	r2, {r5, r8, sl, fp, sp, lr, pc}
    cd3c:	rscle	r2, sl, r4, lsl #20
    cd40:			; <UNDEFINED> instruction: 0xf8d94857
    cd44:	ldrbtmi	r1, [r8], #-4
    cd48:			; <UNDEFINED> instruction: 0xf7ff9201
    cd4c:	ldrtmi	pc, [r8], -fp, lsr #24	; <UNPREDICTABLE>
    cd50:	mrc	7, 5, APSR_nzcv, cr6, cr5, {7}
    cd54:	bls	5e4bc <ftello64@plt+0x5b9bc>
    cd58:	strbmi	sp, [r0], -r3
    cd5c:	bl	19cad38 <ftello64@plt+0x19c8238>
    cd60:	ldrmi	r9, [r0], -r1, lsl #20
    cd64:	ldrbtcc	pc, [pc], #79	; cd6c <ftello64@plt+0xa26c>	; <UNPREDICTABLE>
    cd68:	ldcl	7, cr15, [ip, #980]	; 0x3d4
    cd6c:	blmi	129f6a8 <ftello64@plt+0x129cba8>
    cd70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cd74:	blls	5e6de4 <ftello64@plt+0x5e42e4>
    cd78:			; <UNDEFINED> instruction: 0xf040405a
    cd7c:	strtmi	r8, [r0], -r7, lsl #1
    cd80:	pop	{r0, r3, r4, ip, sp, pc}
    cd84:	shsub8mi	r8, r8, r0
    cd88:	mrc	7, 4, APSR_nzcv, cr10, cr5, {7}
    cd8c:	stclle	13, cr2, [r8, #-40]	; 0xffffffd8
    cd90:	mulcs	sl, r8, r8
    cd94:	teqle	r0, sl, lsl #20
    cd98:			; <UNDEFINED> instruction: 0xf8884621
    cd9c:	strbmi	r4, [r0], -sl
    cda0:	b	fe8cad7c <ftello64@plt+0xfe8c827c>
    cda4:	strmi	r1, [r4], -r1, asr #24
    cda8:	movtlt	sp, #39	; 0x27
    cdac:	andsle	r4, r0, lr, lsr #5
    cdb0:	ldrsble	r4, [fp], #88	; 0x58
    cdb4:			; <UNDEFINED> instruction: 0xf7f54640
    cdb8:			; <UNDEFINED> instruction: 0xe7d7eb3a
    cdbc:	strtmi	r6, [r1], -r0, asr #16
    cdc0:	ldc	7, cr15, [r0], {245}	; 0xf5
    cdc4:	strmi	r1, [r7], -r2, asr #24
    cdc8:			; <UNDEFINED> instruction: 0xf10dd034
    cdcc:	ldrbmi	r0, [r8], r8, lsl #22
    cdd0:			; <UNDEFINED> instruction: 0xf8d9e799
    cdd4:			; <UNDEFINED> instruction: 0xf1085018
    cdd8:	ldmib	r9, {r0, r1, r3, r8}^
    cddc:	strtmi	r0, [sl], -r4, lsl #6
    cde0:			; <UNDEFINED> instruction: 0xf7f54418
    cde4:	stmdacs	r0, {r2, r3, r5, r8, r9, fp, sp, lr, pc}
    cde8:	strbmi	sp, [r5], #-482	; 0xfffffe1e
    cdec:	blcs	2ab9a0 <ftello64@plt+0x2a8ea0>
    cdf0:	bls	7ca00 <ftello64@plt+0x79f00>
    cdf4:	andsvs	r2, r3, r1, lsl #6
    cdf8:			; <UNDEFINED> instruction: 0xf04fe7da
    cdfc:	stmdami	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
    ce00:			; <UNDEFINED> instruction: 0xf8d94621
    ce04:	ldrbtmi	r2, [r8], #-4
    ce08:	blx	fffcae0e <ftello64@plt+0xfffc830e>
    ce0c:	ldrdle	r4, [r2], -r8
    ce10:			; <UNDEFINED> instruction: 0xf7f54640
    ce14:	andscs	lr, r6, ip, lsl #22
    ce18:	ldrbtcc	pc, [pc], #79	; ce20 <ftello64@plt+0xa320>	; <UNPREDICTABLE>
    ce1c:	stc	7, cr15, [r2, #980]	; 0x3d4
    ce20:	stmdami	r2!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    ce24:	ldrdne	pc, [r4], -r9
    ce28:			; <UNDEFINED> instruction: 0xf7ff4478
    ce2c:	ldrbmi	pc, [r8, #3003]	; 0xbbb	; <UNPREDICTABLE>
    ce30:	ldrb	sp, [r0, lr, ror #3]!
    ce34:	stc	7, cr15, [r0], #980	; 0x3d4
    ce38:	ldrdne	pc, [r4], -r9
    ce3c:	stmdavs	r4, {r0, r8, ip, pc}
    ce40:			; <UNDEFINED> instruction: 0xf7f54620
    ce44:	stmdbls	r1, {r1, sl, fp, sp, lr, pc}
    ce48:	ldmdami	r9, {r1, r9, sl, lr}
    ce4c:			; <UNDEFINED> instruction: 0xf7ff4478
    ce50:	strtmi	pc, [r0], -r9, lsr #23
    ce54:	ldrbtcc	pc, [pc], #79	; ce5c <ftello64@plt+0xa35c>	; <UNPREDICTABLE>
    ce58:	stcl	7, cr15, [r4, #-980]!	; 0xfffffc2c
    ce5c:			; <UNDEFINED> instruction: 0xf7f5e786
    ce60:			; <UNDEFINED> instruction: 0xf8d9ec8c
    ce64:	tstls	r1, r4
    ce68:	strtmi	r6, [r0], -r4, lsl #16
    ce6c:	bl	ffb4ae48 <ftello64@plt+0xffb48348>
    ce70:	strmi	r9, [r2], -r1, lsl #18
    ce74:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    ce78:	blx	fe54ae7e <ftello64@plt+0xfe54837e>
    ce7c:			; <UNDEFINED> instruction: 0xf7f54628
    ce80:	ubfx	lr, r6, #21, #7
    ce84:	ldcl	7, cr15, [r8], #-980	; 0xfffffc2c
    ce88:	ldrb	r6, [r9, -r2, lsl #16]
    ce8c:	bl	14ae68 <ftello64@plt+0x148368>
    ce90:	ldrbtcc	pc, [pc], #79	; ce98 <ftello64@plt+0xa398>	; <UNPREDICTABLE>
    ce94:	svclt	0x0000e76a
    ce98:	strdeq	r0, [r0], -r4
    ce9c:	andeq	ip, r1, r6
    cea0:	strdeq	r9, [r0], -sl
    cea4:	andeq	fp, r1, r0, ror #30
    cea8:	andeq	r9, r0, sl, ror r9
    ceac:	andeq	r9, r0, r8, lsr r9
    ceb0:	andeq	r9, r0, r8, asr r9
    ceb4:	andeq	r9, r0, lr, lsr #18
    ceb8:	andcs	r4, r1, #2048	; 0x800
    cebc:	subsvs	r4, sl, fp, ror r4
    cec0:	svclt	0x00004770
    cec4:	andeq	ip, r1, r0, asr #6
    cec8:			; <UNDEFINED> instruction: 0x4604b570
    cecc:			; <UNDEFINED> instruction: 0x460d4e16
    ced0:	ldmvs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
    ced4:			; <UNDEFINED> instruction: 0xb324b1db
    ced8:	tstcs	ip, r5, lsl #22
    cedc:			; <UNDEFINED> instruction: 0xf7f52001
    cee0:			; <UNDEFINED> instruction: 0x4603ec74
    cee4:	bmi	47968c <ftello64@plt+0x476b8c>
    cee8:	mvnscc	pc, pc, asr #32
    ceec:	ldrbtmi	r6, [sl], #-193	; 0xffffff3f
    cef0:	cmplt	r1, r1, asr r8
    cef4:	bvc	666f3c <ftello64@plt+0x66443c>
    cef8:	andsvs	r6, r8, r3, lsl r0
    cefc:	andeq	pc, r2, #65	; 0x41
    cf00:	andsvc	r4, sl, #24, 12	; 0x1800000
    cf04:			; <UNDEFINED> instruction: 0x4621bd70
    cf08:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    cf0c:	stmdami	r8, {r3, r4, r8, sl, sp, lr, pc}
    cf10:			; <UNDEFINED> instruction: 0xf0074478
    cf14:	movwcs	pc, #7935	; 0x1eff	; <UNPREDICTABLE>
    cf18:			; <UNDEFINED> instruction: 0xe7dc60b3
    cf1c:			; <UNDEFINED> instruction: 0xf7f52016
    cf20:	movwcs	lr, #3330	; 0xd02
    cf24:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
    cf28:	andeq	ip, r1, ip, lsr #6
    cf2c:	andeq	ip, r1, lr, lsl #6
    cf30:	andeq	r0, r0, r5, lsr #1
    cf34:	ldrbmi	r6, [r0, -r1, asr #1]!
    cf38:	ldrbmi	r6, [r0, -r0, asr #17]!
    cf3c:	eorsle	r2, r8, r0, lsl #16
    cf40:	ldrlt	r4, [r0, #-2588]	; 0xfffff5e4
    cf44:			; <UNDEFINED> instruction: 0x4604447a
    cf48:	cmplt	r1, r1, lsl r8
    cf4c:	stmdavs	fp, {r3, r7, r9, lr}
    cf50:	teqlt	r3, sp, lsr #32
    cf54:	ldmdavs	sl, {r2, r3, r4, r7, r9, lr}
    cf58:	ldrmi	sp, [r9], -fp
    cf5c:	blcs	1e7b0 <ftello64@plt+0x1bcb0>
    cf60:	bvc	901748 <ftello64@plt+0x8fec48>
    cf64:	strle	r0, [sl, #-1945]	; 0xfffff867
    cf68:	pop	{r5, r9, sl, lr}
    cf6c:			; <UNDEFINED> instruction: 0xf7f54010
    cf70:	andvs	fp, sl, fp, asr sl
    cf74:	eorvs	r2, r3, r0, lsl #6
    cf78:	ldreq	r7, [r9, r3, lsr #20]
    cf7c:			; <UNDEFINED> instruction: 0x07dad4f4
    cf80:	stmdavs	r0!, {r0, r1, r8, sl, ip, lr, pc}^
    cf84:			; <UNDEFINED> instruction: 0xf7f5b108
    cf88:	stmdbvs	r0!, {r2, r4, r7, r9, fp, sp, lr, pc}
    cf8c:	bvc	8f9434 <ftello64@plt+0x8f6934>
    cf90:	strle	r0, [r2], #-1883	; 0xfffff8a5
    cf94:	b	fe34af70 <ftello64@plt+0xfe348470>
    cf98:			; <UNDEFINED> instruction: 0xf7f56920
    cf9c:	stmdavs	r0!, {r3, r6, r9, fp, sp, lr, pc}^
    cfa0:	b	114af7c <ftello64@plt+0x114847c>
    cfa4:	pop	{r5, r9, sl, lr}
    cfa8:			; <UNDEFINED> instruction: 0xf7f54010
    cfac:	andsvs	fp, r3, sp, lsr sl
    cfb0:	ldrbmi	lr, [r0, -r0, ror #15]!
    cfb4:			; <UNDEFINED> instruction: 0x0001c2b8
    cfb8:	andcs	r4, r0, #6144	; 0x1800
    cfbc:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    cfc0:	andsvs	r6, sl, ip, lsl r8
    cfc4:	strtmi	fp, [r0], -ip, lsr #2
    cfc8:			; <UNDEFINED> instruction: 0xf7ff6824
    cfcc:	stccs	15, cr15, [r0], {183}	; 0xb7
    cfd0:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
    cfd4:	andeq	ip, r1, lr, lsr r2
    cfd8:	svcmi	0x00f0e92d
    cfdc:	ldmibmi	lr!, {r0, r1, r2, r3, r9, sl, lr}
    cfe0:	bmi	fefb9284 <ftello64@plt+0xfefb6784>
    cfe4:	bvc	de1d0 <ftello64@plt+0xdb6d0>
    cfe8:			; <UNDEFINED> instruction: 0xf013588a
    cfec:	ldmdavs	r2, {r1, sl}
    cff0:			; <UNDEFINED> instruction: 0xf04f9225
    cff4:	svclt	0x00180200
    cff8:			; <UNDEFINED> instruction: 0xf0402400
    cffc:			; <UNDEFINED> instruction: 0xf013808d
    d000:	strmi	r0, [r6], -r1, lsl #16
    d004:	sbcshi	pc, sp, r0, asr #32
    d008:			; <UNDEFINED> instruction: 0xf6444ab5
    d00c:			; <UNDEFINED> instruction: 0x46455bd3
    d010:	bleq	18c9b1c <ftello64@plt+0x18c701c>
    d014:	andls	r4, r2, #2046820352	; 0x7a000000
    d018:			; <UNDEFINED> instruction: 0xf04f4ab2
    d01c:	ldrbtmi	r3, [sl], #-2815	; 0xfffff501
    d020:	and	r9, sl, r3, lsl #4
    d024:	bl	fea4b000 <ftello64@plt+0xfea48500>
    d028:	blcs	a703c <ftello64@plt+0xa453c>
    d02c:	msrhi	CPSR_fxc, r0, asr #32
    d030:	ldrbtmi	r4, [r8], #-2221	; 0xfffff753
    d034:	blx	fedcb038 <ftello64@plt+0xfedc8538>
    d038:	smmlareq	r8, r3, sl, r7
    d03c:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, sl, ip, lr, pc}^
    d040:			; <UNDEFINED> instruction: 0xf7f56930
    d044:	ldmdbvs	r1!, {r5, r6, r7, r8, r9, fp, sp, lr, pc}
    d048:	andcs	sl, r3, r6, lsl #20
    d04c:	ldcl	7, cr15, [lr], #980	; 0x3d4
    d050:	stmdacs	r0, {r2, r9, sl, lr}
    d054:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    d058:	blcs	b3c8c <ftello64@plt+0xb118c>
    d05c:	rschi	pc, r2, r0
    d060:	ldrtmi	sl, [r0], -r5, lsl #18
    d064:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    d068:	strmi	r1, [r4], -r1, asr #24
    d06c:			; <UNDEFINED> instruction: 0xf7f5d0da
    d070:	blls	187d48 <ftello64@plt+0x185248>
    d074:			; <UNDEFINED> instruction: 0xf0004284
    d078:	cmplt	r3, sp, asr #1
    d07c:	strtmi	r2, [r0], -r0, lsl #2
    d080:	bl	4cb05c <ftello64@plt+0x4c855c>
    d084:			; <UNDEFINED> instruction: 0xf7f5b128
    d088:	stmdavs	r3, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    d08c:			; <UNDEFINED> instruction: 0xf0002b03
    d090:			; <UNDEFINED> instruction: 0xf1ba8104
    d094:			; <UNDEFINED> instruction: 0xf0003fff
    d098:	bl	fed2d388 <ftello64@plt+0xfed2a888>
    d09c:	svclt	0x0018030a
    d0a0:			; <UNDEFINED> instruction: 0xb3a72301
    d0a4:	svclt	0x00082d00
    d0a8:	blcs	15cb4 <ftello64@plt+0x131b4>
    d0ac:	addhi	pc, pc, r0, asr #32
    d0b0:	svcvc	0x0048f5b5
    d0b4:	strhteq	fp, [sp], #-248	; 0xffffff08
    d0b8:	addhi	pc, sl, r0, asr #5
    d0bc:	sbchi	pc, pc, r0
    d0c0:	svcpl	0x00faf5b5
    d0c4:	strhteq	fp, [sp], #-248	; 0xffffff08
    d0c8:	addhi	pc, r2, r0, lsl #5
    d0cc:	vpmax.f32	d18, d0, d0
    d0d0:	adcsmi	r8, sp, #135	; 0x87
    d0d4:	bicspl	pc, fp, #64, 4
    d0d8:	ldrtmi	fp, [sp], -r8, lsr #31
    d0dc:	ldrmi	r4, [r8, #1192]	; 0x4a8
    d0e0:	streq	lr, [r5, -r7, lsr #23]
    d0e4:	blx	feb042de <ftello64@plt+0xfeb017de>
    d0e8:	vst3.8	{d19-d21}, [pc], r5
    d0ec:	movwcs	r7, #3194	; 0xc7a
    d0f0:	ldrmi	sl, [sl], -r6, lsl #18
    d0f4:	ldrmi	r9, [r8], -r0, lsl #2
    d0f8:	stmibeq	r4!, {r0, r3, r4, r9, sl, lr}
    d0fc:	blx	33211e <ftello64@plt+0x32f61e>
    d100:	blx	32215a <ftello64@plt+0x31f65a>
    d104:	strls	pc, [r7], #-1028	; 0xfffffbfc
    d108:	ldmib	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d10c:	mulcs	sp, r4, r7
    d110:	ldrbtcc	pc, [pc], #79	; d118 <ftello64@plt+0xa618>	; <UNPREDICTABLE>
    d114:	stc	7, cr15, [r6], {245}	; 0xf5
    d118:	blmi	1c1faf0 <ftello64@plt+0x1c1cff0>
    d11c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d120:	blls	967190 <ftello64@plt+0x964690>
    d124:			; <UNDEFINED> instruction: 0xf040405a
    d128:			; <UNDEFINED> instruction: 0x462080d5
    d12c:	pop	{r0, r1, r2, r5, ip, sp, pc}
    d130:			; <UNDEFINED> instruction: 0xf7f58ff0
    d134:	stmdavs	r3, {r1, r5, r8, r9, fp, sp, lr, pc}
    d138:	cmnle	r8, r4, lsl #22
    d13c:			; <UNDEFINED> instruction: 0xf7f52000
    d140:	ldmdavs	r0!, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    d144:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
    d148:			; <UNDEFINED> instruction: 0xf7f521c1
    d14c:			; <UNDEFINED> instruction: 0xf1b0ea4c
    d150:			; <UNDEFINED> instruction: 0x46813fff
    d154:			; <UNDEFINED> instruction: 0xf7f5d0ed
    d158:			; <UNDEFINED> instruction: 0xac21eac0
    d15c:	tstcs	r0, r4, ror #20
    d160:			; <UNDEFINED> instruction: 0x4603447a
    d164:			; <UNDEFINED> instruction: 0xf7f54620
    d168:	strtmi	lr, [r1], -r0, lsr #23
    d16c:	strbmi	r2, [r8], -fp, lsl #4
    d170:	bl	13cb14c <ftello64@plt+0x13c864c>
    d174:	tstle	sl, fp, lsl #16
    d178:	andcc	lr, r5, #3506176	; 0x358000
    d17c:	ldmdbvs	r1!, {r3, r6, r9, sl, lr}
    d180:			; <UNDEFINED> instruction: 0xf7f54419
    d184:	ldmibvs	r3!, {r1, r2, r6, r8, r9, fp, sp, lr, pc}
    d188:			; <UNDEFINED> instruction: 0xf0004298
    d18c:			; <UNDEFINED> instruction: 0xf7f5808f
    d190:	ldmdavs	r1!, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    d194:	ldrbtcc	pc, [pc], #79	; d19c <ftello64@plt+0xa69c>	; <UNPREDICTABLE>
    d198:	stmdavs	r5, {r1, r8, ip, pc}
    d19c:			; <UNDEFINED> instruction: 0xf7f54628
    d1a0:	stmdbls	r2, {r2, r4, r6, r9, fp, sp, lr, pc}
    d1a4:	ldmdami	r3, {r1, r9, sl, lr}^
    d1a8:			; <UNDEFINED> instruction: 0xf7ff4478
    d1ac:	strbmi	pc, [r8], -sp, lsr #20	; <UNPREDICTABLE>
    d1b0:	stc	7, cr15, [r6], {245}	; 0xf5
    d1b4:			; <UNDEFINED> instruction: 0xf7f56870
    d1b8:			; <UNDEFINED> instruction: 0x4628e97c
    d1bc:	bl	feccb198 <ftello64@plt+0xfecc8698>
    d1c0:	stmdavs	r1, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    d1c4:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
    d1c8:	blx	fedcb1cc <ftello64@plt+0xfedc86cc>
    d1cc:	ldrcs	lr, [r2, #-1956]!	; 0xfffff85c
    d1d0:			; <UNDEFINED> instruction: 0xf73f2f00
    d1d4:	strtmi	sl, [r8], #3966	; 0xf7e
    d1d8:	bicspl	pc, fp, #64, 4
    d1dc:	cfstr32le	mvfx4, [r2, #608]	; 0x260
    d1e0:	ldmdavs	fp, {r1, r8, r9, fp, ip, pc}
    d1e4:	rsbsle	r2, r2, r0, lsl #22
    d1e8:	mulle	r2, lr, r2
    d1ec:	bfieq	r7, sl, (invalid: 20:18)
    d1f0:	ldmdavs	fp, {r1, r4, r5, sl, ip, lr, pc}
    d1f4:	mvnsle	r2, r0, lsl #22
    d1f8:	bmi	1033e0c <ftello64@plt+0x103130c>
    d1fc:	stmdami	r0, {r0, r5, r9, sl, lr}^
    d200:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d204:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    d208:			; <UNDEFINED> instruction: 0xf9ccf7ff
    d20c:	strtmi	lr, [r2], fp, ror #14
    d210:	strb	r2, [r6, -r0, lsl #6]
    d214:			; <UNDEFINED> instruction: 0xf43f2b00
    d218:	ldmdami	sl!, {r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    d21c:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
    d220:			; <UNDEFINED> instruction: 0xf9c0f7ff
    d224:			; <UNDEFINED> instruction: 0xf0437a33
    d228:	eorsvc	r0, r3, #67108864	; 0x4000000
    d22c:	blcs	487004 <ftello64@plt+0x484504>
    d230:	svcge	0x0016f43f
    d234:			; <UNDEFINED> instruction: 0x46186871
    d238:	strbmi	r9, [ip], -r2, lsl #6
    d23c:			; <UNDEFINED> instruction: 0xf7f59103
    d240:	stmdbls	r3, {r2, r9, fp, sp, lr, pc}
    d244:	ldmdami	r0!, {r1, r9, sl, lr}
    d248:			; <UNDEFINED> instruction: 0xf7ff4478
    d24c:	blls	cb9c8 <ftello64@plt+0xc8ec8>
    d250:			; <UNDEFINED> instruction: 0xf7f54618
    d254:	ldrb	lr, [pc, -r8, ror #22]
    d258:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
    d25c:	vst1.64	{d30}, [pc]!
    d260:			; <UNDEFINED> instruction: 0xe73365fa
    d264:	b	fe24b240 <ftello64@plt+0xfe248740>
    d268:	ldrbtcc	pc, [pc], #79	; d270 <ftello64@plt+0xa770>	; <UNPREDICTABLE>
    d26c:	strtmi	r6, [r8], -r5, lsl #16
    d270:	stmib	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d274:	stmdami	r6!, {r0, r9, sl, lr}
    d278:			; <UNDEFINED> instruction: 0xf7ff4478
    d27c:	strtmi	pc, [r8], -r5, asr #19
    d280:	bl	144b25c <ftello64@plt+0x144875c>
    d284:	stmdami	r3!, {r3, r6, r8, r9, sl, sp, lr, pc}
    d288:	ldrbtmi	r9, [r8], #-770	; 0xfffffcfe
    d28c:			; <UNDEFINED> instruction: 0xf98af7ff
    d290:	ldrmi	r9, [r8], -r2, lsl #22
    d294:	bl	11cb270 <ftello64@plt+0x11c8770>
    d298:	ldmdami	pc, {r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    d29c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    d2a0:			; <UNDEFINED> instruction: 0xf980f7ff
    d2a4:			; <UNDEFINED> instruction: 0xf7f56870
    d2a8:	strb	lr, [r5], r4, lsl #18
    d2ac:	andcs	r4, r1, #442368	; 0x6c000
    d2b0:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    d2b4:	b	feb4b290 <ftello64@plt+0xfeb48790>
    d2b8:			; <UNDEFINED> instruction: 0xf47f2801
    d2bc:	strbmi	sl, [r8], -r8, ror #30
    d2c0:	bl	fffcb29c <ftello64@plt+0xfffc879c>
    d2c4:	stmdacs	r0, {r2, r9, sl, lr}
    d2c8:	svcge	0x0061f47f
    d2cc:	blmi	54717c <ftello64@plt+0x54467c>
    d2d0:			; <UNDEFINED> instruction: 0xe792447b
    d2d4:	stmia	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d2d8:	andeq	fp, r1, ip, ror #25
    d2dc:	strdeq	r0, [r0], -r4
    d2e0:	andeq	ip, r1, r8, ror #3
    d2e4:	andeq	r8, r0, r6, ror #27
    d2e8:	andeq	r9, r0, lr, lsr r8
    d2ec:			; <UNDEFINED> instruction: 0x0001bbb4
    d2f0:	andeq	r9, r0, ip, lsr #10
    d2f4:	andeq	r9, r0, r0, asr r6
    d2f8:	andeq	r9, r0, r2, lsl r6
    d2fc:	andeq	r8, r0, r0, lsl #24
    d300:	andeq	r9, r0, lr, asr #13
    d304:	andeq	r9, r0, sl, ror #12
    d308:			; <UNDEFINED> instruction: 0x000096b4
    d30c:	andeq	r9, r0, lr, ror #10
    d310:	andeq	r9, r0, ip, lsr #11
    d314:	andeq	r9, r0, lr, asr #11
    d318:	andeq	r9, r0, sl, lsl #12
    d31c:	andeq	sl, r0, r6, lsl #8
    d320:	andeq	r8, r0, r4, lsr fp
    d324:	bmi	c9f7f0 <ftello64@plt+0xc9ccf0>
    d328:	blmi	c9e514 <ftello64@plt+0xc9ba14>
    d32c:	addlt	fp, r2, r0, ror r5
    d330:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    d334:	andls	r6, r1, #1179648	; 0x120000
    d338:	andeq	pc, r0, #79	; 0x4f
    d33c:	mvnlt	r6, ip, lsl r8
    d340:	strmi	r7, [r5], -r4, lsl #20
    d344:	svclt	0x004807a2
    d348:	ldrle	r2, [r7], #-1024	; 0xfffffc00
    d34c:	streq	pc, [r1], #-20	; 0xffffffec
    d350:			; <UNDEFINED> instruction: 0x4669d01f
    d354:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    d358:	strmi	r1, [r4], -r3, asr #24
    d35c:			; <UNDEFINED> instruction: 0xf7f5d02a
    d360:	addmi	lr, r4, #188, 18	; 0x2f0000
    d364:	blls	417d8 <ftello64@plt+0x3ecd8>
    d368:	stmdavs	r8!, {r0, r1, r3, r6, r7, r8, ip, sp, pc}^
    d36c:	stmia	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d370:	bllt	141eb88 <ftello64@plt+0x141c088>
    d374:	vpmax.u32	d23, d0, d27
    d378:	eorvc	r0, fp, #0, 6
    d37c:	blmi	71fbfc <ftello64@plt+0x71d0fc>
    d380:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d384:	blls	673f4 <ftello64@plt+0x648f4>
    d388:	qsuble	r4, sl, ip
    d38c:	andlt	r4, r2, r0, lsr #12
    d390:	stmdavs	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    d394:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    d398:			; <UNDEFINED> instruction: 0xf9cef7ff
    d39c:	ldmdami	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    d3a0:			; <UNDEFINED> instruction: 0xf04f4621
    d3a4:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
    d3a8:			; <UNDEFINED> instruction: 0xf92ef7ff
    d3ac:			; <UNDEFINED> instruction: 0xf7f5200d
    d3b0:			; <UNDEFINED> instruction: 0xe7e3eaba
    d3b4:	stmib	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d3b8:	ldmdami	r2, {r0, r2, fp, sp, lr}
    d3bc:			; <UNDEFINED> instruction: 0xf7ff4478
    d3c0:	strtmi	pc, [r8], -r3, lsr #18
    d3c4:	b	febcb3a0 <ftello64@plt+0xfebc88a0>
    d3c8:			; <UNDEFINED> instruction: 0xf7f5e7d8
    d3cc:	stmdavs	r9!, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}^
    d3d0:	ldrbtcc	pc, [pc], #79	; d3d8 <ftello64@plt+0xa8d8>	; <UNPREDICTABLE>
    d3d4:	stmdami	ip, {r1, r2, fp, sp, lr}
    d3d8:			; <UNDEFINED> instruction: 0xf7ff4478
    d3dc:			; <UNDEFINED> instruction: 0x4630f915
    d3e0:	b	fe84b3bc <ftello64@plt+0xfe8488bc>
    d3e4:			; <UNDEFINED> instruction: 0xf7f5e7ca
    d3e8:	svclt	0x0000e858
    d3ec:	andeq	fp, r1, r8, lsr #19
    d3f0:	strdeq	r0, [r0], -r4
    d3f4:	andeq	fp, r1, sl, asr #29
    d3f8:	andeq	fp, r1, r0, asr r9
    d3fc:	muleq	r0, r6, r5
    d400:	andeq	r9, r0, r6, asr #11
    d404:	andeq	r9, r0, ip, lsl #11
    d408:			; <UNDEFINED> instruction: 0x000095bc
    d40c:	rscscc	pc, pc, #79	; 0x4f
    d410:	blt	1bcb3ec <ftello64@plt+0x1bc88ec>
    d414:	blmi	7dfc94 <ftello64@plt+0x7dd194>
    d418:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    d41c:	ldmpl	r3, {r0, r1, r2, r4, r5, r7, ip, sp, pc}^
    d420:	strmi	r4, [sp], -r4, lsl #12
    d424:	teqls	r5, #1769472	; 0x1b0000
    d428:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d42c:			; <UNDEFINED> instruction: 0xf8fcf7fc
    d430:	andcs	fp, r1, r0, asr r9
    d434:	blmi	5dfc9c <ftello64@plt+0x5dd19c>
    d438:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d43c:	blls	d674ac <ftello64@plt+0xd649ac>
    d440:	qsuble	r4, sl, r2
    d444:	ldclt	0, cr11, [r0, #-220]!	; 0xffffff24
    d448:	strbtmi	r4, [sl], -r1, lsr #12
    d44c:			; <UNDEFINED> instruction: 0xf7f52003
    d450:	strdlt	lr, [r8, -lr]
    d454:	strb	r2, [sp, r0]!
    d458:			; <UNDEFINED> instruction: 0x4629aa1a
    d45c:			; <UNDEFINED> instruction: 0xf7f52003
    d460:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    d464:	ldmib	sp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    d468:	ldmib	sp, {r8}^
    d46c:	addsmi	r2, r9, #1744830464	; 0x68000000
    d470:	addsmi	fp, r0, #8, 30
    d474:	ldmib	sp, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    d478:	ldmib	sp, {r3, r4, r8}^
    d47c:	addsmi	r2, r9, #-939524096	; 0xc8000000
    d480:	addsmi	fp, r0, #6, 30
    d484:	andcs	r2, r0, r1
    d488:			; <UNDEFINED> instruction: 0xf7f5e7d4
    d48c:	svclt	0x0000e806
    d490:			; <UNDEFINED> instruction: 0x0001b8b8
    d494:	strdeq	r0, [r0], -r4
    d498:	muleq	r1, r8, r8
    d49c:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
    d4a0:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    d4a4:	strtmi	fp, [r3], -ip, asr #2
    d4a8:	ldmdavs	fp, {r2, r5, fp, sp, lr}^
    d4ac:	stmdavs	r8!, {r3, r4, r7, r8, r9, sl, lr}
    d4b0:	svc	0x006cf7f4
    d4b4:	stccs	0, cr6, [r0], {44}	; 0x2c
    d4b8:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    d4bc:	andeq	fp, r1, r8, ror #26
    d4c0:	bcs	54dd0 <ftello64@plt+0x522d0>
    d4c4:	ldrlt	sp, [r0, #-2070]	; 0xfffff7ea
    d4c8:	cmplt	r1, ip, lsl #12
    d4cc:	svclt	0x00182801
    d4d0:			; <UNDEFINED> instruction: 0xf7f52002
    d4d4:			; <UNDEFINED> instruction: 0x4601e8f6
    d4d8:	pop	{r5, r9, sl, lr}
    d4dc:			; <UNDEFINED> instruction: 0xf7f54010
    d4e0:	stmdacs	r1, {r0, r1, r2, r3, r6, r7, r8, fp, ip, sp, pc}
    d4e4:	andcs	fp, r2, r8, lsl pc
    d4e8:	stmia	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d4ec:			; <UNDEFINED> instruction: 0x4010e8bd
    d4f0:	svclt	0x00f6f7f4
    d4f4:	rscscc	pc, pc, pc, asr #32
    d4f8:	svclt	0x00004770
    d4fc:			; <UNDEFINED> instruction: 0x4604b538
    d500:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    d504:	teqlt	sp, sp, lsl r8
    d508:	and	r4, r1, fp, lsr #12
    d50c:	tstlt	fp, fp, lsl r8
    d510:	adcmi	r6, r2, #5898240	; 0x5a0000
    d514:	ldfltd	f5, [r8, #-1000]!	; 0xfffffc18
    d518:			; <UNDEFINED> instruction: 0xf7f52008
    d51c:	stmdacs	r0, {r1, r7, fp, sp, lr, pc}
    d520:	blmi	14190c <ftello64@plt+0x13ee0c>
    d524:	strpl	lr, [r0], #-2496	; 0xfffff640
    d528:	andsvs	r4, r8, fp, ror r4
    d52c:	svclt	0x0000bd38
    d530:	andeq	fp, r1, r6, lsl #26
    d534:	andeq	fp, r1, r0, ror #25
    d538:	svclt	0x00004770
    d53c:			; <UNDEFINED> instruction: 0x46024b1e
    d540:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    d544:	ldmdami	lr, {r0, r2, r3, r4, r9, sl, fp, lr}
    d548:	subsvs	r4, sl, lr, ror r4
    d54c:	cfldrsmi	mvf4, [sp, #-480]	; 0xfffffe20
    d550:	blx	ff849576 <ftello64@plt+0xff846a76>
    d554:			; <UNDEFINED> instruction: 0xf0062000
    d558:	ldrtmi	pc, [r0], -r7, ror #26	; <UNPREDICTABLE>
    d55c:			; <UNDEFINED> instruction: 0xf7f5447d
    d560:	biclt	lr, r0, r6, lsl r8
    d564:	b	24b540 <ftello64@plt+0x248a40>
    d568:	stmiapl	r8!, {r0, r1, r2, r4, r8, r9, fp, lr}^
    d56c:	svc	0x009af7f4
    d570:			; <UNDEFINED> instruction: 0xf7f52000
    d574:	andcs	lr, r1, r6, lsr #17
    d578:	stmia	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d57c:			; <UNDEFINED> instruction: 0xf7f52002
    d580:	ldmdami	r2, {r5, r7, fp, sp, lr, pc}
    d584:			; <UNDEFINED> instruction: 0xf7fc4478
    d588:	blmi	48cf34 <ftello64@plt+0x48a434>
    d58c:	pop	{r3, r5, r6, r7, fp, ip, lr}
    d590:			; <UNDEFINED> instruction: 0xf7fe4070
    d594:	stmdbmi	pc, {r0, r1, r4, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    d598:	strmi	r2, [r4], -r5, lsl #4
    d59c:			; <UNDEFINED> instruction: 0xf7f44479
    d5a0:			; <UNDEFINED> instruction: 0x4605ef76
    d5a4:			; <UNDEFINED> instruction: 0xf7f44620
    d5a8:	stmdbmi	fp, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    d5ac:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    d5b0:	strtmi	r4, [r8], -r3, lsl #12
    d5b4:			; <UNDEFINED> instruction: 0xf864f7ff
    d5b8:	andeq	fp, r1, r6, asr #25
    d5bc:	andeq	r9, r0, ip, ror r4
    d5c0:			; <UNDEFINED> instruction: 0xffffff4d
    d5c4:	andeq	fp, r1, r4, ror r7
    d5c8:	andeq	r0, r0, r4, lsl r3
    d5cc:			; <UNDEFINED> instruction: 0xffffff39
    d5d0:	andeq	r0, r0, r8, lsr #6
    d5d4:	andeq	r9, r0, r0, lsr r4
    d5d8:	andeq	r9, r0, r2, asr #8
    d5dc:	orrslt	r7, fp, #4390912	; 0x430000
    d5e0:	blcs	1cab7f0 <ftello64@plt+0x1ca8cf0>
    d5e4:	movwcs	fp, #3860	; 0xf14
    d5e8:	orrvc	pc, r0, #1325400064	; 0x4f000000
    d5ec:	bcs	1dfa37c <ftello64@plt+0x1df787c>
    d5f0:	svclt	0x000878c2
    d5f4:	orreq	pc, r0, #67	; 0x43
    d5f8:	bcs	1e3a2c8 <ftello64@plt+0x1e377c8>
    d5fc:	svclt	0x00087902
    d600:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    d604:	bcs	1cba214 <ftello64@plt+0x1cb7714>
    d608:	svclt	0x00087942
    d60c:	nopeq	{67}	; 0x43
    d610:	bcs	1df9d60 <ftello64@plt+0x1df7260>
    d614:	svclt	0x00087982
    d618:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    d61c:	bcs	1e39cac <ftello64@plt+0x1e371ac>
    d620:	svclt	0x000879c2
    d624:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    d628:	bcs	1cb9bf8 <ftello64@plt+0x1cb70f8>
    d62c:	svclt	0x00087a02
    d630:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    d634:	bcs	1df9b44 <ftello64@plt+0x1df7044>
    d638:	svclt	0x00087a42
    d63c:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    d640:	svclt	0x00082a78
    d644:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    d648:			; <UNDEFINED> instruction: 0x47704618
    d64c:	svclt	0x00004770
    d650:	andcs	r4, r4, r0, lsr #20
    d654:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    d658:	addlt	fp, r9, r0, lsr r5
    d65c:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
    d660:	movwls	r6, #30747	; 0x781b
    d664:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d668:			; <UNDEFINED> instruction: 0xf7f49101
    d66c:	stmdbls	r1, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
    d670:	andcs	fp, r0, #24, 2
    d674:	stmib	sp, {r8, r9, sp}^
    d678:	andcs	r2, r4, r4, lsl #6
    d67c:	movwcs	r2, #512	; 0x200
    d680:	movwcs	lr, #10701	; 0x29cd
    d684:	mcr	7, 2, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    d688:			; <UNDEFINED> instruction: 0xf7f5b148
    d68c:	stmdavs	r3, {r1, r2, r4, r5, r6, fp, sp, lr, pc}
    d690:	blcc	59eea8 <ftello64@plt+0x59c3a8>
    d694:	tsteq	r0, #51	; 0x33	; <UNPREDICTABLE>
    d698:	andcs	fp, r1, r8, lsl #30
    d69c:	bmi	401ad0 <ftello64@plt+0x3fefd0>
    d6a0:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    d6a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d6a8:	subsmi	r9, sl, r7, lsl #22
    d6ac:	andlt	sp, r9, r1, lsl #2
    d6b0:			; <UNDEFINED> instruction: 0xf7f4bd30
    d6b4:	stmdbmi	sl, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    d6b8:	andcs	r2, r0, r5, lsl #4
    d6bc:			; <UNDEFINED> instruction: 0xf7f44479
    d6c0:	strmi	lr, [r5], -r6, ror #29
    d6c4:			; <UNDEFINED> instruction: 0xf7f46820
    d6c8:	strmi	lr, [r1], -r0, asr #31
    d6cc:			; <UNDEFINED> instruction: 0xf7fe4628
    d6d0:	svclt	0x0000ffd7
    d6d4:	andeq	fp, r1, sl, ror r6
    d6d8:	strdeq	r0, [r0], -r4
    d6dc:	andeq	fp, r1, lr, lsr #12
    d6e0:	andeq	r9, r0, r0, asr #6
    d6e4:	andcs	r4, r4, r2, lsl sl
    d6e8:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    d6ec:	addlt	fp, r9, r0, lsl #10
    d6f0:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
    d6f4:	movwls	r6, #30747	; 0x781b
    d6f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d6fc:			; <UNDEFINED> instruction: 0xf7f49101
    d700:	ldmdblt	r8!, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    d704:	movwcs	lr, #18909	; 0x49dd
    d708:	stmdbls	r1, {r2, sp}
    d70c:	movwcs	lr, #10701	; 0x29cd
    d710:	mcr	7, 0, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
    d714:	blmi	1dff3c <ftello64@plt+0x1dd43c>
    d718:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d71c:	blls	1e778c <ftello64@plt+0x1e4c8c>
    d720:	qaddle	r4, sl, r3
    d724:	andlt	r2, r9, r1
    d728:	blx	14b8a6 <ftello64@plt+0x148da6>
    d72c:	mrc	7, 5, APSR_nzcv, cr4, cr4, {7}
    d730:	andeq	fp, r1, r6, ror #11
    d734:	strdeq	r0, [r0], -r4
    d738:			; <UNDEFINED> instruction: 0x0001b5b8
    d73c:	andcs	r4, r1, #2048	; 0x800
    d740:	andsvs	r4, sl, fp, ror r4
    d744:	svclt	0x00004770
    d748:	ldrdeq	fp, [r1], -r0
    d74c:			; <UNDEFINED> instruction: 0x4604b538
    d750:	ldrbtmi	r4, [sp], #-3336	; 0xfffff2f8
    d754:			; <UNDEFINED> instruction: 0xb12b686b
    d758:	andcs	r4, r8, #7168	; 0x1c00
    d75c:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    d760:	ldclt	8, cr1, [r8, #-608]!	; 0xfffffda0
    d764:	stmdane	r8!, {r3, r8, sp}^
    d768:	stmdb	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d76c:	rsbvs	r2, fp, r1, lsl #6
    d770:	svclt	0x0000e7f2
    d774:			; <UNDEFINED> instruction: 0x0001babe
    d778:			; <UNDEFINED> instruction: 0x0001bab2
    d77c:	tstcs	r4, sp, lsl #20
    d780:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    d784:	addlt	fp, r3, r0, lsl #10
    d788:			; <UNDEFINED> instruction: 0x466858d3
    d78c:	movwls	r6, #6171	; 0x181b
    d790:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d794:	stmdb	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d798:	blmi	1dffc0 <ftello64@plt+0x1dd4c0>
    d79c:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
    d7a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d7a4:	subsmi	r9, sl, r1, lsl #22
    d7a8:	andlt	sp, r3, r2, lsl #2
    d7ac:	blx	14b92a <ftello64@plt+0x148e2a>
    d7b0:	mrc	7, 3, APSR_nzcv, cr2, cr4, {7}
    d7b4:	andeq	fp, r1, lr, asr #10
    d7b8:	strdeq	r0, [r0], -r4
    d7bc:	andeq	fp, r1, r4, lsr r5
    d7c0:	mcrlt	7, 2, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    d7c4:	blmi	7a0040 <ftello64@plt+0x79d540>
    d7c8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    d7cc:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    d7d0:	movwls	r6, #22555	; 0x581b
    d7d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d7d8:			; <UNDEFINED> instruction: 0xf64db320
    d7dc:	vsubl.s8	q11, d20, d3
    d7e0:	vqsub.s8	d19, d4, d11
    d7e4:	vmlsl.s<illegal width 8>	q9, d0, d0[0]
    d7e8:	blx	fe88f02e <ftello64@plt+0xfe88c52e>
    d7ec:	vst1.8	{d19-d22}, [pc], r0
    d7f0:	stfges	f7, [r3, #-488]	; 0xfffffe18
    d7f4:	ldceq	12, cr10, [r3], {1}
    d7f8:	blx	1b2406 <ftello64@plt+0x1af906>
    d7fc:	blx	4e452 <ftello64@plt+0x4b952>
    d800:	movwls	pc, #8963	; 0x2303	; <UNPREDICTABLE>
    d804:			; <UNDEFINED> instruction: 0xf7f4e008
    d808:	stmdavs	r3, {r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    d80c:	tstle	r9, r4, lsl #22
    d810:	muleq	r3, r5, r8
    d814:	andeq	lr, r3, r4, lsl #17
    d818:	strtmi	r4, [r0], -r9, lsr #12
    d81c:	stcl	7, cr15, [r2, #976]	; 0x3d0
    d820:	blle	ffc17828 <ftello64@plt+0xffc14d28>
    d824:	blmi	1a0048 <ftello64@plt+0x19d548>
    d828:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d82c:	blls	16789c <ftello64@plt+0x164d9c>
    d830:	qaddle	r4, sl, r1
    d834:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    d838:	mcr	7, 1, pc, cr14, cr4, {7}	; <UNPREDICTABLE>
    d83c:	andeq	fp, r1, r8, lsl #10
    d840:	strdeq	r0, [r0], -r4
    d844:	andeq	fp, r1, r8, lsr #9
    d848:	svclt	0x00004770
    d84c:	svclt	0x00004770
    d850:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    d854:	blcs	278c8 <ftello64@plt+0x24dc8>
    d858:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    d85c:	stmdavc	r3, {r0, r2, r3, r5, ip, lr, pc}
    d860:			; <UNDEFINED> instruction: 0xd12a2b2d
    d864:	blcs	9ab978 <ftello64@plt+0x9a8e78>
    d868:	stmvc	r3, {r0, r1, r2, r5, r8, ip, lr, pc}
    d86c:			; <UNDEFINED> instruction: 0xf1a33002
    d870:	stmdbcs	r9, {r4, r5, r8}
    d874:	ldrtlt	sp, [r0], #-2071	; 0xfffff7e9
    d878:			; <UNDEFINED> instruction: 0xf8144604
    d87c:			; <UNDEFINED> instruction: 0xf1a33f01
    d880:	cfstr32cs	mvfx0, [r9, #-192]	; 0xffffff40
    d884:	ldmdblt	r3, {r0, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}^
    d888:	ldfltd	f3, [r0], #-136	; 0xffffff78
    d88c:	andcs	r4, sl, #26214400	; 0x1900000
    d890:	stclt	7, cr15, [r8, #-976]!	; 0xfffffc30
    d894:	andcs	r4, sl, #17825792	; 0x1100000
    d898:			; <UNDEFINED> instruction: 0xf7f4bc30
    d89c:			; <UNDEFINED> instruction: 0xf04fbd23
    d8a0:	ldclt	0, cr3, [r0], #-1020	; 0xfffffc04
    d8a4:	stmdblt	r3, {r4, r5, r6, r8, r9, sl, lr}^
    d8a8:			; <UNDEFINED> instruction: 0x4619b11a
    d8ac:			; <UNDEFINED> instruction: 0xf7f4220a
    d8b0:			; <UNDEFINED> instruction: 0x4611bd19
    d8b4:			; <UNDEFINED> instruction: 0xf7f4220a
    d8b8:			; <UNDEFINED> instruction: 0xf04fbd15
    d8bc:			; <UNDEFINED> instruction: 0x477030ff
    d8c0:			; <UNDEFINED> instruction: 0x0001b9be
    d8c4:	mcrlt	7, 1, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
    d8c8:	mvnsmi	lr, #737280	; 0xb4000
    d8cc:	strmi	r2, [r4], -r1, lsl #2
    d8d0:			; <UNDEFINED> instruction: 0xf7f42000
    d8d4:	mcrmi	15, 2, lr, cr14, cr6, {7}
    d8d8:	andcc	r4, r1, lr, ror r4
    d8dc:	strcs	sp, [r0, -sl, rrx]
    d8e0:	strmi	r2, [r8], -r1, lsl #2
    d8e4:	svc	0x00ecf7f4
    d8e8:	rsbsle	r3, r2, r1
    d8ec:	tstcs	r1, r0, lsl #10
    d8f0:			; <UNDEFINED> instruction: 0xf7f42002
    d8f4:	andcc	lr, r1, r6, ror #31
    d8f8:	blmi	11c1998 <ftello64@plt+0x11bee98>
    d8fc:	svclt	0x00182d02
    d900:			; <UNDEFINED> instruction: 0xf04f2f02
    d904:	svclt	0x000c0900
    d908:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d90c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d910:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    d914:	svccs	0x0001b19e
    d918:	stccs	0, cr13, [r1, #-184]	; 0xffffff48
    d91c:			; <UNDEFINED> instruction: 0xf1b9d035
    d920:	eorsle	r0, ip, r1, lsl #30
    d924:	svceq	0x0000f1b8
    d928:	bmi	f01960 <ftello64@plt+0xefee60>
    d92c:	ldrtmi	r4, [r0], -r3, lsr #12
    d930:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    d934:	svc	0x007ef7f4
    d938:			; <UNDEFINED> instruction: 0xf7f42003
    d93c:			; <UNDEFINED> instruction: 0xf1b8eed4
    d940:	mvnsle	r0, r0, lsl #30
    d944:	mvnshi	lr, #12386304	; 0xbd0000
    d948:	svc	0x0016f7f4
    d94c:	blcs	267960 <ftello64@plt+0x264e60>
    d950:	ldmdami	r2!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}
    d954:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    d958:	mcr	7, 2, pc, cr4, cr4, {7}	; <UNPREDICTABLE>
    d95c:	suble	r2, r7, r2, lsl #16
    d960:	mvnle	r2, r0, lsl #26
    d964:	ldmpl	r3!, {r1, r2, r3, r5, r8, r9, fp, lr}^
    d968:	mcrcs	8, 0, r6, cr0, cr14, {0}
    d96c:	svccs	0x0001d0e4
    d970:	ssatmi	sp, #25, fp, asr #3
    d974:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d978:	strtmi	r4, [r3], -sl, lsr #20
    d97c:	ldrtmi	r2, [r0], -r1, lsl #2
    d980:			; <UNDEFINED> instruction: 0xf7f4447a
    d984:	stccs	15, cr14, [r1, #-352]	; 0xfffffea0
    d988:	bmi	a020b4 <ftello64@plt+0x9ff5b4>
    d98c:	strtmi	r4, [r3], -r9, lsr #12
    d990:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    d994:	svc	0x004ef7f4
    d998:	svceq	0x0001f1b9
    d99c:	bmi	9020ac <ftello64@plt+0x8ff5ac>
    d9a0:	strtmi	r4, [r3], -r9, asr #12
    d9a4:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    d9a8:	svc	0x0044f7f4
    d9ac:	svceq	0x0000f1b8
    d9b0:			; <UNDEFINED> instruction: 0xe7c7d1bb
    d9b4:	mcr	7, 7, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
    d9b8:	blcs	2679cc <ftello64@plt+0x264ecc>
    d9bc:	ldmdami	ip, {r0, r1, r2, r3, r7, r8, ip, lr, pc}
    d9c0:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    d9c4:	mcr	7, 0, pc, cr14, cr4, {7}	; <UNPREDICTABLE>
    d9c8:	svclt	0x000c2800
    d9cc:	strcs	r2, [r2, -r1, lsl #14]
    d9d0:			; <UNDEFINED> instruction: 0xf7f4e786
    d9d4:	stmdavs	r3, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    d9d8:	orrle	r2, r7, r9, lsl #22
    d9dc:	tstcs	r1, r5, lsl r8
    d9e0:			; <UNDEFINED> instruction: 0xf7f44478
    d9e4:	stmdacs	r1, {r9, sl, fp, sp, lr, pc}
    d9e8:	svclt	0x00184605
    d9ec:	ldrb	r2, [lr, -r2, lsl #10]!
    d9f0:	svclt	0x00182d02
    d9f4:	svclt	0x000c2f02
    d9f8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d9fc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    da00:	orrsle	r2, ip, r0, lsl #26
    da04:			; <UNDEFINED> instruction: 0xf04f4b06
    da08:	ldmpl	r3!, {r0, r8, fp}^
    da0c:	usada8	r1, lr, r8, r6
    da10:	strdeq	fp, [r1], -r8
    da14:	strdeq	r0, [r0], -ip
    da18:	andeq	r9, r0, lr, ror #2
    da1c:	andeq	r9, r0, r6, asr #1
    da20:	andeq	r0, r0, r0, lsl r3
    da24:	andeq	r9, r0, r8, lsr #1
    da28:	strheq	r9, [r0], -lr
    da2c:	ldrdeq	r9, [r0], -r2
    da30:	andeq	r9, r0, sl, asr r0
    da34:	andeq	r9, r0, ip, lsr r0
    da38:	ldrbmi	fp, [r0, -r0, lsl #2]!
    da3c:	strmi	r4, [r2], -r3, lsl #18
    da40:	ldrbtmi	r4, [r9], #-2051	; 0xfffff7fd
    da44:			; <UNDEFINED> instruction: 0xf7fe4478
    da48:	svclt	0x0000bdad
    da4c:	muleq	r0, lr, r0
    da50:	andeq	r9, r0, r0, asr #1
    da54:	svclt	0x0096f7f4
    da58:			; <UNDEFINED> instruction: 0x4606b5f8
    da5c:	strmi	r4, [pc], -r8, lsr #26
    da60:	bcs	1ec5c <ftello64@plt+0x1c15c>
    da64:	ldmdavs	r3, {r0, r3, r4, r5, ip, lr, pc}
    da68:	bllt	1adf2c0 <ftello64@plt+0x1adc7c0>
    da6c:			; <UNDEFINED> instruction: 0x46304639
    da70:	mrc	7, 0, APSR_nzcv, cr4, cr4, {7}
    da74:	strcs	fp, [r0, #-2320]	; 0xfffff6f0
    da78:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    da7c:	stmiapl	fp!, {r0, r5, r8, r9, fp, lr}^
    da80:			; <UNDEFINED> instruction: 0xf7f4681d
    da84:	stmdacs	r0, {r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    da88:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    da8c:			; <UNDEFINED> instruction: 0xf005062d
    da90:	addlt	r4, r0, #1065353216	; 0x3f800000
    da94:	orrlt	r4, r3, #335544320	; 0x14000000
    da98:	rscle	r2, ip, r0, lsl #26
    da9c:	blx	1149aba <ftello64@plt+0x1146fba>
    daa0:	eorvs	r2, r3, r0, lsl #6
    daa4:	andcs	r4, r5, #24, 18	; 0x60000
    daa8:	ldrbtmi	r2, [r9], #-0
    daac:	stcl	7, cr15, [lr], #976	; 0x3d0
    dab0:	strtmi	r4, [r8], -r4, lsl #12
    dab4:	svc	0x0048f7f4
    dab8:			; <UNDEFINED> instruction: 0x4631463a
    dabc:	strtmi	r4, [r0], -r3, lsl #12
    dac0:	stc2	7, cr15, [r2, #1016]!	; 0x3f8
    dac4:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    dac8:	blx	ffe49ae4 <ftello64@plt+0xffe46fe4>
    dacc:			; <UNDEFINED> instruction: 0x46304639
    dad0:	stcl	7, cr15, [r4, #976]!	; 0x3d0
    dad4:	sbcle	r2, lr, r0, lsl #16
    dad8:			; <UNDEFINED> instruction: 0xf7f4e7d0
    dadc:	stmdacs	r0, {r5, r6, r7, r8, sl, fp, sp, lr, pc}
    dae0:	blmi	241e0c <ftello64@plt+0x23f30c>
    dae4:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    dae8:	mcr	7, 1, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    daec:	sbcle	r2, r2, r0, lsl #16
    daf0:	addlt	r0, r0, #47185920	; 0x2d00000
    daf4:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
    daf8:	stccs	3, cr4, [r0, #-20]	; 0xffffffec
    dafc:	sbfx	sp, r2, #3, #27
    db00:	andeq	fp, r1, r0, ror r2
    db04:	andeq	r0, r0, ip, lsl r3
    db08:	andeq	r9, r0, sl, ror r0
    db0c:			; <UNDEFINED> instruction: 0x4604b510
    db10:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
    db14:	strmi	fp, [r8], -r3, asr #2
    db18:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    db1c:	strtmi	r4, [r0], -r1, lsl #12
    db20:			; <UNDEFINED> instruction: 0x4010e8bd
    db24:	mcrlt	7, 2, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
    db28:	ldrmi	r4, [r9], -r0, lsr #12
    db2c:			; <UNDEFINED> instruction: 0x4010e8bd
    db30:	mrclt	7, 1, APSR_nzcv, cr12, cr4, {7}
    db34:	ldcllt	7, cr15, [r2], #976	; 0x3d0
    db38:			; <UNDEFINED> instruction: 0x4604b510
    db3c:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
    db40:	strmi	fp, [r8], -r3, asr #2
    db44:	stc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    db48:	strtmi	r4, [r0], -r1, lsl #12
    db4c:			; <UNDEFINED> instruction: 0x4010e8bd
    db50:	svclt	0x006ef7f4
    db54:	ldrmi	r4, [r9], -r0, lsr #12
    db58:			; <UNDEFINED> instruction: 0x4010e8bd
    db5c:	svclt	0x0068f7f4
    db60:	blmi	17204d4 <ftello64@plt+0x171d9d4>
    db64:	push	{r1, r3, r4, r5, r6, sl, lr}
    db68:	strdlt	r4, [r7], r0
    db6c:	pkhtbmi	r5, r1, r3, asr #17
    db70:	movwls	r6, #22555	; 0x581b
    db74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    db78:	stcl	7, cr15, [r6, #976]	; 0x3d0
    db7c:	vadd.i8	d18, d0, d5
    db80:	stmdacc	r6, {r1, r2, r3, r4, r7, pc}
    db84:	bl	2600dc <ftello64@plt+0x25d5dc>
    db88:	ldrbtmi	r0, [r9], #-1280	; 0xfffffb00
    db8c:			; <UNDEFINED> instruction: 0xf7f44628
    db90:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr, pc}
    db94:	addshi	pc, r3, r0, asr #32
    db98:	stcl	7, cr15, [lr, #976]!	; 0x3d0
    db9c:			; <UNDEFINED> instruction: 0xf8df4e4f
    dba0:	tstcs	r8, r0, asr #2
    dba4:	ldmcs	r8!, {r1, r3, r6, r9, ip, sp, lr, pc}^
    dba8:	ldrbtmi	r4, [fp], #1150	; 0x47e
    dbac:	stmdaeq	r3, {r6, r7, r9, ip, sp, lr, pc}
    dbb0:	bl	35f5c0 <ftello64@plt+0x35cac0>
    dbb4:			; <UNDEFINED> instruction: 0xf8da0001
    dbb8:	movwls	r3, #4096	; 0x1000
    dbbc:	mrc	7, 7, APSR_nzcv, cr6, cr4, {7}
    dbc0:	svcls	0x00039c02
    dbc4:			; <UNDEFINED> instruction: 0xf8dae010
    dbc8:	ldmdacs	r1, {}	; <UNPREDICTABLE>
    dbcc:	blls	c21c4 <ftello64@plt+0xbf6c4>
    dbd0:	strbtvs	pc, [r1], #-1601	; 0xfffff9bf	; <UNPREDICTABLE>
    dbd4:	strcs	r9, [r0, -r3, lsl #20]
    dbd8:	strls	r1, [r2], #-2276	; 0xfffff71c
    dbdc:	streq	lr, [r7, -r2, asr #22]
    dbe0:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    dbe4:	rsble	r9, fp, r3, lsl #14
    dbe8:	ldrtmi	r4, [r9], -r0, lsr #12
    dbec:	movwcs	r2, #574	; 0x23e
    dbf0:			; <UNDEFINED> instruction: 0xffc2f006
    dbf4:	ldrtmi	r4, [r9], -r0, lsr #12
    dbf8:			; <UNDEFINED> instruction: 0xf8162300
    dbfc:	eorscs	ip, lr, #2
    dc00:	andgt	pc, r0, r5, lsl #17
    dc04:			; <UNDEFINED> instruction: 0xffb8f006
    dc08:	movwcs	r2, #574	; 0x23e
    dc0c:	strmi	r4, [ip], -r7, lsl #12
    dc10:			; <UNDEFINED> instruction: 0xffb2f006
    dc14:			; <UNDEFINED> instruction: 0x46214638
    dc18:			; <UNDEFINED> instruction: 0xf8162300
    dc1c:	eorscs	ip, lr, #2
    dc20:	andgt	pc, r1, r5, lsl #17
    dc24:			; <UNDEFINED> instruction: 0xffa8f006
    dc28:	movwcs	r2, #574	; 0x23e
    dc2c:	strmi	r4, [ip], -r7, lsl #12
    dc30:			; <UNDEFINED> instruction: 0xffa2f006
    dc34:			; <UNDEFINED> instruction: 0x46214638
    dc38:			; <UNDEFINED> instruction: 0xf8162300
    dc3c:	eorscs	ip, lr, #2
    dc40:	andgt	pc, r2, r5, lsl #17
    dc44:			; <UNDEFINED> instruction: 0xff98f006
    dc48:	movwcs	r2, #574	; 0x23e
    dc4c:	strmi	r4, [ip], -r7, lsl #12
    dc50:			; <UNDEFINED> instruction: 0xff92f006
    dc54:			; <UNDEFINED> instruction: 0x46214638
    dc58:			; <UNDEFINED> instruction: 0xf8162300
    dc5c:	eorscs	ip, lr, #2
    dc60:	andgt	pc, r3, r5, lsl #17
    dc64:			; <UNDEFINED> instruction: 0xff88f006
    dc68:	movwcs	r2, #574	; 0x23e
    dc6c:	strmi	r4, [ip], -r7, lsl #12
    dc70:			; <UNDEFINED> instruction: 0xff82f006
    dc74:	ldrtmi	r2, [r8], -r0, lsl #6
    dc78:			; <UNDEFINED> instruction: 0xf8164621
    dc7c:	eorscs	ip, lr, #2
    dc80:	andgt	pc, r4, r5, lsl #17
    dc84:			; <UNDEFINED> instruction: 0xff78f006
    dc88:	movwcs	r2, #574	; 0x23e
    dc8c:			; <UNDEFINED> instruction: 0xff74f006
    dc90:			; <UNDEFINED> instruction: 0x46484659
    dc94:	strhvc	r5, [fp, #-195]!	; 0xffffff3d
    dc98:			; <UNDEFINED> instruction: 0xff38f7ff
    dc9c:	orrsle	r2, r2, r0, lsl #16
    dca0:			; <UNDEFINED> instruction: 0xf7f49801
    dca4:	strbmi	lr, [r8], -r0, asr #28
    dca8:	blmi	2a04e8 <ftello64@plt+0x29d9e8>
    dcac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    dcb0:	blls	167d20 <ftello64@plt+0x165220>
    dcb4:	qaddle	r4, sl, r9
    dcb8:	pop	{r0, r1, r2, ip, sp, pc}
    dcbc:			; <UNDEFINED> instruction: 0x20168ff0
    dcc0:	mrc	7, 1, APSR_nzcv, cr0, cr4, {7}
    dcc4:	strb	r2, [pc, r0]!
    dcc8:	strb	r2, [sp, r0]!
    dccc:	bl	ff94bca4 <ftello64@plt+0xff9491a4>
    dcd0:	andeq	fp, r1, ip, ror #2
    dcd4:	strdeq	r0, [r0], -r4
    dcd8:			; <UNDEFINED> instruction: 0x00008fbe
    dcdc:	strheq	r9, [r0], -r4
    dce0:	andeq	r8, r0, r6, lsr #31
    dce4:	andeq	fp, r1, r4, lsr #32
    dce8:	stclt	7, cr15, [r0, #-976]!	; 0xfffffc30
    dcec:	mrclt	7, 5, APSR_nzcv, cr10, cr4, {7}
    dcf0:	strbcs	fp, [r4, #-1336]!	; 0xfffffac8
    dcf4:			; <UNDEFINED> instruction: 0xf7f4e006
    dcf8:			; <UNDEFINED> instruction: 0xf7f4eb9a
    dcfc:	stmdavs	r3, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    dd00:	tstle	lr, r2, lsr #22
    dd04:			; <UNDEFINED> instruction: 0xf7f41c68
    dd08:	strtmi	lr, [r9], -r4, lsr #21
    dd0c:	cmplt	r0, r4, lsl #12
    dd10:	ldcl	7, cr15, [ip], {244}	; 0xf4
    dd14:	strmi	r0, [r3], -sp, rrx
    dd18:			; <UNDEFINED> instruction: 0x4620429c
    dd1c:	ldrmi	sp, [r8], -fp, ror #3
    dd20:	movwcs	fp, #3384	; 0xd38
    dd24:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
    dd28:			; <UNDEFINED> instruction: 0xf04fb5f8
    dd2c:	svcmi	0x001f33ff
    dd30:	ldrbtmi	r6, [pc], #-3	; dd38 <ftello64@plt+0xb238>
    dd34:			; <UNDEFINED> instruction: 0x4605b191
    dd38:			; <UNDEFINED> instruction: 0xf7f4460c
    dd3c:	mcrrne	12, 14, lr, r3, cr12
    dd40:	eorle	r4, r5, r6, lsl #12
    dd44:	vst1.8	{d20-d22}, [pc :128], r1
    dd48:			; <UNDEFINED> instruction: 0xf7f46280
    dd4c:	andcc	lr, r1, r0, lsl sp
    dd50:	eorvs	fp, lr, ip, lsl pc
    dd54:	andle	r2, fp, r0, lsl #8
    dd58:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    dd5c:	ldmpl	fp!, {r2, r4, r8, r9, fp, lr}^
    dd60:			; <UNDEFINED> instruction: 0x0624681c
    dd64:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
    dd68:	ldrteq	pc, [r7], #-68	; 0xffffffbc	; <UNPREDICTABLE>
    dd6c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    dd70:	ldmpl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    dd74:			; <UNDEFINED> instruction: 0xf7f4681d
    dd78:	strmi	lr, [r4], -r2, ror #25
    dd7c:	strteq	fp, [sp], -r0, lsr #2
    dd80:			; <UNDEFINED> instruction: 0xf005b284
    dd84:	movwmi	r4, #16638	; 0x40fe
    dd88:			; <UNDEFINED> instruction: 0xf7f44630
    dd8c:			; <UNDEFINED> instruction: 0xe7e3ee9a
    dd90:	ldmpl	fp!, {r0, r1, r2, r8, r9, fp, lr}^
    dd94:			; <UNDEFINED> instruction: 0xf7f4681d
    dd98:			; <UNDEFINED> instruction: 0x4604ecd2
    dd9c:	sbcsle	r2, fp, r0, lsl #16
    dda0:	addlt	r0, r4, #47185920	; 0x2d00000
    dda4:	rscsmi	pc, lr, r5
    dda8:	ldrb	r4, [r5, r4, lsl #6]
    ddac:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    ddb0:	andeq	r0, r0, ip, lsl r3
    ddb4:			; <UNDEFINED> instruction: 0xf04fb5f8
    ddb8:	ldcmi	3, cr3, [r1], #-1020	; 0xfffffc04
    ddbc:	andvs	r4, r3, r6, lsl #12
    ddc0:	tstlt	r1, #124, 8	; 0x7c000000
    ddc4:			; <UNDEFINED> instruction: 0xf7f44608
    ddc8:	strmi	lr, [r5], -sl, lsl #29
    ddcc:	suble	r2, r8, r0, lsl #16
    ddd0:	stc	7, cr15, [r0], #976	; 0x3d0
    ddd4:	strmi	r1, [r7], -r3, asr #24
    ddd8:			; <UNDEFINED> instruction: 0x212fd035
    dddc:			; <UNDEFINED> instruction: 0xf7f44628
    dde0:			; <UNDEFINED> instruction: 0xb108ed90
    dde4:	andvc	r2, r3, r0, lsl #6
    dde8:	sbcvs	pc, r0, #1325400064	; 0x4f000000
    ddec:	vsubhn.i16	d20, q0, <illegal reg q12.5>
    ddf0:	ldrtmi	r4, [r8], -r0, lsl #4
    ddf4:	ldc	7, cr15, [sl], #976	; 0x3d0
    ddf8:	andsle	r3, r0, r1
    ddfc:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    de00:	bl	54bdd8 <ftello64@plt+0x5492d8>
    de04:			; <UNDEFINED> instruction: 0x46206037
    de08:	blmi	7bd5f0 <ftello64@plt+0x7baaf0>
    de0c:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    de10:			; <UNDEFINED> instruction: 0xf0040624
    de14:			; <UNDEFINED> instruction: 0xf04444fe
    de18:			; <UNDEFINED> instruction: 0x46200437
    de1c:	blmi	67d604 <ftello64@plt+0x67ab04>
    de20:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    de24:	stc	7, cr15, [sl], {244}	; 0xf4
    de28:			; <UNDEFINED> instruction: 0xb1204604
    de2c:	addlt	r0, r4, #56623104	; 0x3600000
    de30:	rscsmi	pc, lr, r6
    de34:	ldrtmi	r4, [r8], -r4, lsl #6
    de38:	mcr	7, 2, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
    de3c:			; <UNDEFINED> instruction: 0xf7f44628
    de40:			; <UNDEFINED> instruction: 0x4620eaf6
    de44:	blmi	3fd62c <ftello64@plt+0x3fab2c>
    de48:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    de4c:	ldcl	7, cr15, [r6], #-976	; 0xfffffc30
    de50:	stmdacs	r0, {r2, r9, sl, lr}
    de54:			; <UNDEFINED> instruction: 0x0636d0f2
    de58:			; <UNDEFINED> instruction: 0xf006b284
    de5c:	movwmi	r4, #16638	; 0x40fe
    de60:	blmi	247e18 <ftello64@plt+0x245318>
    de64:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    de68:	stcl	7, cr15, [r8], #-976	; 0xfffffc30
    de6c:	stmdacs	r0, {r2, r9, sl, lr}
    de70:	strteq	sp, [fp], -r9, asr #1
    de74:			; <UNDEFINED> instruction: 0xf003b284
    de78:	tstmi	ip, #-134217725	; 0xf8000003
    de7c:	svclt	0x0000e7c3
    de80:	andeq	sl, r1, r0, lsl pc
    de84:	andeq	r0, r0, ip, lsl r3
    de88:	ldrbmi	r2, [r0, -r0]!
    de8c:	mvnsmi	lr, sp, lsr #18
    de90:	ldcmi	0, cr11, [fp], #-632	; 0xfffffd88
    de94:	blmi	ef82a0 <ftello64@plt+0xef57a0>
    de98:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
    de9c:	strbcs	r4, [lr, #-1664]!	; 0xfffff980
    dea0:	stmiapl	r3!, {r0, r3, r4, r5, r8, r9, sl, fp, lr}^
    dea4:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    dea8:			; <UNDEFINED> instruction: 0xf04f931d
    deac:	strls	r0, [r0, #-768]	; 0xfffffd00
    deb0:	ldcl	7, cr15, [ip, #-976]	; 0xfffffc30
    deb4:			; <UNDEFINED> instruction: 0xf8bdbb80
    deb8:	strmi	r3, [r4], -r4
    debc:	tstle	sp, r1, lsl #22
    dec0:	blcs	b4ac8 <ftello64@plt+0xb1fc8>
    dec4:	blcs	1bc4350 <ftello64@plt+0x1bc1850>
    dec8:	mrcne	8, 2, sp, cr8, cr11, {1}
    decc:			; <UNDEFINED> instruction: 0xf7f41e9d
    ded0:	strmi	lr, [r6], -r0, asr #19
    ded4:	eorsle	r2, lr, r0, lsl #16
    ded8:	tsteq	r6, sp, lsl #2	; <UNPREDICTABLE>
    dedc:			; <UNDEFINED> instruction: 0xf7f4462a
    dee0:	ldrbpl	lr, [r4, #-2688]!	; 0xfffff580
    dee4:	blmi	9e0790 <ftello64@plt+0x9ddc90>
    dee8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    deec:	blls	767f5c <ftello64@plt+0x76545c>
    def0:	qsuble	r4, sl, lr
    def4:	andslt	r4, lr, r0, lsr r6
    def8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    defc:	strbmi	r4, [r1], -r4, lsr #16
    df00:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
    df04:	blx	fe04bf06 <ftello64@plt+0xfe049406>
    df08:	stmdami	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    df0c:	strtmi	r4, [r6], -r1, asr #12
    df10:			; <UNDEFINED> instruction: 0xf7fe4478
    df14:			; <UNDEFINED> instruction: 0xe7e5fb79
    df18:	ldmpl	fp!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    df1c:			; <UNDEFINED> instruction: 0xf7f4681c
    df20:			; <UNDEFINED> instruction: 0xb120ec0e
    df24:	addlt	r0, r0, #36, 12	; 0x2400000
    df28:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
    df2c:			; <UNDEFINED> instruction: 0xf7f44320
    df30:	strbmi	lr, [r1], -ip, lsl #26
    df34:	strmi	r2, [r2], -r0, lsl #12
    df38:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    df3c:	blx	194bf3e <ftello64@plt+0x194943e>
    df40:	ldmdami	r7, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    df44:	strbmi	r4, [r1], -sl, lsr #12
    df48:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
    df4c:	blx	174bf4e <ftello64@plt+0x174944e>
    df50:			; <UNDEFINED> instruction: 0xf7f4e7c8
    df54:	blmi	4489e4 <ftello64@plt+0x445ee4>
    df58:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    df5c:	bl	ffbcbf34 <ftello64@plt+0xffbc9434>
    df60:	strteq	fp, [r4], -r0, lsr #2
    df64:			; <UNDEFINED> instruction: 0xf004b280
    df68:			; <UNDEFINED> instruction: 0x432044fe
    df6c:	stcl	7, cr15, [ip], #976	; 0x3d0
    df70:	strmi	r4, [r2], -r1, asr #12
    df74:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    df78:	blx	11cbf7a <ftello64@plt+0x11c947a>
    df7c:	svclt	0x0000e7b2
    df80:	andeq	sl, r1, r6, lsr lr
    df84:	strdeq	r0, [r0], -r4
    df88:	andeq	sl, r1, ip, lsr #28
    df8c:	andeq	sl, r1, r8, ror #27
    df90:	andeq	r8, r0, r6, ror ip
    df94:	muleq	r0, r8, ip
    df98:	andeq	r0, r0, ip, lsl r3
    df9c:	andeq	r8, r0, lr, lsl ip
    dfa0:	andeq	r8, r0, lr, lsl #25
    dfa4:			; <UNDEFINED> instruction: 0x00008cb2
    dfa8:			; <UNDEFINED> instruction: 0xf7f4b508
    dfac:	stmdacs	r0, {r1, r5, r7, r9, fp, sp, lr, pc}
    dfb0:			; <UNDEFINED> instruction: 0x2000bfb8
    dfb4:			; <UNDEFINED> instruction: 0xf7f4db02
    dfb8:	andcs	lr, r1, r4, lsl #27
    dfbc:	svclt	0x0000bd08
    dfc0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    dfc4:	svclt	0x00004770
    dfc8:	ldrdeq	r8, [r0], -sl
    dfcc:	tstcs	r0, r8, lsr r5
    dfd0:	blx	ff5cbfc4 <ftello64@plt+0xff5c94c4>
    dfd4:	strmi	r2, [r4], -r0, lsl #2
    dfd8:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    dfdc:	blx	ff44bfd0 <ftello64@plt+0xff4494d0>
    dfe0:	strtmi	r4, [r0], -r5, lsl #12
    dfe4:			; <UNDEFINED> instruction: 0xf7fb4629
    dfe8:			; <UNDEFINED> instruction: 0x4603fb1f
    dfec:	ldrmi	r4, [sp], -r8, lsr #12
    dff0:	b	74bfc8 <ftello64@plt+0x7494c8>
    dff4:			; <UNDEFINED> instruction: 0xf7f44620
    dff8:	blx	fed88868 <ftello64@plt+0xfed85d68>
    dffc:	stmdbeq	r0, {r0, r2, r7, ip, sp, lr, pc}^
    e000:	svclt	0x0000bd38
    e004:	andeq	r8, r0, lr, asr #25
    e008:	cfldr32mi	mvfx11, [sl, #-448]	; 0xfffffe40
    e00c:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    e010:	teqlt	r4, r0, lsl r9
    e014:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    e018:			; <UNDEFINED> instruction: 0xf7f44620
    e01c:	movwcs	lr, #2568	; 0xa08
    e020:			; <UNDEFINED> instruction: 0xf7ff602b
    e024:	ldmdbmi	r4, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    e028:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    e02c:			; <UNDEFINED> instruction: 0xf7fb4605
    e030:	ldrdcs	pc, [r0, -r3]
    e034:			; <UNDEFINED> instruction: 0xf7f44604
    e038:	orrslt	lr, r8, r2, lsl ip
    e03c:	strtmi	r4, [r8], -pc, lsl #28
    e040:	andcs	r4, r0, #245760	; 0x3c000
    e044:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
    e048:			; <UNDEFINED> instruction: 0xf7fb6034
    e04c:	smlabtcs	r0, r5, ip, pc	; <UNPREDICTABLE>
    e050:			; <UNDEFINED> instruction: 0xf7f44604
    e054:			; <UNDEFINED> instruction: 0xb128ec04
    e058:			; <UNDEFINED> instruction: 0xf7f44620
    e05c:	ldmdavs	r4!, {r3, r5, r6, r7, r8, fp, sp, lr, pc}
    e060:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    e064:	ldrbtmi	r4, [sp], #-3335	; 0xfffff2f9
    e068:			; <UNDEFINED> instruction: 0xf7f46828
    e06c:	eorvs	lr, ip, r0, ror #19
    e070:	svclt	0x0000e7d0
    e074:	andeq	fp, r1, r4, lsl r2
    e078:	andeq	r8, r0, sl, lsl #25
    e07c:	ldrdeq	fp, [r1], -ip
    e080:	andeq	r8, r0, sl, ror ip
    e084:			; <UNDEFINED> instruction: 0x0001b1ba
    e088:	stmdavc	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    e08c:	strmi	fp, [r5], -ip, asr #2
    e090:	bl	ecc068 <ftello64@plt+0xec9568>
    e094:			; <UNDEFINED> instruction: 0xf8104428
    e098:	blcs	bdd0a4 <ftello64@plt+0xbda5a4>
    e09c:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    e0a0:	strtmi	sp, [r0], -r1
    e0a4:			; <UNDEFINED> instruction: 0x4628bd38
    e0a8:	bl	ff34c080 <ftello64@plt+0xff349580>
    e0ac:			; <UNDEFINED> instruction: 0xf7f44604
    e0b0:	vmlane.f64	d30, d3, d28
    e0b4:	addsmi	r4, ip, #587202560	; 0x23000000
    e0b8:	stmdane	r3!, {r0, r1, r4, r5, r6, r7, r9, ip, lr, pc}
    e0bc:	stfnee	f2, [r0], #-0
    e0c0:	addmi	lr, r3, #2
    e0c4:	rscle	r7, ip, r9, lsl r0
    e0c8:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    e0cc:	rscsle	r2, r8, pc, lsr #20
    e0d0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    e0d4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    e0d8:	svclt	0x00004770
    e0dc:	ldrdeq	r8, [r0], -r2
    e0e0:	ldrlt	r4, [r0, #-2064]	; 0xfffff7f0
    e0e4:			; <UNDEFINED> instruction: 0xf7f44478
    e0e8:	lslslt	lr, r4, #21
    e0ec:	strmi	r7, [r4], -r3, lsl #16
    e0f0:			; <UNDEFINED> instruction: 0x4c0db91b
    e0f4:			; <UNDEFINED> instruction: 0x4620447c
    e0f8:			; <UNDEFINED> instruction: 0xf7ffbd10
    e0fc:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    e100:			; <UNDEFINED> instruction: 0x4604bf18
    e104:			; <UNDEFINED> instruction: 0xf7ff4620
    e108:	stmdacs	r0, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    e10c:	blmi	2028e0 <ftello64@plt+0x1ffde0>
    e110:	strtmi	r2, [r0], -r1, lsl #4
    e114:	tstvc	sl, fp, ror r4
    e118:	stcmi	13, cr11, [r5], {16}
    e11c:			; <UNDEFINED> instruction: 0x4620447c
    e120:	svclt	0x0000bd10
    e124:	andeq	r8, r0, ip, ror #23
    e128:			; <UNDEFINED> instruction: 0x00008bb4
    e12c:	andeq	fp, r1, ip, lsl #2
    e130:	andeq	r8, r0, ip, lsl #23
    e134:	tstlt	r0, r0, ror r5
    e138:	strmi	r7, [r4], -r3, lsl #16
    e13c:			; <UNDEFINED> instruction: 0xf7ffb99b
    e140:	strcs	pc, [r0, #-4047]	; 0xfffff031
    e144:	cfmadd32mi	mvax0, mvfx4, mvfx15, mvfx4
    e148:	ldmvs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
    e14c:	stmdb	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e150:	tstcs	r0, r0, lsr #12
    e154:	blx	54c148 <ftello64@plt+0x549648>
    e158:	strtmi	r4, [r8], -r3, lsl #12
    e15c:	pop	{r0, r1, r4, r5, r7, sp, lr}
    e160:			; <UNDEFINED> instruction: 0xf7f44070
    e164:			; <UNDEFINED> instruction: 0xf7ffb961
    e168:	cdpne	15, 0, cr15, cr5, cr15, {4}
    e16c:	qadd16mi	fp, ip, r8
    e170:			; <UNDEFINED> instruction: 0xf7ff4620
    e174:	stmdacs	r0, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    e178:	blmi	102914 <ftello64@plt+0xffe14>
    e17c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    e180:			; <UNDEFINED> instruction: 0xe7e0711a
    e184:	ldrdeq	fp, [r1], -r8
    e188:	andeq	fp, r1, r2, lsr #1
    e18c:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
    e190:	stmiavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    e194:	strtmi	fp, [r0], -ip, lsl #2
    e198:			; <UNDEFINED> instruction: 0xf7ffbd38
    e19c:	strtmi	pc, [r1], -r1, lsr #31
    e1a0:			; <UNDEFINED> instruction: 0xf9eef7fb
    e1a4:	adcvs	r4, r8, r4, lsl #12
    e1a8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    e1ac:	muleq	r1, r0, r0
    e1b0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    e1b4:	blx	fec2c61c <ftello64@plt+0xfec29b1c>
    e1b8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    e1bc:	svclt	0x00004770
    e1c0:	andeq	fp, r1, lr, rrx
    e1c4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    e1c8:	svclt	0x00004770
    e1cc:	andeq	r8, r0, r6, asr #5
    e1d0:	blmi	fe8e0c60 <ftello64@plt+0xfe8de160>
    e1d4:	push	{r1, r3, r4, r5, r6, sl, lr}
    e1d8:	ldrshtlt	r4, [r0], r0
    e1dc:	pkhtbmi	r5, r9, r3, asr #17
    e1e0:	stcmi	6, cr4, [r0, #520]!	; 0x208
    e1e4:			; <UNDEFINED> instruction: 0x932f681b
    e1e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e1ec:	andvs	r2, fp, r0, lsl #6
    e1f0:			; <UNDEFINED> instruction: 0xf7ff447d
    e1f4:	ldcmi	15, cr15, [ip], {203}	; 0xcb
    e1f8:	rsbshi	pc, r0, #14614528	; 0xdf0000
    e1fc:	ldrbtmi	sl, [ip], #-3619	; 0xfffff1dd
    e200:	ldrbtmi	sl, [r8], #3844	; 0xf04
    e204:			; <UNDEFINED> instruction: 0xf7f43504
    e208:	strbmi	lr, [r2], -r2, lsr #17
    e20c:	strtmi	r2, [r3], -pc, lsr #2
    e210:	ldrtmi	r9, [r0], -r0
    e214:	bl	124c1ec <ftello64@plt+0x12496ec>
    e218:			; <UNDEFINED> instruction: 0x4631463a
    e21c:			; <UNDEFINED> instruction: 0xf7f42003
    e220:	stmdblt	r8!, {r1, r2, r4, sl, fp, sp, lr, pc}
    e224:			; <UNDEFINED> instruction: 0xf4039b08
    e228:			; <UNDEFINED> instruction: 0xf5b34370
    e22c:	andsle	r4, sp, r0, lsl #31
    e230:	blmi	14c38c <ftello64@plt+0x14988c>
    e234:	mvnle	r2, r0, lsl #24
    e238:	ldrdcc	pc, [r0], -r9
    e23c:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    e240:	orreq	pc, r0, #67	; 0x43
    e244:	andcc	pc, r0, r9, asr #17
    e248:			; <UNDEFINED> instruction: 0xffa0f7ff
    e24c:	b	ffecc224 <ftello64@plt+0xffec9724>
    e250:	bmi	fe1dfa68 <ftello64@plt+0xfe1dcf68>
    e254:	ldrbtmi	r4, [sl], #-2946	; 0xfffff47e
    e258:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e25c:	subsmi	r9, sl, pc, lsr #22
    e260:	rschi	pc, r7, r0, asr #32
    e264:	eorslt	r4, r0, r0, lsr #12
    e268:			; <UNDEFINED> instruction: 0x87f0e8bd
    e26c:			; <UNDEFINED> instruction: 0xf7f49c0a
    e270:	addmi	lr, r4, #7208960	; 0x6e0000
    e274:			; <UNDEFINED> instruction: 0xf8d9d008
    e278:			; <UNDEFINED> instruction: 0xf0433000
    e27c:			; <UNDEFINED> instruction: 0xf8c90304
    e280:			; <UNDEFINED> instruction: 0xf1ba3000
    e284:	sbcsle	r0, fp, r0, lsl #30
    e288:			; <UNDEFINED> instruction: 0xf7f44630
    e28c:	vstrne	s29, [r3, #248]	; 0xf8
    e290:	stmdble	r4, {r1, r2, r3, r5, r8, r9, fp, sp}
    e294:	ldrdcc	pc, [r0], -r9
    e298:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    e29c:	ldmdbmi	r5!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    e2a0:	msreq	CPSR_fsxc, #192, 2	; 0x30
    e2a4:	ldrtmi	r2, [r0], #-519	; 0xfffffdf9
    e2a8:			; <UNDEFINED> instruction: 0xf7f44479
    e2ac:			; <UNDEFINED> instruction: 0x463ae958
    e2b0:	andcs	r4, r3, r1, lsr r6
    e2b4:	bl	ff2cc28c <ftello64@plt+0xff2c978c>
    e2b8:	cmple	r6, r0, lsl #16
    e2bc:			; <UNDEFINED> instruction: 0xf4039b08
    e2c0:			; <UNDEFINED> instruction: 0xf5b34370
    e2c4:	rsble	r4, sl, r0, lsl #31
    e2c8:	ldrdcc	pc, [r0], -r9
    e2cc:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    e2d0:	andcc	pc, r0, r9, asr #17
    e2d4:	svceq	0x0000f1ba
    e2d8:	blmi	1a025a8 <ftello64@plt+0x19ffaa8>
    e2dc:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    e2e0:	subsle	r2, r2, r0, lsl #22
    e2e4:	ldrdcc	pc, [r0], -r9
    e2e8:			; <UNDEFINED> instruction: 0xf043ac1e
    e2ec:			; <UNDEFINED> instruction: 0xf8c90320
    e2f0:			; <UNDEFINED> instruction: 0xf7ff3000
    e2f4:	andls	pc, r3, fp, asr #30
    e2f8:	b	1cc2d0 <ftello64@plt+0x1c97d0>
    e2fc:	strtmi	r9, [r1], -r3, lsl #20
    e300:	andcs	r4, r2, r3, lsl #12
    e304:	b	ff8cc2dc <ftello64@plt+0xff8c97dc>
    e308:	cmncs	r8, r0, lsr #12
    e30c:	ldc2l	0, cr15, [r2], {1}
    e310:	stmdacs	r0, {r0, r2, r9, sl, lr}
    e314:	ldmdbmi	r9, {r1, r2, r3, r4, r5, r7, ip, lr, pc}^
    e318:	movwcs	r4, #1538	; 0x602
    e31c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    e320:	blx	b4c316 <ftello64@plt+0xb49816>
    e324:	strtmi	r4, [r8], -r4, lsl #12
    e328:	stm	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e32c:	subsle	r2, r9, r0, lsl #24
    e330:			; <UNDEFINED> instruction: 0x4621463a
    e334:			; <UNDEFINED> instruction: 0xf7f42003
    e338:	stmdacs	r0, {r1, r3, r7, r8, r9, fp, sp, lr, pc}
    e33c:			; <UNDEFINED> instruction: 0xf7f4d041
    e340:	stmdavs	r3, {r2, r3, r4, r9, fp, sp, lr, pc}
    e344:	blcs	9fb60 <ftello64@plt+0x9d060>
    e348:			; <UNDEFINED> instruction: 0xf8d9d053
    e34c:			; <UNDEFINED> instruction: 0xf0433000
    e350:			; <UNDEFINED> instruction: 0xf8c90301
    e354:			; <UNDEFINED> instruction: 0xf1ba3000
    e358:			; <UNDEFINED> instruction: 0xf47f0f00
    e35c:	qsub16mi	sl, r0, sl
    e360:	stmda	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e364:	ldrdcc	pc, [r0], -r9
    e368:			; <UNDEFINED> instruction: 0xf7f4e76a
    e36c:	stmdavs	r3, {r1, r2, r9, fp, sp, lr, pc}
    e370:	orrle	r2, pc, r2, lsl #22
    e374:	ldrtmi	r4, [r0], -r2, asr #18
    e378:			; <UNDEFINED> instruction: 0xf7ff4479
    e37c:			; <UNDEFINED> instruction: 0xb1b8fbc7
    e380:	ldrdcc	pc, [r0], -r9
    e384:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    e388:			; <UNDEFINED> instruction: 0x4630e75a
    e38c:	b	16cc364 <ftello64@plt+0x16c9864>
    e390:	stccs	6, cr4, [r0], {4}
    e394:	svcge	0x005df47f
    e398:	ldrdcc	pc, [r0], -r9
    e39c:	stcls	7, cr14, [sl], {80}	; 0x50
    e3a0:	svc	0x00d4f7f3
    e3a4:	orrle	r4, pc, r4, lsl #5
    e3a8:	ldreq	r9, [sl], r8, lsl #22
    e3ac:	ldr	sp, [r4, ip, lsl #3]
    e3b0:			; <UNDEFINED> instruction: 0x4631463a
    e3b4:			; <UNDEFINED> instruction: 0xf7f42003
    e3b8:	stmdacs	r0, {r1, r3, r6, r8, r9, fp, sp, lr, pc}
    e3bc:	svcge	0x007ef43f
    e3c0:	blls	248168 <ftello64@plt+0x245668>
    e3c4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    e3c8:	svcmi	0x0080f5b3
    e3cc:			; <UNDEFINED> instruction: 0xf8d9d01b
    e3d0:			; <UNDEFINED> instruction: 0xf0433000
    e3d4:			; <UNDEFINED> instruction: 0xf8c90308
    e3d8:			; <UNDEFINED> instruction: 0xf1ba3000
    e3dc:			; <UNDEFINED> instruction: 0xf47f0f00
    e3e0:			; <UNDEFINED> instruction: 0xe7bcaf38
    e3e4:	ldrdcc	pc, [r0], -r9
    e3e8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    e3ec:	andcc	pc, r0, r9, asr #17
    e3f0:			; <UNDEFINED> instruction: 0xf1bae726
    e3f4:	andle	r0, pc, r0, lsl #30
    e3f8:	ldrdcc	pc, [r0], -r9
    e3fc:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    e400:	andcc	pc, r0, r9, asr #17
    e404:	stcls	7, cr14, [sl, #-148]	; 0xffffff6c
    e408:	svc	0x00a0f7f3
    e40c:	bicsle	r4, lr, r5, lsl #5
    e410:	ldreq	r9, [fp], r8, lsl #22
    e414:			; <UNDEFINED> instruction: 0xe71cd1db
    e418:			; <UNDEFINED> instruction: 0x4620491a
    e41c:			; <UNDEFINED> instruction: 0xf7ff4479
    e420:	hvclt	4021	; 0xfb5
    e424:	ldrdcc	pc, [r0], -r9
    e428:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    e42c:	andcc	pc, r0, r9, asr #17
    e430:			; <UNDEFINED> instruction: 0xf7f4e795
    e434:			; <UNDEFINED> instruction: 0x463ae832
    e438:	andcs	r4, r3, r1, lsr r6
    e43c:	bl	1cc414 <ftello64@plt+0x1c9914>
    e440:	adcle	r2, r6, r0, lsl #16
    e444:	ldrdcc	pc, [r0], -r9
    e448:	bcs	a84f8 <ftello64@plt+0xa59f8>
    e44c:			; <UNDEFINED> instruction: 0xf043bf14
    e450:			; <UNDEFINED> instruction: 0xf0430301
    e454:			; <UNDEFINED> instruction: 0xf8c90340
    e458:	str	r3, [r0, r0]
    e45c:	strdeq	sl, [r1], -ip
    e460:	strdeq	r0, [r0], -r4
    e464:	andeq	sl, r1, r4, lsr #17
    e468:	andeq	r8, r0, r2, ror #25
    e46c:	ldrdeq	r8, [r0], -sl
    e470:	andeq	sl, r1, sl, ror sl
    e474:	andeq	r8, r0, r8, asr sl
    e478:	andeq	sl, r1, r4, asr #30
    e47c:	andeq	r8, r0, sl, asr #19
    e480:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    e484:	andeq	r8, r0, r4, lsr r7
    e488:	addlt	fp, r2, r0, lsl r5
    e48c:	bmi	3e14cc <ftello64@plt+0x3de9cc>
    e490:	ldrbtmi	r4, [ip], #-2831	; 0xfffff4f1
    e494:	stmiavs	r0!, {r1, r3, r4, r5, r6, sl, lr}^
    e498:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    e49c:			; <UNDEFINED> instruction: 0xf04f9301
    e4a0:	mrslt	r0, (UNDEF: 120)
    e4a4:	blmi	2a0cd8 <ftello64@plt+0x29e1d8>
    e4a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e4ac:	blls	6851c <ftello64@plt+0x65a1c>
    e4b0:	qaddle	r4, sl, r6
    e4b4:	ldclt	0, cr11, [r0, #-8]
    e4b8:			; <UNDEFINED> instruction: 0xf7ff4669
    e4bc:	rscvs	pc, r0, r9, lsl #29
    e4c0:			; <UNDEFINED> instruction: 0xf7f3e7f0
    e4c4:	svclt	0x0000efea
    e4c8:	andeq	sl, r1, lr, lsl #27
    e4cc:	andeq	sl, r1, ip, lsr r8
    e4d0:	strdeq	r0, [r0], -r4
    e4d4:	andeq	sl, r1, r8, lsr #16
    e4d8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    e4dc:	svclt	0x00004770
    e4e0:	andeq	r8, r0, r2, lsl r8
    e4e4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    e4e8:	svclt	0x00004770
    e4ec:	andeq	r8, r0, r2, lsl r8
    e4f0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    e4f4:	svclt	0x00004770
    e4f8:	andeq	r8, r0, r6, lsl r8
    e4fc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    e500:	svclt	0x00004770
    e504:	andeq	r8, r0, lr, lsr #16
    e508:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    e50c:	svclt	0x00004770
    e510:	muleq	r0, r2, r8
    e514:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    e518:	svclt	0x00004770
    e51c:	andeq	r8, r0, sl, lsr #16
    e520:	addlt	fp, r2, r0, lsl r5
    e524:	bmi	521578 <ftello64@plt+0x51ea78>
    e528:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
    e52c:	stmdbvs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    e530:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    e534:			; <UNDEFINED> instruction: 0xf04f9301
    e538:	mrslt	r0, (UNDEF: 120)
    e53c:	blmi	3e0d84 <ftello64@plt+0x3de284>
    e540:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e544:	blls	685b4 <ftello64@plt+0x65ab4>
    e548:	tstle	r1, sl, asr r0
    e54c:	ldclt	0, cr11, [r0, #-8]
    e550:	smlalttlt	r6, r0, r0, r8
    e554:	andcs	r4, r0, #180224	; 0x2c000
    e558:			; <UNDEFINED> instruction: 0xf7fa4479
    e55c:	blmi	2ce458 <ftello64@plt+0x2cb958>
    e560:	tstvs	r8, fp, ror r4
    e564:	strbtmi	lr, [r9], -sl, ror #15
    e568:	mrc2	7, 1, pc, cr2, cr15, {7}
    e56c:	ldrb	r6, [r1, r0, ror #1]!
    e570:	svc	0x0092f7f3
    e574:	strdeq	sl, [r1], -r6
    e578:	andeq	sl, r1, r4, lsr #15
    e57c:	strdeq	r0, [r0], -r4
    e580:	muleq	r1, r0, r7
    e584:	strdeq	r8, [r0], -ip
    e588:	andeq	sl, r1, r0, asr #25
    e58c:	cfstr32mi	mvfx11, [pc], {16}
    e590:	stmdbvs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    e594:	stmibvs	r3!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
    e598:			; <UNDEFINED> instruction: 0xf7f4b96b
    e59c:	lsrvs	lr, r0, #21
    e5a0:	blmi	2fd9e8 <ftello64@plt+0x2faee8>
    e5a4:	andmi	pc, sp, #64, 4
    e5a8:	stmdami	fp, {r1, r3, r8, fp, lr}
    e5ac:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    e5b0:			; <UNDEFINED> instruction: 0xf7fe4478
    e5b4:	blmi	28cc98 <ftello64@plt+0x28a198>
    e5b8:	andmi	pc, lr, #64, 4
    e5bc:	stmdami	r9, {r3, r8, fp, lr}
    e5c0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    e5c4:			; <UNDEFINED> instruction: 0xf7fe4478
    e5c8:	svclt	0x0000f9ad
    e5cc:	muleq	r1, r0, ip
    e5d0:	andeq	r8, r0, ip, lsr r9
    e5d4:			; <UNDEFINED> instruction: 0x000087b2
    e5d8:	andeq	r8, r0, r8, asr #15
    e5dc:	andeq	r8, r0, r8, lsr #18
    e5e0:	muleq	r0, lr, r7
    e5e4:	ldrdeq	r8, [r0], -r0
    e5e8:	stmdacc	r1, {r3, r8, sl, ip, sp, pc}
    e5ec:	andcs	r4, r1, #162816	; 0x27c00
    e5f0:	cmpvs	sl, fp, ror r4
    e5f4:	vadd.i8	d2, d0, d11
    e5f8:	ldm	pc, {r0, r1, r2, r3, r5, r8, pc}^	; <UNPREDICTABLE>
    e5fc:	andseq	pc, r3, r0, lsl r0	; <UNPREDICTABLE>
    e600:	eoreq	r0, sl, r6, lsr #32
    e604:	subseq	r0, r0, sp, lsr r0
    e608:	rsbseq	r0, r6, r3, rrx
    e60c:	addseq	r0, fp, r9, lsl #1
    e610:	sbceq	r0, r1, lr, lsr #1
    e614:	blmi	fe58e64c <ftello64@plt+0xfe58bb4c>
    e618:	blvs	ff61f80c <ftello64@plt+0xff61cd0c>
    e61c:			; <UNDEFINED> instruction: 0xf0002800
    e620:	stclt	0, cr8, [r8, #-772]	; 0xfffffcfc
    e624:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
    e628:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
    e62c:	ldmibvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    e630:	blcs	1fe40 <ftello64@plt+0x1d340>
    e634:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    e638:	ldrmi	r4, [r8], -pc, lsl #19
    e63c:			; <UNDEFINED> instruction: 0xf7fb4479
    e640:	blmi	fe3ccd74 <ftello64@plt+0xfe3ca274>
    e644:	bicsvs	r4, r8, fp, ror r4
    e648:	pop	{r3, r8, sl, fp, ip, sp, pc}
    e64c:	andcs	r4, r0, r8
    e650:	blmi	fe3079c0 <ftello64@plt+0xfe304ec0>
    e654:	bvs	61f848 <ftello64@plt+0x61cd48>
    e658:	mvnle	r2, r0, lsl #16
    e65c:			; <UNDEFINED> instruction: 0x4602699b
    e660:			; <UNDEFINED> instruction: 0xf0002b00
    e664:	stmibmi	r7, {r0, r1, r3, r5, r6, r7, pc}
    e668:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    e66c:			; <UNDEFINED> instruction: 0xf9b4f7fb
    e670:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
    e674:	sfmlt	f6, 4, [r8, #-96]	; 0xffffffa0
    e678:	ldrbtmi	r4, [fp], #-2948	; 0xfffff47c
    e67c:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr}
    e680:	ldmibvs	fp, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
    e684:	blcs	1fe94 <ftello64@plt+0x1d394>
    e688:	adchi	pc, r0, r0
    e68c:	ldrmi	r4, [r8], -r0, lsl #19
    e690:			; <UNDEFINED> instruction: 0xf7fb4479
    e694:	blmi	200cd20 <ftello64@plt+0x200a220>
    e698:	subsvs	r4, r8, #2063597568	; 0x7b000000
    e69c:	blmi	1fbdac4 <ftello64@plt+0x1fbafc4>
    e6a0:	bvs	fe61f894 <ftello64@plt+0xfe61cd94>
    e6a4:			; <UNDEFINED> instruction: 0xd1bc2800
    e6a8:			; <UNDEFINED> instruction: 0x4602699b
    e6ac:			; <UNDEFINED> instruction: 0xf0002b00
    e6b0:	ldmdbmi	sl!, {r1, r5, r7, pc}^
    e6b4:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    e6b8:			; <UNDEFINED> instruction: 0xf98ef7fb
    e6bc:	ldrbtmi	r4, [fp], #-2936	; 0xfffff488
    e6c0:	sfmlt	f6, 4, [r8, #-608]	; 0xfffffda0
    e6c4:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
    e6c8:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr}
    e6cc:	ldmibvs	fp, {r0, r3, r5, r7, r8, ip, lr, pc}
    e6d0:	blcs	1fee0 <ftello64@plt+0x1d3e0>
    e6d4:	addshi	pc, sp, r0
    e6d8:			; <UNDEFINED> instruction: 0x46184973
    e6dc:			; <UNDEFINED> instruction: 0xf7fb4479
    e6e0:	blmi	1ccccd4 <ftello64@plt+0x1cca1d4>
    e6e4:	tstvs	r8, #2063597568	; 0x7b000000
    e6e8:	blmi	1c7db10 <ftello64@plt+0x1c7b010>
    e6ec:	blvs	161f8e0 <ftello64@plt+0x161cde0>
    e6f0:	orrsle	r2, r6, r0, lsl #16
    e6f4:			; <UNDEFINED> instruction: 0x4602699b
    e6f8:			; <UNDEFINED> instruction: 0xf0002b00
    e6fc:	stmdbmi	sp!, {r0, r1, r7, pc}^
    e700:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    e704:			; <UNDEFINED> instruction: 0xf968f7fb
    e708:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    e70c:	stclt	3, cr6, [r8, #-352]	; 0xfffffea0
    e710:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
    e714:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr}
    e718:	ldmibvs	fp, {r0, r1, r7, r8, ip, lr, pc}
    e71c:	blcs	1ff2c <ftello64@plt+0x1d42c>
    e720:	stmdbmi	r7!, {r1, r2, r3, r4, r5, r6, ip, lr, pc}^
    e724:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    e728:			; <UNDEFINED> instruction: 0xf956f7fb
    e72c:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
    e730:	stclt	3, cr6, [r8, #-608]	; 0xfffffda0
    e734:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
    e738:	stmdacs	r0, {r3, r4, sl, fp, sp, lr}
    e73c:	svcge	0x0071f47f
    e740:			; <UNDEFINED> instruction: 0x4602699b
    e744:	suble	r2, pc, r0, lsl #22
    e748:	ldrmi	r4, [r8], -r0, ror #18
    e74c:			; <UNDEFINED> instruction: 0xf7fb4479
    e750:	blmi	180cc64 <ftello64@plt+0x180a164>
    e754:	ldrvs	r4, [r8], #-1147	; 0xfffffb85
    e758:	blmi	17bdb80 <ftello64@plt+0x17bb080>
    e75c:	cfldrdvs	mvd4, [r8], {123}	; 0x7b
    e760:			; <UNDEFINED> instruction: 0xf47f2800
    e764:	ldmibvs	fp, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
    e768:	blcs	1ff78 <ftello64@plt+0x1d478>
    e76c:	ldmdbmi	sl, {r0, r2, r4, r5, ip, lr, pc}^
    e770:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    e774:			; <UNDEFINED> instruction: 0xf930f7fb
    e778:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
    e77c:	cfstrslt	mvf6, [r8, #-352]	; 0xfffffea0
    e780:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
    e784:	stmdacs	r0, {r3, r4, r6, r7, r9, fp, sp, lr}
    e788:	svcge	0x004bf47f
    e78c:			; <UNDEFINED> instruction: 0x4602699b
    e790:	ldmdbmi	r4, {r0, r1, r3, r5, r7, r8, ip, sp, pc}^
    e794:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    e798:			; <UNDEFINED> instruction: 0xf91ef7fb
    e79c:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    e7a0:	sfmlt	f6, 4, [r8, #-864]	; 0xfffffca0
    e7a4:			; <UNDEFINED> instruction: 0x4602699b
    e7a8:	suble	r2, r0, r0, lsl #22
    e7ac:	ldrmi	r4, [r8], -pc, asr #18
    e7b0:			; <UNDEFINED> instruction: 0xf7fb4479
    e7b4:	blmi	13ccc00 <ftello64@plt+0x13ca100>
    e7b8:	bicsvs	r4, r8, #2063597568	; 0x7b000000
    e7bc:	stmdbmi	sp, {r3, r8, sl, fp, ip, sp, pc}^
    e7c0:	ldrbtmi	r4, [r9], #-2125	; 0xfffff7b3
    e7c4:			; <UNDEFINED> instruction: 0xf7fb4478
    e7c8:	strb	pc, [r7, r7, lsl #18]!	; <UNPREDICTABLE>
    e7cc:	stmdami	ip, {r0, r1, r3, r6, r8, fp, lr}^
    e7d0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e7d4:			; <UNDEFINED> instruction: 0xf900f7fb
    e7d8:	stmdbmi	sl, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    e7dc:	ldrbtmi	r4, [r9], #-2122	; 0xfffff7b6
    e7e0:			; <UNDEFINED> instruction: 0xf7fb4478
    e7e4:			; <UNDEFINED> instruction: 0xe7c7f8f9
    e7e8:	stmdami	r9, {r3, r6, r8, fp, lr}^
    e7ec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e7f0:			; <UNDEFINED> instruction: 0xf8f2f7fb
    e7f4:	stmdbmi	r7, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    e7f8:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
    e7fc:			; <UNDEFINED> instruction: 0xf7fb4478
    e800:	ldrb	pc, [fp, -fp, ror #17]	; <UNPREDICTABLE>
    e804:	stmdami	r6, {r0, r2, r6, r8, fp, lr}^
    e808:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e80c:			; <UNDEFINED> instruction: 0xf8e4f7fb
    e810:	stmdbmi	r4, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    e814:	ldrbtmi	r4, [r9], #-2116	; 0xfffff7bc
    e818:			; <UNDEFINED> instruction: 0xf7fb4478
    e81c:			; <UNDEFINED> instruction: 0xe760f8dd
    e820:	stmdami	r3, {r1, r6, r8, fp, lr}^
    e824:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e828:			; <UNDEFINED> instruction: 0xf8d6f7fb
    e82c:	stmdbmi	r1, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    e830:	ldrbtmi	r4, [r9], #-2113	; 0xfffff7bf
    e834:			; <UNDEFINED> instruction: 0xf7fb4478
    e838:	ldr	pc, [ip, pc, asr #17]!
    e83c:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
    e840:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e844:			; <UNDEFINED> instruction: 0xf8c8f7fb
    e848:	ldmdbmi	lr!, {r1, r4, r8, r9, sl, sp, lr, pc}
    e84c:	ldrbtmi	r4, [r9], #-2110	; 0xfffff7c2
    e850:			; <UNDEFINED> instruction: 0xf7fb4478
    e854:	ldrbt	pc, [r4], r1, asr #17	; <UNPREDICTABLE>
    e858:	vpmin.s8	d20, d0, d28
    e85c:	ldmdami	ip!, {r1, r2, r3, r4, r5, r6, r8, lr}
    e860:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    e864:			; <UNDEFINED> instruction: 0xf7fe3214
    e868:	svclt	0x0000f84d
    e86c:	andeq	sl, r1, r0, lsr ip
    e870:	andeq	sl, r1, r8, lsl #24
    e874:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    e878:	andeq	r8, r0, r0, ror r7
    e87c:	ldrdeq	sl, [r1], -ip
    e880:	andeq	sl, r1, ip, asr #23
    e884:	andeq	r8, r0, r2, ror #14
    e888:	andeq	sl, r1, lr, lsr #23
    e88c:	andeq	sl, r1, r6, lsr #23
    e890:	andeq	r8, r0, ip, asr #14
    e894:	andeq	sl, r1, r8, lsl #23
    e898:	andeq	sl, r1, r0, lsl #23
    e89c:	andeq	r8, r0, sl, lsr r7
    e8a0:	andeq	sl, r1, r2, ror #22
    e8a4:	andeq	sl, r1, sl, asr fp
    e8a8:	andeq	r8, r0, r8, asr r7
    e8ac:	andeq	sl, r1, ip, lsr fp
    e8b0:	andeq	sl, r1, r4, lsr fp
    e8b4:	andeq	r8, r0, r2, ror #14
    e8b8:	andeq	sl, r1, r6, lsl fp
    e8bc:	andeq	sl, r1, lr, lsl #22
    e8c0:	andeq	r8, r0, r2, asr r7
    e8c4:	strdeq	sl, [r1], -r2
    e8c8:	andeq	sl, r1, sl, ror #21
    e8cc:	andeq	r8, r0, r4, asr #14
    e8d0:	andeq	sl, r1, ip, asr #21
    e8d4:	andeq	sl, r1, r4, asr #21
    e8d8:	andeq	r8, r0, lr, asr #14
    e8dc:	andeq	sl, r1, r6, lsr #21
    e8e0:	muleq	r1, lr, sl
    e8e4:	andeq	r8, r0, r6, lsl #13
    e8e8:	andeq	sl, r1, r2, lsl #21
    e8ec:	ldrdeq	r8, [r0], -r4
    e8f0:	andeq	sl, r1, r8, ror #20
    e8f4:	andeq	r8, r0, r2, ror #12
    e8f8:	andeq	r8, r0, r4, lsr r5
    e8fc:	andeq	r8, r0, r4, lsl r6
    e900:	andeq	r8, r0, sl, asr #9
    e904:	strdeq	r8, [r0], -r2
    e908:			; <UNDEFINED> instruction: 0x000084bc
    e90c:	andeq	r8, r0, r0, asr #13
    e910:	andeq	r8, r0, lr, lsr #9
    e914:	andeq	r8, r0, lr, lsl #12
    e918:	strdeq	r8, [r0], -ip
    e91c:	andeq	r8, r0, r8, ror #12
    e920:	muleq	r0, r2, r4
    e924:	andeq	r8, r0, sl, lsr r6
    e928:	andeq	r8, r0, r0, ror #9
    e92c:	andeq	r8, r0, r8, asr r6
    e930:	andeq	r8, r0, r6, ror r4
    e934:	andeq	r8, r0, r6, asr r6
    e938:	andeq	r8, r0, r8, ror #8
    e93c:	muleq	r0, r0, r5
    e940:			; <UNDEFINED> instruction: 0x000084b6
    e944:	andeq	r8, r0, r2, ror r5
    e948:	andeq	r8, r0, ip, asr #8
    e94c:	andeq	r8, r0, r8, lsl #13
    e950:	strdeq	r8, [r0], -lr
    e954:			; <UNDEFINED> instruction: 0xf7ff2001
    e958:	svclt	0x0000bb57
    e95c:	andeq	r0, r0, r0
    e960:	mcrne	4, 2, fp, cr12, cr0, {0}
    e964:	msrne	SPSR_fsc, #64, 4
    e968:	bl	ff118d78 <ftello64@plt+0xff116278>
    e96c:	svclt	0x00c41444
    e970:	tstcc	r7, r9, lsl #1
    e974:	movwmi	pc, #2819	; 0xb03	; <UNPREDICTABLE>
    e978:			; <UNDEFINED> instruction: 0xf100bfd8
    e97c:	vqadd.s8	<illegal reg q9.5>, q12, <illegal reg q15.5>
    e980:	vmov.i32	d21, #6225920	; 0x005f0000
    e984:	ldrmi	r1, [sl], #-1259	; 0xfffffb15
    e988:			; <UNDEFINED> instruction: 0xf64cbfc4
    e98c:			; <UNDEFINED> instruction: 0xf6cc43cd
    e990:			; <UNDEFINED> instruction: 0xf50243cc
    e994:	blx	fe1134e6 <ftello64@plt+0xfe1109e6>
    e998:			; <UNDEFINED> instruction: 0xf502c400
    e99c:	svclt	0x00c87239
    e9a0:	smlatbcc	r1, r3, fp, pc	; <UNPREDICTABLE>
    e9a4:	movweq	pc, #12544	; 0x3100	; <UNPREDICTABLE>
    e9a8:	bl	fe8be8d0 <ftello64@plt+0xfe8bbdd0>
    e9ac:			; <UNDEFINED> instruction: 0x17c102d1
    e9b0:	cmnne	r4, r1, asr #23
    e9b4:	eoreq	lr, r0, r0, lsr sl
    e9b8:	ldrmi	fp, [r8], -r8, lsr #30
    e9bc:			; <UNDEFINED> instruction: 0xf85d3101
    e9c0:	addne	r4, r3, r4, lsl #22
    e9c4:	cmpeq	r1, r1, lsl #22
    e9c8:	b	c55cf0 <ftello64@plt+0xc531f0>
    e9cc:	svclt	0x00280121
    e9d0:	bl	fe8e01dc <ftello64@plt+0xfe8dd6dc>
    e9d4:	ldrmi	r0, [r0], #-161	; 0xffffff5f
    e9d8:	svclt	0x00004770
    e9dc:	svcmi	0x00f0e92d
    e9e0:	ldrbne	pc, [r2], #1440	; 0x5a0	; <UNPREDICTABLE>
    e9e4:	ldrtvc	pc, [r9], #-1444	; 0xfffffa5c	; <UNPREDICTABLE>
    e9e8:	ldrbcc	pc, [r3], -r6, asr #4	; <UNPREDICTABLE>
    e9ec:	strcc	pc, [pc], -fp, asr #5
    e9f0:	addlt	r4, r5, r5, lsl #12
    e9f4:	strmi	pc, [r9, -r5, asr #12]!
    e9f8:	streq	pc, [r4], #-2982	; 0xfffff45a
    e9fc:	stmdbvc	sl, {r0, r2, r3, r6, r9, ip, sp, lr, pc}
    ea00:	strtmi	pc, [r8], -r5, asr #12
    ea04:	strcs	pc, [pc, ip, asr #5]
    ea08:	strcs	pc, [pc], r0, asr #5
    ea0c:	stmibeq	r3!, {r6, r7, r9, ip, sp, lr, pc}
    ea10:	stmdane	sp!, {r6, r9, ip, sp, lr, pc}^
    ea14:	andne	lr, r1, #3358720	; 0x334000
    ea18:	beq	93362c <ftello64@plt+0x930b2c>
    ea1c:	strcc	lr, [r1], #-0
    ea20:	strtmi	r2, [r0], -r1, lsl #4
    ea24:			; <UNDEFINED> instruction: 0xf7ff4611
    ea28:	blx	20e89e <ftello64@plt+0x20bd9e>
    ea2c:			; <UNDEFINED> instruction: 0xf004f304
    ea30:	bl	fed8f244 <ftello64@plt+0xfed8c744>
    ea34:	bl	fe952908 <ftello64@plt+0xfe94fe08>
    ea38:	movwle	r0, #20480	; 0x5000
    ea3c:	svcne	0x0033ebb9
    ea40:	vrecps.f32	d27, d0, d24
    ea44:	movwle	r1, #17261	; 0x436d
    ea48:	svclt	0x000c2a00
    ea4c:			; <UNDEFINED> instruction: 0x73b7f44f
    ea50:	addsmi	r4, r8, #70254592	; 0x4300000
    ea54:			; <UNDEFINED> instruction: 0xf640dce3
    ea58:	vmlal.s<illegal width 8>	q8, d8, d3[0]
    ea5c:	strbne	r4, [r3, r1, lsr #4]
    ea60:	ldmdbpl	pc, {r3, r6, r9, ip, sp, lr, pc}	; <UNPREDICTABLE>
    ea64:	andne	pc, r0, #133120	; 0x20800
    ea68:	stmibne	fp!, {r0, r2, r6, r7, r9, ip, sp, lr, pc}^
    ea6c:	bl	ff0dfab4 <ftello64@plt+0xff0dcfb4>
    ea70:	movwcc	r1, #4896	; 0x1320
    ea74:	strcs	pc, [r4], -r9, lsr #23
    ea78:	bleq	8ae8c <ftello64@plt+0x8838c>
    ea7c:			; <UNDEFINED> instruction: 0xf0042364
    ea80:	ldmdbeq	r7!, {r0, r1, fp}^
    ea84:	blx	d1266 <ftello64@plt+0xce766>
    ea88:	vst1.8	{d20}, [pc :64], r7
    ea8c:	blx	eb9b6 <ftello64@plt+0xe8eb6>
    ea90:			; <UNDEFINED> instruction: 0xf10b4616
    ea94:	andcs	r3, r1, #1044480	; 0xff000
    ea98:	ldrbmi	r4, [r1], -r0, lsr #12
    ea9c:			; <UNDEFINED> instruction: 0xff60f7ff
    eaa0:	mvnscc	pc, #-2147483646	; 0x80000002
    eaa4:	blcs	2d534c <ftello64@plt+0x2d284c>
    eaa8:	ldm	pc, {r1, r2, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    eaac:	blmi	1caac0 <ftello64@plt+0x1c7fc0>
    eab0:	svceq	0x00060f06
    eab4:	streq	r0, [pc], -r6, lsl #12
    eab8:	andscs	r0, pc, #15728640	; 0xf00000
    eabc:	sfmle	f4, 4, [r8, #-576]	; 0xfffffdc0
    eac0:	svceq	0x000df1bb
    eac4:			; <UNDEFINED> instruction: 0xf10bd050
    eac8:	strb	r0, [r2, r1, lsl #22]!
    eacc:	addsmi	r2, r0, #-536870911	; 0xe0000001
    ead0:	strdcc	sp, [r1], -r6
    ead4:	lfmle	f4, 4, [pc, #-576]!	; e89c <ftello64@plt+0xbd9c>
    ead8:	svceq	0x000df1bb
    eadc:	svclt	0x000146da
    eae0:	beq	8ac24 <ftello64@plt+0x88124>
    eae4:	ldrbmi	r4, [r0], -r2, lsr #12
    eae8:	cmple	r2, r4, asr r4
    eaec:	ldrpl	pc, [pc], -r8, asr #4
    eaf0:	strbtne	pc, [fp], r5, asr #5	; <UNPREDICTABLE>
    eaf4:	blx	fe1b5702 <ftello64@plt+0xfe1b2c02>
    eaf8:	andsvs	r1, ip, r2, lsl #14
    eafc:	stmdbls	r2, {r0, r1, r4, r6, r7, r8, r9, sl, ip}
    eb00:	strbtne	pc, [sp], -r0, asr #4	; <UNPREDICTABLE>
    eb04:	ldrpl	pc, [r4], #-2822	; 0xfffff4fa
    eb08:	andge	pc, r0, r1, asr #17
    eb0c:	cmnne	r7, #199680	; 0x30c00
    eb10:	movwcc	r9, #7427	; 0x1d03
    eb14:	b	c95e60 <ftello64@plt+0xc93360>
    eb18:	svclt	0x00280222
    eb1c:	bl	e034c <ftello64@plt+0xdd84c>
    eb20:	eorvs	r0, r8, r3, asr #6
    eb24:			; <UNDEFINED> instruction: 0xf5a41cd9
    eb28:	b	cd2e78 <ftello64@plt+0xcd0378>
    eb2c:	svclt	0x00280323
    eb30:	addsne	r4, r2, fp, lsl #12
    eb34:	eorsvc	pc, r9, r0, lsr #11
    eb38:			; <UNDEFINED> instruction: 0x03a3eba2
    eb3c:	andlt	r1, r5, r0, asr #21
    eb40:	svchi	0x00f0e8bd
    eb44:	cmplt	lr, r7, asr r9
    eb48:	addsmi	r2, r0, #28, 4	; 0xc0000001
    eb4c:			; <UNDEFINED> instruction: 0x3001dcbb
    eb50:	sfmle	f4, 4, [ip], {144}	; 0x90
    eb54:	beq	cac98 <ftello64@plt+0xc8198>
    eb58:	strb	r1, [r7, r2, ror #28]
    eb5c:	svceq	0x0000f1b8
    eb60:	andscs	fp, sp, #12, 30	; 0x30
    eb64:			; <UNDEFINED> instruction: 0xe7f0221c
    eb68:	movwcs	r3, #5121	; 0x1401
    eb6c:			; <UNDEFINED> instruction: 0xf04fe782
    eb70:	vmulne.f32	s1, s4, s6
    eb74:	ldr	r2, [r9, r1]!
    eb78:	vpmax.s8	d20, d0, d3
    eb7c:	stmdami	r3, {r0, r1, r4, r8, ip, sp}
    eb80:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    eb84:	mrc2	7, 5, pc, cr14, cr13, {7}
    eb88:	andeq	r8, r0, r0, lsl #10
    eb8c:	andeq	r8, r0, lr, lsl #7
    eb90:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    eb94:			; <UNDEFINED> instruction: 0xf8104602
    eb98:	blcc	c1d7a4 <ftello64@plt+0xc1aca4>
    eb9c:	stmdale	r7!, {r0, r3, r8, r9, fp, sp}
    eba0:	mvnsle	r4, r8, lsl #5
    eba4:	blcs	152cbb8 <ftello64@plt+0x152a0b8>
    eba8:	ldrlt	sp, [r0, #-290]	; 0xfffffede
    ebac:			; <UNDEFINED> instruction: 0xf1021c93
    ebb0:	ldrmi	r0, [r8], -r8, lsl #8
    ebb4:	stmdavc	r1, {r0, r8, r9, ip, sp}
    ebb8:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
    ebbc:	addsmi	sp, ip, #28, 16	; 0x1c0000
    ebc0:	bvc	5433a4 <ftello64@plt+0x5408a4>
    ebc4:	svclt	0x00082c5a
    ebc8:	orrslt	r7, ip, r4, lsl #17
    ebcc:	strle	r0, [r6], #-1570	; 0xfffff9de
    ebd0:	ldcl	7, cr15, [r0, #-972]!	; 0xfffffc34
    ebd4:			; <UNDEFINED> instruction: 0xf8336803
    ebd8:	ldreq	r3, [fp], #20
    ebdc:	cfstrscs	mvf13, [ip], #-40	; 0xffffffd8
    ebe0:	ldccs	15, cr11, [sl], #-96	; 0xffffffa0
    ebe4:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    ebe8:			; <UNDEFINED> instruction: 0xf0842400
    ebec:	ldclt	0, cr0, [r0, #-4]
    ebf0:	ldrbmi	r2, [r0, -r0]!
    ebf4:	ldclt	0, cr2, [r0, #-4]
    ebf8:	ldclt	0, cr2, [r0, #-0]
    ebfc:			; <UNDEFINED> instruction: 0xf8101d02
    ec00:	blcc	c1d80c <ftello64@plt+0xc1ad0c>
    ec04:	vqdmulh.s<illegal width 8>	d2, d0, d9
    ec08:	addsmi	r8, r0, #131	; 0x83
    ec0c:	stmdavc	r3, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    ec10:	cmnle	sp, sp, lsr #22
    ec14:	blcc	c2cd28 <ftello64@plt+0xc2a228>
    ec18:	bcs	27b788 <ftello64@plt+0x278c88>
    ec1c:	ldrtlt	sp, [r0], #-2168	; 0xfffff788
    ec20:	bcc	c2ce30 <ftello64@plt+0xc2a330>
    ec24:	sfmcs	f3, 1, [r9], {212}	; 0xd4
    ec28:	stmiavc	r4, {r2, r4, r5, r6, fp, ip, lr, pc}^
    ec2c:	cmnle	r1, sp, lsr #24
    ec30:	blx	117c62 <ftello64@plt+0x115162>
    ec34:	blcc	57848 <ftello64@plt+0x54d48>
    ec38:	stmdale	fp!, {r0, r1, r3, r8, r9, fp, sp}^
    ec3c:	blcc	c2d050 <ftello64@plt+0xc2a550>
    ec40:	bcs	27b7b0 <ftello64@plt+0x278cb0>
    ec44:	stmdbvc	r2, {r1, r2, r5, r6, fp, ip, lr, pc}^
    ec48:	sbcslt	r3, r5, #48, 20	; 0x30000
    ec4c:	stmdale	r1!, {r0, r3, r8, sl, fp, sp}^
    ec50:	movwcs	pc, #15108	; 0x3b04	; <UNPREDICTABLE>
    ec54:	blcs	79d860 <ftello64@plt+0x79ad60>
    ec58:	stmibvc	r2, {r2, r3, r4, r6, fp, ip, lr, pc}
    ec5c:	msreq	CPSR_fs, #-2147483608	; 0x80000028
    ec60:			; <UNDEFINED> instruction: 0xf383fab3
    ec64:	bcs	111d8 <ftello64@plt+0xe6d8>
    ec68:	movwcs	fp, #7944	; 0x1f08
    ec6c:	cmple	r4, r0, lsl #22
    ec70:	svclt	0x00182a20
    ec74:	cmple	sp, r9, lsl #20
    ec78:	cmple	lr, r0, lsl #18
    ec7c:	blcs	26d390 <ftello64@plt+0x26a890>
    ec80:	blcs	83e8e8 <ftello64@plt+0x83bde8>
    ec84:	blcc	c42db0 <ftello64@plt+0xc402b0>
    ec88:	bcs	27b7f8 <ftello64@plt+0x278cf8>
    ec8c:	bvc	c4d9c <ftello64@plt+0xc229c>
    ec90:	sbcslt	r3, r4, #48, 20	; 0x30000
    ec94:	ldmdale	sp!, {r0, r3, sl, fp, sp}
    ec98:	blx	117cca <ftello64@plt+0x1151ca>
    ec9c:	blcs	5d78b0 <ftello64@plt+0x5d4db0>
    eca0:	bvc	1105d88 <ftello64@plt+0x1103288>
    eca4:	eorsle	r2, r8, r0, lsl #22
    eca8:	eorsle	r2, r6, ip, lsr #22
    ecac:	teqle	r1, sl, lsr fp
    ecb0:	blcc	c2d6c4 <ftello64@plt+0xc2abc4>
    ecb4:	bcs	27b824 <ftello64@plt+0x278d24>
    ecb8:	bvc	ff0c4d70 <ftello64@plt+0xff0c2270>
    ecbc:	sbcslt	r3, r1, #48, 20	; 0x30000
    ecc0:	stmdale	r7!, {r0, r3, r8, fp, sp}
    ecc4:	movwcs	pc, #15108	; 0x3b04	; <UNPREDICTABLE>
    ecc8:			; <UNDEFINED> instruction: 0xdc232b3b
    eccc:			; <UNDEFINED> instruction: 0xb3227b02
    ecd0:	msreq	CPSR_fs, r2, lsr #3
    ecd4:	cmpmi	fp, fp, asr #4
    ecd8:	bcs	ebd4cc <ftello64@plt+0xeba9cc>
    ecdc:	blvc	10c314c <ftello64@plt+0x10c064c>
    ece0:	sbcslt	r3, r1, #48, 20	; 0x30000
    ece4:	ldmdale	r5, {r0, r3, r8, fp, sp}
    ece8:	ldmdbcc	r0!, {r0, r7, r8, r9, fp, ip, sp, lr}
    ecec:	sfmcs	f3, 1, [r9, #-820]	; 0xfffffccc
    ecf0:	blx	144d3a <ftello64@plt+0x14223a>
    ecf4:	bcs	f13504 <ftello64@plt+0xf10a04>
    ecf8:	blvc	ff045d30 <ftello64@plt+0xff043230>
    ecfc:	svceq	0x00dff010
    ed00:	stmdacs	ip!, {r0, r1, r3, ip, lr, pc}
    ed04:			; <UNDEFINED> instruction: 0xf1a0d009
    ed08:	subsmi	r0, r8, #603979776	; 0x24000000
    ed0c:	and	r4, r2, r8, asr r1
    ed10:	ldrbmi	r2, [r0, -r0]!
    ed14:	ldclt	0, cr2, [r0], #-0
    ed18:	andcs	r4, r1, r0, ror r7
    ed1c:	svclt	0x0000e7fb
    ed20:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    ed24:	andcc	r4, r1, r2, lsl #12
    ed28:	blcc	c2cd7c <ftello64@plt+0xc2a27c>
    ed2c:	stmdale	pc, {r0, r3, r8, r9, fp, sp}	; <UNPREDICTABLE>
    ed30:	mvnsle	r4, r8, lsl #5
    ed34:	blcs	152cd48 <ftello64@plt+0x152a248>
    ed38:	andcc	sp, r7, #-2147483646	; 0x80000002
    ed3c:			; <UNDEFINED> instruction: 0xf8114601
    ed40:	blcc	c1e94c <ftello64@plt+0xc1be4c>
    ed44:	stmdale	r3, {r0, r3, r8, r9, fp, sp}
    ed48:	mvnsle	r4, sl, lsl #5
    ed4c:	ldrbmi	r2, [r0, -r0]!
    ed50:	ldrbmi	r2, [r0, -r1, lsr #1]!
    ed54:	andcs	fp, r0, r8, lsl #10
    ed58:	bl	16ccd2c <ftello64@plt+0x16ca22c>
    ed5c:	andle	r1, sp, r3, asr #24
    ed60:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
    ed64:	cmplt	r3, r3, lsl r8
    ed68:	blcs	68eb8 <ftello64@plt+0x663b8>
    ed6c:	ldrmi	fp, [r0], -r8, lsl #30
    ed70:	blcs	c2d84 <ftello64@plt+0xc0284>
    ed74:	stmne	r0, {r2, r3, r8, r9, sl, fp, ip, sp, pc}
    ed78:	vstrlt	s2, [r8, #-512]	; 0xfffffe00
    ed7c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    ed80:	ldc2l	7, cr15, [lr], #-1012	; 0xfffffc0c
    ed84:	andeq	sl, r1, r6, lsl #10
    ed88:	andeq	r8, r0, sl, lsr #3
    ed8c:	blt	19ccd60 <ftello64@plt+0x19ca260>
    ed90:	blmi	721604 <ftello64@plt+0x71eb04>
    ed94:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    ed98:	ldmpl	r3, {r2, r4, r7, ip, sp, pc}^
    ed9c:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    eda0:			; <UNDEFINED> instruction: 0xf04f9313
    eda4:			; <UNDEFINED> instruction: 0xf7ff0300
    eda8:	stmdbge	r8, {r0, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    edac:	stmdage	r7, {r0, r1, r9, sl, lr}
    edb0:			; <UNDEFINED> instruction: 0xf7f39307
    edb4:			; <UNDEFINED> instruction: 0x4604ea56
    edb8:	stmdavs	r6, {r3, r5, r6, r7, r8, ip, sp, pc}
    edbc:	stmdbvs	r3!, {r3, r5, r9, sl, lr}^
    edc0:	bmi	457208 <ftello64@plt+0x454708>
    edc4:	vmax.s8	d9, d3, d4
    edc8:	stmdavs	r5!, {r2, r3, r5, r6, r8, r9, ip, sp, lr}^
    edcc:	strls	r4, [r3, #-1146]	; 0xfffffb86
    edd0:	strls	r6, [r2, #-2213]	; 0xfffff75b
    edd4:	strls	r6, [r1, #-2277]	; 0xfffff71b
    edd8:	strcc	r6, [r1], #-2340	; 0xfffff6dc
    eddc:			; <UNDEFINED> instruction: 0xf7f39400
    ede0:	bmi	2ca378 <ftello64@plt+0x2c7878>
    ede4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    ede8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    edec:	subsmi	r9, sl, r3, lsl fp
    edf0:	andslt	sp, r4, r3, lsl #2
    edf4:	eorvc	fp, r8, r0, ror sp
    edf8:			; <UNDEFINED> instruction: 0xf7f3e7f3
    edfc:	svclt	0x0000eb4e
    ee00:	andeq	r9, r1, ip, lsr pc
    ee04:	strdeq	r0, [r0], -r4
    ee08:	andeq	r8, r0, ip, ror #2
    ee0c:	andeq	r9, r1, sl, ror #29
    ee10:			; <UNDEFINED> instruction: 0x4604b538
    ee14:	strmi	r2, [sp], -r0
    ee18:	b	ffeccdec <ftello64@plt+0xffeca2ec>
    ee1c:	svclt	0x001842a0
    ee20:	svccc	0x00fff1b4
    ee24:	blmi	3c3240 <ftello64@plt+0x3c0740>
    ee28:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    ee2c:	andcs	lr, r0, #3194880	; 0x30c000
    ee30:			; <UNDEFINED> instruction: 0xb12dbd38
    ee34:	andcs	r4, r1, #11264	; 0x2c00
    ee38:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ee3c:	cfldrslt	mvf2, [r8, #-0]
    ee40:	ble	19f8c8 <ftello64@plt+0x19cdc8>
    ee44:	bne	921a6c <ftello64@plt+0x91ef6c>
    ee48:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    ee4c:	strcs	lr, [r0], #-2499	; 0xfffff63d
    ee50:	blmi	1be338 <ftello64@plt+0x1bb838>
    ee54:	andcs	r1, r3, #4, 22	; 0x1000
    ee58:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ee5c:	cfldrslt	mvf2, [r8, #-0]
    ee60:	andeq	sl, r1, lr, lsr r4
    ee64:	andeq	sl, r1, r0, lsr r4
    ee68:	andeq	sl, r1, lr, lsl r4
    ee6c:	andeq	sl, r1, r0, lsl r4
    ee70:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    ee74:			; <UNDEFINED> instruction: 0x47706818
    ee78:	strdeq	sl, [r1], -r6
    ee7c:	svclt	0x006af7ff
    ee80:	blmi	e61768 <ftello64@plt+0xe5ec68>
    ee84:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    ee88:	ldmpl	r3, {r2, r3, r7, ip, sp, pc}^
    ee8c:	ldmdavs	fp, {r2, r9, sl, lr}
    ee90:			; <UNDEFINED> instruction: 0xf04f930b
    ee94:			; <UNDEFINED> instruction: 0xf7f30300
    ee98:	stmdacs	sl, {r3, r4, r5, sl, fp, sp, lr, pc}
    ee9c:	stmdbvc	r3!, {r1, r8, ip, lr, pc}
    eea0:	andle	r2, sl, sp, lsr #22
    eea4:	bmi	c56eac <ftello64@plt+0xc543ac>
    eea8:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
    eeac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    eeb0:	subsmi	r9, sl, fp, lsl #22
    eeb4:	andlt	sp, ip, r4, asr r1
    eeb8:	stmibvc	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    eebc:	mvnsle	r2, sp, lsr #22
    eec0:	stclne	14, cr1, [r1], #392	; 0x188
    eec4:	svccc	0x0001f812
    eec8:	blcs	25db90 <ftello64@plt+0x25b090>
    eecc:	addmi	sp, sl, #15335424	; 0xea0000
    eed0:	stmdbvc	r3!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    eed4:	blcs	25db9c <ftello64@plt+0x25b09c>
    eed8:	stmibvc	r3!, {r2, r5, r6, r7, fp, ip, lr, pc}
    eedc:	blcs	25dba4 <ftello64@plt+0x25b0a4>
    eee0:	bvc	905268 <ftello64@plt+0x902768>
    eee4:	blcs	25dbac <ftello64@plt+0x25b0ac>
    eee8:	bvc	1905260 <ftello64@plt+0x1902760>
    eeec:	blcs	25dbb4 <ftello64@plt+0x25b0b4>
    eef0:	andcs	sp, sl, #216, 16	; 0xd80000
    eef4:	strtmi	r2, [r0], -r0, lsl #2
    eef8:	ldmib	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    eefc:	tstcs	r0, sl, lsl #4
    ef00:	stclne	6, cr4, [r0, #-20]!	; 0xffffffec
    ef04:	ldmib	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ef08:	andcs	r2, sl, #0, 2
    ef0c:			; <UNDEFINED> instruction: 0xf1044603
    ef10:	ldrmi	r0, [ip], -r8
    ef14:	stmib	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ef18:			; <UNDEFINED> instruction: 0x71b1f240
    ef1c:			; <UNDEFINED> instruction: 0xf104428d
    ef20:	svclt	0x00cc34ff
    ef24:	mrscs	r2, (UNDEF: 17)
    ef28:	svclt	0x00882c0b
    ef2c:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    ef30:	stmdbcs	r0, {r1, r2, r9, sl, lr}
    ef34:	mcrne	1, 2, sp, cr3, cr6, {5}
    ef38:	ldmle	r3!, {r1, r2, r3, r4, r8, r9, fp, sp}
    ef3c:	eorcs	r4, ip, #112197632	; 0x6b00000
    ef40:			; <UNDEFINED> instruction: 0xf2a54618
    ef44:			; <UNDEFINED> instruction: 0xf7f3756c
    ef48:			; <UNDEFINED> instruction: 0xf04fec3a
    ef4c:			; <UNDEFINED> instruction: 0x960333ff
    ef50:	strls	r9, [r5, #-776]	; 0xfffffcf8
    ef54:			; <UNDEFINED> instruction: 0xf7f39404
    ef58:	mcrrne	9, 14, lr, r3, cr12	; <UNPREDICTABLE>
    ef5c:	str	sp, [r1, r3, lsr #3]!
    ef60:	b	fe6ccf34 <ftello64@plt+0xfe6ca434>
    ef64:	andeq	r9, r1, ip, asr #28
    ef68:	strdeq	r0, [r0], -r4
    ef6c:	andeq	r9, r1, r6, lsr #28
    ef70:	tstlt	r3, r3, lsl #16
    ef74:	ldrmi	lr, [r8], -ip, lsl #12
    ef78:	svclt	0x00004770
    ef7c:	tstlt	r3, r3, lsl #16
    ef80:			; <UNDEFINED> instruction: 0x4618e63c
    ef84:	svclt	0x00004770
    ef88:	blmi	11a18a4 <ftello64@plt+0x119eda4>
    ef8c:	push	{r1, r3, r4, r5, r6, sl, lr}
    ef90:	strdlt	r4, [r6], r0
    ef94:	stcge	8, cr5, [r1], {211}	; 0xd3
    ef98:	ldmdavs	fp, {r3, r7, r9, sl, lr}
    ef9c:			; <UNDEFINED> instruction: 0xf04f9305
    efa0:	mrslt	r0, LR_irq
    efa4:	strcs	r4, [r0, -r4, lsl #12]
    efa8:			; <UNDEFINED> instruction: 0xf8987027
    efac:	strtmi	r5, [r8], -r0
    efb0:			; <UNDEFINED> instruction: 0x4640b155
    efb4:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
    efb8:	stmdacs	r0, {r1, r2, r9, sl, lr}
    efbc:			; <UNDEFINED> instruction: 0x4601d15c
    efc0:			; <UNDEFINED> instruction: 0xf7ff4640
    efc4:	ldmdblt	r0, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}^
    efc8:	blmi	da18ac <ftello64@plt+0xd9edac>
    efcc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    efd0:	blls	169040 <ftello64@plt+0x166540>
    efd4:	qdsuble	r4, sl, r1
    efd8:	pop	{r1, r2, ip, sp, pc}
    efdc:	strdvc	r8, [r5], -r0	; <UNPREDICTABLE>
    efe0:	teqcc	r0, #79	; 0x4f	; <UNPREDICTABLE>
    efe4:	mulcs	r1, r8, r8
    efe8:	rsbvc	r2, r2, r4, asr r1
    efec:	mulcs	r2, r8, r8
    eff0:			; <UNDEFINED> instruction: 0xf89870a2
    eff4:	rscvc	r2, r2, r3
    eff8:	mulcs	r5, r8, r8
    effc:			; <UNDEFINED> instruction: 0xf8987122
    f000:	cmnvc	r2, r6
    f004:	mulcs	r8, r8, r8
    f008:			; <UNDEFINED> instruction: 0xf89871a2
    f00c:	mvnvc	r2, #9
    f010:	mvnvc	r7, r1, lsr #4
    f014:	andcc	pc, r9, r4, asr #17
    f018:	andcc	pc, sp, r4, lsr #17
    f01c:	mulcc	sl, r8, r8
    f020:	svclt	0x00182b20
    f024:	svclt	0x00182b09
    f028:	bicle	r2, sp, sl
    f02c:	mulcc	fp, r8, r8
    f030:	svclt	0x00182b09
    f034:	svclt	0x00082b20
    f038:	sbcle	r2, r5, fp
    f03c:			; <UNDEFINED> instruction: 0xf8987263
    f040:	adcvc	r3, r3, #12
    f044:	mulcc	sp, r8, r8
    f048:	svclt	0x00182b3a
    f04c:			; <UNDEFINED> instruction: 0xd1bb200d
    f050:	mulcc	lr, r8, r8
    f054:			; <UNDEFINED> instruction: 0xf89872e3
    f058:			; <UNDEFINED> instruction: 0x7323300f
    f05c:	mulscc	r0, r8, r8
    f060:	svclt	0x00052b3a
    f064:	mulscc	r1, r8, r8
    f068:	andscs	r2, r0, r3, lsl r0
    f06c:	svclt	0x00047363
    f070:	mulscc	r2, r8, r8
    f074:	str	r7, [r7, r3, lsr #7]!
    f078:	ldrdcs	pc, [r4], -r8
    f07c:			; <UNDEFINED> instruction: 0xf8d8200f
    f080:			; <UNDEFINED> instruction: 0xf8d83008
    f084:	rsbvs	r1, r2, r0
    f088:	eorvs	r6, r1, r3, lsr #1
    f08c:			; <UNDEFINED> instruction: 0x200cf8b8
    f090:	mulcc	lr, r8, r8
    f094:			; <UNDEFINED> instruction: 0x81a273e7
    f098:	ldr	r7, [r5, r3, lsr #7]
    f09c:	ldmib	ip!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f0a0:	andeq	r9, r1, r4, asr #26
    f0a4:	strdeq	r0, [r0], -r4
    f0a8:	andeq	r9, r1, r4, lsl #26
    f0ac:	blmi	11219c0 <ftello64@plt+0x111eec0>
    f0b0:	push	{r1, r3, r4, r5, r6, sl, lr}
    f0b4:	strdlt	r4, [sp], r0
    f0b8:	ldmpl	r3, {r0, r2, fp, ip, sp, lr}^
    f0bc:	movwls	r6, #47131	; 0xb81b
    f0c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f0c4:	rsbsle	r2, r3, r0, lsl #26
    f0c8:			; <UNDEFINED> instruction: 0xf7ff4604
    f0cc:	stmdacs	r0, {r0, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    f0d0:	stmdavc	r0!, {r1, r2, r3, r5, r6, ip, lr, pc}^
    f0d4:	stmiavc	r3!, {r4, r5, r8, sl, fp, ip, sp}
    f0d8:	stmiavc	r1!, {r1, r3, r9, sl, sp}^
    f0dc:	blcc	c1d1a4 <ftello64@plt+0xc1a6a4>
    f0e0:	ldmdbcc	r0!, {r1, r5, r8, fp, ip, sp, lr}
    f0e4:	blx	1ad68a <ftello64@plt+0x1aab8a>
    f0e8:	bcc	c10504 <ftello64@plt+0xc0da04>
    f0ec:	movwne	pc, #15110	; 0x3b06	; <UNPREDICTABLE>
    f0f0:	blx	19768a <ftello64@plt+0x194b8a>
    f0f4:			; <UNDEFINED> instruction: 0xf8947202
    f0f8:			; <UNDEFINED> instruction: 0xf8949006
    f0fc:	vhadd.s8	d28, d0, d7
    f100:			; <UNDEFINED> instruction: 0xf1a970b1
    f104:			; <UNDEFINED> instruction: 0xf8940930
    f108:	blx	6f136 <ftello64@plt+0x6c636>
    f10c:			; <UNDEFINED> instruction: 0xf1ac3505
    f110:	bvc	fe84fdd8 <ftello64@plt+0xfe84d2d8>
    f114:	ldreq	pc, [r1, -r2, lsr #3]!
    f118:	mul	fp, r4, r8
    f11c:	ldmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
    f120:	blvc	89fb3c <ftello64@plt+0x89d03c>
    f124:	stmdbcc	r9, {r1, r2, r8, r9, fp, ip, sp, lr, pc}
    f128:	blvc	fe92debc <ftello64@plt+0xfe92b3bc>
    f12c:	teqeq	r0, r1, lsr #3	; <UNPREDICTABLE>
    f130:	rndeqdp	f7, #0.5
    f134:	eorseq	pc, r0, #-2147483608	; 0x80000028
    f138:	teqeq	r0, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
    f13c:	ldrteq	pc, [r0], #-420	; 0xfffffe5c	; <UNPREDICTABLE>
    f140:	andcs	fp, r0, ip, asr #31
    f144:	svccs	0x000b2001
    f148:			; <UNDEFINED> instruction: 0xf040bf88
    f14c:	blx	18f15a <ftello64@plt+0x18c65a>
    f150:	blx	19357a <ftello64@plt+0x190a7a>
    f154:	blx	197996 <ftello64@plt+0x194e96>
    f158:	bllt	121fd6c <ftello64@plt+0x121d26c>
    f15c:	rscscc	pc, pc, r9, lsl #2
    f160:	stmdale	r5!, {r1, r2, r3, r4, fp, sp}
    f164:			; <UNDEFINED> instruction: 0xdc232917
    f168:	svclt	0x00d82b3d
    f16c:	svclt	0x00cc2a3b
    f170:	strcs	r2, [r0], #-1025	; 0xfffffbff
    f174:			; <UNDEFINED> instruction: 0x4668dc1c
    f178:	strbvc	pc, [ip, #-677]!	; 0xfffffd5b	; <UNPREDICTABLE>
    f17c:	strls	r9, [r5, #-1030]	; 0xfffffbfa
    f180:	ldrbcc	pc, [pc, #79]!	; f1d7 <ftello64@plt+0xc6d7>	; <UNPREDICTABLE>
    f184:	stmib	sp, {r8, r9, ip, pc}^
    f188:	stmib	sp, {r0, r8, sp}^
    f18c:	strls	r9, [r7], #-1795	; 0xfffff8fd
    f190:	strmi	lr, [r9], #-2509	; 0xfffff633
    f194:			; <UNDEFINED> instruction: 0xf7f39508
    f198:	bmi	2ca0e8 <ftello64@plt+0x2c75e8>
    f19c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    f1a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f1a4:	subsmi	r9, sl, fp, lsl #22
    f1a8:	andlt	sp, sp, r5, lsl #2
    f1ac:	mvnshi	lr, #12386304	; 0xbd0000
    f1b0:	rscscc	pc, pc, pc, asr #32
    f1b4:			; <UNDEFINED> instruction: 0xf7f3e7f1
    f1b8:	svclt	0x0000e970
    f1bc:	andeq	r9, r1, r0, lsr #24
    f1c0:	strdeq	r0, [r0], -r4
    f1c4:	andeq	r9, r1, r2, lsr fp
    f1c8:	blmi	6e1a38 <ftello64@plt+0x6def38>
    f1cc:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
    f1d0:			; <UNDEFINED> instruction: 0x4605b095
    f1d4:	tstcc	r1, r7, lsl #2
    f1d8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f1dc:			; <UNDEFINED> instruction: 0xf04f9313
    f1e0:	svclt	0x00040300
    f1e4:	andvc	r2, r3, r0, lsl #6
    f1e8:	stmdbge	r8, {r3, r4, ip, lr, pc}
    f1ec:			; <UNDEFINED> instruction: 0xf7f3a807
    f1f0:	bmi	4c92d8 <ftello64@plt+0x4c67d8>
    f1f4:	ldrbtmi	r2, [sl], #-272	; 0xfffffef0
    f1f8:	strtmi	r4, [r8], -r4, lsl #12
    f1fc:	stmdbvs	r3!, {r0, r2, r5, fp, sp, lr}^
    f200:	vrshl.s8	d9, d4, d3
    f204:	stmdavs	r5!, {r2, r3, r5, r6, r8, r9, ip, sp, lr}^
    f208:	stmiavs	r5!, {r0, r1, r8, sl, ip, pc}
    f20c:	stmiavs	r5!, {r1, r8, sl, ip, pc}^
    f210:	stmdbvs	r4!, {r0, r8, sl, ip, pc}
    f214:	strls	r3, [r0], #-1025	; 0xfffffbff
    f218:	bl	11cd1ec <ftello64@plt+0x11ca6ec>
    f21c:	blmi	1a1a44 <ftello64@plt+0x19ef44>
    f220:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f224:	blls	4e9294 <ftello64@plt+0x4e6794>
    f228:	qaddle	r4, sl, r1
    f22c:	ldclt	0, cr11, [r0, #-84]!	; 0xffffffac
    f230:	ldmdb	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f234:	andeq	r9, r1, r2, lsl #22
    f238:	strdeq	r0, [r0], -r4
    f23c:	andeq	r7, r0, r2, asr #26
    f240:			; <UNDEFINED> instruction: 0x00019ab0
    f244:	stmdavc	r6, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    f248:	suble	r2, r2, r0, lsl #28
    f24c:	tstcs	r1, ip, lsl #12
    f250:			; <UNDEFINED> instruction: 0xf7ff4605
    f254:	stmdacs	r0, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    f258:	stmdavc	sl!, {r0, r1, r3, r4, r5, ip, lr, pc}^
    f25c:	stmiavc	fp!, {r4, r5, r9, sl, fp, ip, sp}
    f260:	stmiavc	r9!, {r1, r3, sp}^
    f264:	blcc	c1db2c <ftello64@plt+0xc1b02c>
    f268:	ldmdbcc	r0!, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr}
    f26c:	strcs	pc, [r6], -r0, lsl #22
    f270:	blx	2d822 <ftello64@plt+0x2ad22>
    f274:	bcc	c13e88 <ftello64@plt+0xc11388>
    f278:	blx	17812 <ftello64@plt+0x14d12>
    f27c:	blx	6ba8e <ftello64@plt+0x68f8e>
    f280:	vmax.s8	d19, d0, d6
    f284:	bvc	a6c150 <ftello64@plt+0xa69650>
    f288:	bvc	1b5db54 <ftello64@plt+0x1b5b054>
    f28c:			; <UNDEFINED> instruction: 0xf1a1429e
    f290:			; <UNDEFINED> instruction: 0xf1a50130
    f294:	svclt	0x00cc0530
    f298:	movwcs	r2, #4864	; 0x1300
    f29c:	svclt	0x00882a0b
    f2a0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    f2a4:	tstpl	r1, r0, lsl #22	; <UNPREDICTABLE>
    f2a8:			; <UNDEFINED> instruction: 0x1e48b99b
    f2ac:	ldmdale	r0, {r1, r2, r3, r4, fp, sp}
    f2b0:	strbtvc	pc, [ip], -r6, lsr #5	; <UNPREDICTABLE>
    f2b4:	ldrbcc	pc, [pc, #79]!	; f30b <ftello64@plt+0xc80b>	; <UNPREDICTABLE>
    f2b8:			; <UNDEFINED> instruction: 0x61a34618
    f2bc:	mvnvs	r6, r6, ror #2
    f2c0:	adcvs	r6, r3, #805306374	; 0x30000006
    f2c4:	movwcc	lr, #2500	; 0x9c4
    f2c8:	smlabtcc	r2, r4, r9, lr
    f2cc:	eorvs	r6, r5, #-2147483640	; 0x80000008
    f2d0:			; <UNDEFINED> instruction: 0xf04fbdf8
    f2d4:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    f2d8:	blmi	1121bec <ftello64@plt+0x111f0ec>
    f2dc:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    f2e0:	addlt	r7, sp, r4, lsl #16
    f2e4:			; <UNDEFINED> instruction: 0x460558d3
    f2e8:	strmi	r2, [lr], -r0, lsr #24
    f2ec:	movwls	r6, #47131	; 0xb81b
    f2f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f2f4:			; <UNDEFINED> instruction: 0xf815d103
    f2f8:	stccs	15, cr4, [r0], #-4
    f2fc:			; <UNDEFINED> instruction: 0x4620d0fb
    f300:	subsle	r2, pc, r0, lsl #24
    f304:			; <UNDEFINED> instruction: 0xf7f34628
    f308:	stmdacs	lr, {r9, fp, sp, lr, pc}
    f30c:	bvc	b058a4 <ftello64@plt+0xb02da4>
    f310:	cmnle	r1, r4, asr fp
    f314:			; <UNDEFINED> instruction: 0xf1a47868
    f318:	stmiavc	sl!, {r4, r5, r8, r9}
    f31c:	stmiavc	r9!, {r1, r3, r8, r9, sl, sp}^
    f320:	ldrteq	pc, [r0], #-416	; 0xfffffe60	; <UNPREDICTABLE>
    f324:	rsbcs	r3, r4, r0, lsr sl
    f328:	blx	1dd7f2 <ftello64@plt+0x1dacf2>
    f32c:	blx	1dff42 <ftello64@plt+0x1dd442>
    f330:	vhsub.s8	d17, d0, d2
    f334:	blx	2b8ea <ftello64@plt+0x28dea>
    f338:	addmi	r2, fp, #201326592	; 0xc000000
    f33c:			; <UNDEFINED> instruction: 0xf04fbfd8
    f340:	ldcle	0, cr3, [pc, #-1020]!	; ef4c <ftello64@plt+0xc44c>
    f344:			; <UNDEFINED> instruction: 0xf105b116
    f348:	eorsvs	r0, r2, pc, lsl #4
    f34c:	rscsvc	pc, r5, #64, 4
    f350:	svclt	0x00c44293
    f354:	rscvs	pc, fp, r0, asr #12
    f358:	rscvc	pc, r8, r7, asr #13
    f35c:	bvc	fea8642c <ftello64@plt+0xfea8392c>
    f360:	msrvc	SPSR_fs, #805306378	; 0x3000000a
    f364:	andcs	r7, sl, pc, lsr #19
    f368:	bvc	1badb20 <ftello64@plt+0x1bab020>
    f36c:	stmdbvc	sl!, {r4, r5, r8, r9, sl, fp, ip, sp}
    f370:	movwls	r3, #23600	; 0x5c30
    f374:	teqeq	r0, #1073741864	; 0x40000028	; <UNPREDICTABLE>
    f378:	bcc	c2d924 <ftello64@plt+0xc2ae24>
    f37c:			; <UNDEFINED> instruction: 0xf8953e30
    f380:	blx	3f3ba <ftello64@plt+0x3c8ba>
    f384:	bvc	ffb20fa8 <ftello64@plt+0xffb1e4a8>
    f388:	strcc	pc, [r6], -r0, lsl #22
    f38c:	blx	1e456 <ftello64@plt+0x1b956>
    f390:	blvc	1a53fa0 <ftello64@plt+0x1a514a0>
    f394:			; <UNDEFINED> instruction: 0xf1ac7baa
    f398:	ldmdbcc	r0!, {r4, r5, sl, fp}
    f39c:	bcc	c34fb0 <ftello64@plt+0xc324b0>
    f3a0:	blx	1e06e <ftello64@plt+0x1b56e>
    f3a4:	movwls	ip, #17412	; 0x4404
    f3a8:	tstcs	r1, r0, lsl #22	; <UNPREDICTABLE>
    f3ac:	andcs	r4, r0, #104, 12	; 0x6800000
    f3b0:	andls	r9, r7, #2097152	; 0x200000
    f3b4:	andls	r9, r6, #16777216	; 0x1000000
    f3b8:	stmib	sp, {r8, ip, pc}^
    f3bc:	andls	r2, sl, #8, 4	; 0x80000000
    f3c0:	b	fef4d394 <ftello64@plt+0xfef4a894>
    f3c4:	blmi	261bf4 <ftello64@plt+0x25f0f4>
    f3c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f3cc:	blls	2e943c <ftello64@plt+0x2e693c>
    f3d0:	qaddle	r4, sl, r7
    f3d4:	ldcllt	0, cr11, [r0, #52]!	; 0x34
    f3d8:			; <UNDEFINED> instruction: 0x46284631
    f3dc:			; <UNDEFINED> instruction: 0xf7f3220a
    f3e0:	strb	lr, [pc, lr, lsl #19]!
    f3e4:	ldmda	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f3e8:	strdeq	r9, [r1], -r2
    f3ec:	strdeq	r0, [r0], -r4
    f3f0:	andeq	r9, r1, r8, lsl #18
    f3f4:			; <UNDEFINED> instruction: 0x43a3f44f
    f3f8:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    f3fc:	andeq	pc, r1, r3, lsl #22
    f400:	svclt	0x00004770
    f404:	mvnsmi	lr, #737280	; 0xb4000
    f408:	streq	pc, [r9, #1608]	; 0x648
    f40c:	streq	pc, [r8, #1736]	; 0x6c8
    f410:			; <UNDEFINED> instruction: 0x21abf64a
    f414:			; <UNDEFINED> instruction: 0x21aaf6ca
    f418:	rsbcc	pc, r1, #-268435452	; 0xf0000004
    f41c:	vmlacc.f64	d15, d16, d21
    f420:	andsvc	pc, r9, #1610612748	; 0x6000000c
    f424:	ldmdaeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f428:	ldceq	0, cr15, [r8], {79}	; 0x4f
    f42c:	strbne	pc, [sp, -r0, asr #4]!	; <UNPREDICTABLE>
    f430:	addlt	r4, r5, lr, lsl ip
    f434:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
    f438:	vnmlane.f32	s29, s28, s30
    f43c:	blx	fe95c466 <ftello64@plt+0xfe959966>
    f440:	blmi	6dc880 <ftello64@plt+0x6d9d80>
    f444:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    f448:	blx	fe851a06 <ftello64@plt+0xfe84ef06>
    f44c:	blx	23386a <ftello64@plt+0x230d6a>
    f450:	stmdbeq	r9, {r0, r2, r4, r9, sl, fp, sp, lr, pc}
    f454:	andhi	pc, r1, #165888	; 0x28800
    f458:	and	pc, ip, sp, asr #17
    f45c:			; <UNDEFINED> instruction: 0x5c11fb0c
    f460:	bl	95e9c <ftello64@plt+0x9339c>
    f464:	beq	54fdc0 <ftello64@plt+0x54d2c0>
    f468:	andgt	pc, r8, sp, asr #17
    f46c:	andls	r4, r0, #44040192	; 0x2a00000
    f470:	ldrne	pc, [r5, #-2823]	; 0xfffff4f9
    f474:	tstcs	r1, lr, lsl r2
    f478:			; <UNDEFINED> instruction: 0xf7f39501
    f47c:	vmla.i8	d30, d19, d10
    f480:	vbic.i32	<illegal reg q9.5>, #3840	; 0x00000f00
    f484:	strtmi	r1, [r0], -r1, ror #7
    f488:	stmdale	r4, {r1, r2, r3, r4, r7, r9, lr}
    f48c:	cmncs	r4, r5, lsr r9
    f490:	stmdb	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f494:	andlt	r3, r5, r1
    f498:	mvnshi	lr, #12386304	; 0xbd0000
    f49c:			; <UNDEFINED> instruction: 0xf7f32179
    f4a0:	andcc	lr, r1, r0, asr #18
    f4a4:	pop	{r0, r2, ip, sp, pc}
    f4a8:	svclt	0x000083f0
    f4ac:	andeq	r9, r1, r2, lsr lr
    f4b0:	andeq	r7, r0, lr, lsl #22
    f4b4:	strmi	r4, [r1], -fp, lsl #12
    f4b8:			; <UNDEFINED> instruction: 0x4618b5f0
    f4bc:	blcs	3b6d8 <ftello64@plt+0x38bd8>
    f4c0:			; <UNDEFINED> instruction: 0xf7f3d046
    f4c4:			; <UNDEFINED> instruction: 0xeeb5e9b2
    f4c8:	vsqrt.f64	d16, d0
    f4cc:	strble	pc, [sl], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
    f4d0:	blvs	e0ab54 <ftello64@plt+0xe08054>
    f4d4:	streq	pc, [r9], #1608	; 0x648
    f4d8:	streq	pc, [r8], #1736	; 0x6c8
    f4dc:	strcs	pc, [fp, #1610]!	; 0x64a
    f4e0:	strcs	pc, [sl, #1738]!	; 0x6ca
    f4e4:	cdpeq	0, 3, cr15, cr12, cr15, {2}
    f4e8:	rsbcc	pc, r1, pc, asr #4
    f4ec:	andsvc	pc, r9, r6, asr #5
    f4f0:	blvc	1caef8 <ftello64@plt+0x1c83f8>
    f4f4:	ldceq	0, cr15, [r8], {79}	; 0x4f
    f4f8:	strbne	pc, [sp, -r0, asr #4]!	; <UNPREDICTABLE>
    f4fc:	blvs	ff04b0f4 <ftello64@plt+0xff0485f4>
    f500:	bvs	fe44ad60 <ftello64@plt+0xfe448260>
    f504:	andcc	pc, r6, #164, 22	; 0x29000
    f508:	blx	391a5a <ftello64@plt+0x38ef5a>
    f50c:	mrc	2, 7, r6, cr12, cr2, {0}
    f510:	vnmla.f64	d7, d23, d7
    f514:	blx	fe91df5e <ftello64@plt+0xfe91b45e>
    f518:	stmdbeq	r1!, {r0, r1, sl, ip}^
    f51c:	strvs	pc, [r1, #-2981]	; 0xfffff45b
    f520:	ldrcc	pc, [r1], #-2830	; 0xfffff4f2
    f524:	blx	fe8119da <ftello64@plt+0xfe80eeda>
    f528:	blx	32753e <ftello64@plt+0x324a3e>
    f52c:	bne	654980 <ftello64@plt+0x651e80>
    f530:	subseq	lr, r1, r0, lsl #22
    f534:	blx	1d1d42 <ftello64@plt+0x1cf242>
    f538:	ldmiblt	r9, {r0, r4, r8, ip, sp}^
    f53c:	tstlt	r4, #95232	; 0x17400
    f540:			; <UNDEFINED> instruction: 0x4621481d
    f544:	andlt	r4, r5, r8, ror r4
    f548:	ldrhtmi	lr, [r0], #141	; 0x8d
    f54c:	ldmlt	sl, {r0, ip, sp, lr, pc}
    f550:			; <UNDEFINED> instruction: 0xf7ff9103
    f554:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    f558:	stmdb	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f55c:	bleq	ff04b038 <ftello64@plt+0xff048538>
    f560:	blx	44b12c <ftello64@plt+0x44862c>
    f564:	ldmdami	r5, {r2, r4, r5, r7, r8, sl, ip, lr, pc}
    f568:	andlt	r4, r5, r8, ror r4
    f56c:	ldrhtmi	lr, [r0], #141	; 0x8d
    f570:	blt	feccd544 <ftello64@plt+0xfeccaa44>
    f574:			; <UNDEFINED> instruction: 0x46234812
    f578:	strtmi	r9, [sl], -r0, lsl #4
    f57c:			; <UNDEFINED> instruction: 0xf0014478
    f580:	andlt	pc, r5, r1, lsl #17
    f584:	stmdami	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    f588:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
    f58c:	pop	{r0, r2, ip, sp, pc}
    f590:			; <UNDEFINED> instruction: 0xf00140f0
    f594:	stmdami	ip, {r0, r1, r2, r4, r5, r6, fp, ip, sp, pc}
    f598:			; <UNDEFINED> instruction: 0x46294613
    f59c:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
    f5a0:	pop	{r0, r2, ip, sp, pc}
    f5a4:			; <UNDEFINED> instruction: 0xf00140f0
    f5a8:	svclt	0x0000b86d
    f5ac:	andhi	pc, r0, pc, lsr #7
    f5b0:	andeq	r0, r0, r0
    f5b4:	submi	r0, lr, r0
    f5b8:	andeq	r7, r0, r8, asr #20
    f5bc:	strdeq	r7, [r0], -ip
    f5c0:	strdeq	r7, [r0], -r4
    f5c4:	andeq	r7, r0, sl, lsl #20
    f5c8:	andeq	r7, r0, r2, ror #19
    f5cc:	stmdacs	r0, {r0, r2, r3, r4, r9, fp, lr}
    f5d0:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    f5d4:	addlt	fp, r5, r0, lsr r5
    f5d8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f5dc:			; <UNDEFINED> instruction: 0xf04f9303
    f5e0:	andls	r0, r2, r0, lsl #6
    f5e4:	stmdage	r2, {r5, r8, r9, fp, ip, lr, pc}
    f5e8:	stmdb	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f5ec:	tstcs	r0, r7, lsl sl
    f5f0:			; <UNDEFINED> instruction: 0x4604447a
    f5f4:	stmiavs	r5!, {r1, r2, r4, fp, lr}^
    f5f8:	ldrbtmi	r6, [r8], #-2403	; 0xfffff69d
    f5fc:	strls	r3, [r1, #-40]	; 0xffffffd8
    f600:	msrvc	SPSR_fs, #805306368	; 0x30000000
    f604:	strcc	r6, [r1], #-2340	; 0xfffff6dc
    f608:			; <UNDEFINED> instruction: 0xf7f39400
    f60c:	bmi	489b4c <ftello64@plt+0x48704c>
    f610:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    f614:	ldmpl	r3, {r4, fp, lr}^
    f618:	eorcc	r4, r8, r8, ror r4
    f61c:	blls	e968c <ftello64@plt+0xe6b8c>
    f620:	qaddle	r4, sl, sp
    f624:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    f628:	blmi	361e60 <ftello64@plt+0x35f360>
    f62c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    f630:			; <UNDEFINED> instruction: 0x3328ca07
    f634:	movwgt	r0, #15380	; 0x3c14
    f638:	blcs	cd6cc <ftello64@plt+0xcabcc>
    f63c:			; <UNDEFINED> instruction: 0xe7e6701c
    f640:	svc	0x002af7f2
    f644:	strdeq	r9, [r1], -lr
    f648:	strdeq	r0, [r0], -r4
    f64c:			; <UNDEFINED> instruction: 0x000079b4
    f650:	andeq	r9, r1, lr, ror #24
    f654:			; <UNDEFINED> instruction: 0x000196be
    f658:	andeq	r9, r1, r0, asr ip
    f65c:	andeq	r7, r0, ip, ror #18
    f660:	andeq	r9, r1, sl, lsr ip
    f664:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, fp, lr}
    f668:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    f66c:	addlt	fp, r9, r0, lsr r5
    f670:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f674:			; <UNDEFINED> instruction: 0xf04f9307
    f678:	andls	r0, r6, r0, lsl #6
    f67c:	stmdage	r6, {r1, r2, r5, r8, r9, fp, ip, lr, pc}
    f680:	ldm	r4!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f684:	tstcs	lr, r9, lsl sl
    f688:			; <UNDEFINED> instruction: 0x4604447a
    f68c:	stmdavs	r5!, {r3, r4, fp, lr}
    f690:	ldrbtmi	r6, [r8], #-2403	; 0xfffff69d
    f694:	strls	r3, [r4, #-56]	; 0xffffffc8
    f698:	msrvc	SPSR_fs, #805306368	; 0x30000000
    f69c:	strls	r6, [r3, #-2149]	; 0xfffff79b
    f6a0:	strls	r6, [r2, #-2213]	; 0xfffff75b
    f6a4:	strls	r6, [r1, #-2277]	; 0xfffff71b
    f6a8:	strcc	r6, [r1], #-2340	; 0xfffff6dc
    f6ac:			; <UNDEFINED> instruction: 0xf7f39400
    f6b0:	bmi	449aa8 <ftello64@plt+0x446fa8>
    f6b4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    f6b8:	ldmpl	r3, {r0, r1, r2, r3, fp, lr}^
    f6bc:	eorscc	r4, r8, r8, ror r4
    f6c0:	blls	1e9730 <ftello64@plt+0x1e6c30>
    f6c4:	qaddle	r4, sl, fp
    f6c8:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    f6cc:	stcmi	13, cr4, [ip], {11}
    f6d0:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    f6d4:	ldrtcc	ip, [r8], #-3343	; 0xfffff2f1
    f6d8:	strgt	r6, [pc], #-2093	; f6e0 <ftello64@plt+0xcbe0>
    f6dc:	strb	r6, [r8, r5, lsr #32]!
    f6e0:	mrc	7, 6, APSR_nzcv, cr10, cr2, {7}
    f6e4:	andeq	r9, r1, r6, ror #12
    f6e8:	strdeq	r0, [r0], -r4
    f6ec:	andeq	r7, r0, r0, asr #18
    f6f0:	ldrdeq	r9, [r1], -r6
    f6f4:	andeq	r9, r1, sl, lsl r6
    f6f8:	andeq	r9, r1, ip, lsr #23
    f6fc:	andeq	r7, r0, r4, ror #17
    f700:	muleq	r1, r6, fp
    f704:	stmdacs	r0, {r1, r3, r5, r9, fp, lr}
    f708:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    f70c:	addlt	fp, r4, r0, lsl r5
    f710:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f714:			; <UNDEFINED> instruction: 0xf04f9303
    f718:	andls	r0, r2, r0, lsl #6
    f71c:	stmdage	r2, {r0, r4, r5, r8, r9, fp, ip, lr, pc}
    f720:			; <UNDEFINED> instruction: 0xf7f24c25
    f724:	ldrbtmi	lr, [ip], #-4004	; 0xfffff05c
    f728:	strmi	r3, [r3], -ip, lsl #9
    f72c:	vaddl.s8	q9, d0, d24
    f730:	movwls	r0, #4098	; 0x1002
    f734:	stmia	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f738:	strmi	r2, [r1], -pc, lsr #4
    f73c:			; <UNDEFINED> instruction: 0xf7f94620
    f740:	ldmdbmi	lr, {r0, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    f744:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    f748:	stcl	7, cr15, [r6, #-968]!	; 0xfffffc38
    f74c:			; <UNDEFINED> instruction: 0xb3209b01
    f750:	teqcs	r1, fp, lsl ip
    f754:			; <UNDEFINED> instruction: 0xf104447c
    f758:			; <UNDEFINED> instruction: 0xf104028c
    f75c:			; <UNDEFINED> instruction: 0xf7f20058
    f760:	movwcs	lr, #3962	; 0xf7a
    f764:	addcc	pc, r9, r4, lsl #17
    f768:	blmi	4a1fc8 <ftello64@plt+0x49f4c8>
    f76c:	ldmdami	r6, {r1, r3, r4, r5, r6, sl, lr}
    f770:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    f774:	ldmdavs	sl, {r3, r4, r6, ip, sp}
    f778:	subsmi	r9, sl, r3, lsl #22
    f77c:	andlt	sp, r4, r5, lsl r1
    f780:	bmi	4bebc8 <ftello64@plt+0x4bc0c8>
    f784:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    f788:	bgt	1e097c <ftello64@plt+0x1dde7c>
    f78c:	ldceq	3, cr3, [r4], {88}	; 0x58
    f790:			; <UNDEFINED> instruction: 0xf823c303
    f794:	andsvc	r2, ip, r2, lsl #22
    f798:	stmdbmi	lr, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    f79c:	eorscs	r4, r2, #32, 12	; 0x2000000
    f7a0:			; <UNDEFINED> instruction: 0xf7f24479
    f7a4:	blls	8b76c <ftello64@plt+0x88c6c>
    f7a8:			; <UNDEFINED> instruction: 0xf7f2e7d2
    f7ac:	svclt	0x0000ee76
    f7b0:	andeq	r9, r1, r6, asr #11
    f7b4:	strdeq	r0, [r0], -r4
    f7b8:	andeq	r9, r1, r2, asr #22
    f7bc:	andeq	r7, r0, r2, lsr #17
    f7c0:	andeq	r9, r1, r4, lsl fp
    f7c4:	andeq	r9, r1, r4, ror #10
    f7c8:	strdeq	r9, [r1], -r6
    f7cc:	andeq	r7, r0, r2, lsl r8
    f7d0:	andeq	r9, r1, r0, ror #21
    f7d4:	andeq	r7, r0, ip, asr #16
    f7d8:	stmdacs	r0, {r0, r1, r3, r5, r9, fp, lr}
    f7dc:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
    f7e0:			; <UNDEFINED> instruction: 0xb093b5f0
    f7e4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f7e8:			; <UNDEFINED> instruction: 0xf04f9311
    f7ec:	andls	r0, r5, r0, lsl #6
    f7f0:	stmdbge	r6, {r0, r1, r6, r8, r9, fp, ip, lr, pc}
    f7f4:			; <UNDEFINED> instruction: 0xf7f2a805
    f7f8:	stmdacs	r0, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
    f7fc:	stmdbvs	r2, {r0, r1, r4, r5, ip, lr, pc}
    f800:	strtcs	pc, [fp], #1610	; 0x64a
    f804:	strtcs	pc, [sl], #1730	; 0x6c2
    f808:	vmla.i8	d22, d18, d1
    f80c:	vshl.s64	d20, d3, #9
    f810:	blx	fe118d3e <ftello64@plt+0xfe11623e>
    f814:	ldrbne	r4, [r4, r2, lsl #6]
    f818:	strvs	pc, [r1, #-2949]	; 0xfffff47b
    f81c:	bl	ff129840 <ftello64@plt+0xff126d40>
    f820:	stmdane	lr!, {r0, r1, r5, r6, sl}^
    f824:	strbne	r2, [sp, ip, lsl #6]
    f828:	ldrcs	pc, [r4], #-2819	; 0xfffff4fd
    f82c:	streq	lr, [r6, #3013]!	; 0xbc5
    f830:	strls	r6, [r3, -r2, asr #17]
    f834:	strbeq	lr, [r5, #3013]	; 0xbc5
    f838:	blne	1269958 <ftello64@plt+0x1266e58>
    f83c:	bl	122494 <ftello64@plt+0x11f994>
    f840:	bl	50958 <ftello64@plt+0x4de58>
    f844:	strls	r0, [r2], -r1, asr #2
    f848:	stmvs	r5, {r0, r1, r3, r4, r5, r6, sl, lr}
    f84c:	cfmuldmi	mvd4, mvd1, mvd3
    f850:	ldrbtmi	r9, [lr], #-1281	; 0xfffffaff
    f854:	ldrtmi	r6, [r1], #-2372	; 0xfffff6bc
    f858:	vadd.i8	d4, d4, d15
    f85c:	strls	r7, [r0], #-1132	; 0xfffffb94
    f860:			; <UNDEFINED> instruction: 0xf0004478
    f864:	bmi	38f4a8 <ftello64@plt+0x38c9a8>
    f868:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    f86c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f870:	subsmi	r9, sl, r1, lsl fp
    f874:	andslt	sp, r3, r6, lsl #2
    f878:			; <UNDEFINED> instruction: 0x2016bdf0
    f87c:	ldmda	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f880:	ldrb	r2, [r0, r0]!
    f884:	mcr	7, 0, pc, cr8, cr2, {7}	; <UNPREDICTABLE>
    f888:	strdeq	r9, [r1], -r2
    f88c:	strdeq	r0, [r0], -r4
    f890:	andeq	r7, r0, r8, lsr #15
    f894:	andeq	r7, r0, r6, asr #15
    f898:	ldrdeq	r7, [r0], -r0
    f89c:	andeq	r9, r1, r6, ror #8
    f8a0:	tstlt	fp, r3, lsl #16
    f8a4:	blt	f4d8a8 <ftello64@plt+0xf4ada8>
    f8a8:			; <UNDEFINED> instruction: 0x4770201a
    f8ac:	addlt	fp, r5, r0, lsl #10
    f8b0:	stmdavc	r3, {r3, r8, ip, sp, pc}
    f8b4:	ldmdbmi	r0, {r0, r1, r3, r5, r6, r8, fp, ip, sp, pc}
    f8b8:	andcs	r2, r0, r5, lsl #4
    f8bc:			; <UNDEFINED> instruction: 0xf7f24479
    f8c0:	strmi	lr, [r1], -r6, ror #27
    f8c4:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    f8c8:			; <UNDEFINED> instruction: 0xf85db005
    f8cc:			; <UNDEFINED> instruction: 0xf7fceb04
    f8d0:			; <UNDEFINED> instruction: 0xf100bf97
    f8d4:			; <UNDEFINED> instruction: 0xf100020d
    f8d8:	strmi	r0, [r1], -fp, lsl #6
    f8dc:	movwls	r9, #4610	; 0x1202
    f8e0:	andeq	pc, r9, #0, 2
    f8e4:	andls	r1, r0, #8384	; 0x20c0
    f8e8:	stmdami	r5, {r1, r8, sl, fp, ip}
    f8ec:			; <UNDEFINED> instruction: 0xf7fc4478
    f8f0:	andlt	pc, r5, r7, lsl #31
    f8f4:	blx	14da72 <ftello64@plt+0x14af72>
    f8f8:	andeq	r7, r0, r0, lsr #15
    f8fc:	andeq	r6, r0, sl, asr sp
    f900:	andeq	r7, r0, r8, ror r7
    f904:			; <UNDEFINED> instruction: 0x4605b538
    f908:			; <UNDEFINED> instruction: 0xb1ab780b
    f90c:	strmi	r4, [ip], -r8, lsl #12
    f910:	mrc	7, 7, APSR_nzcv, cr10, cr2, {7}
    f914:	tstle	r1, pc, lsl #16
    f918:	blcs	152e1ac <ftello64@plt+0x152b6ac>
    f91c:	stmdavs	r2!, {r1, r2, r3, r8, ip, lr, pc}^
    f920:	stmiavs	r3!, {r8, sp}
    f924:	rsbvs	r6, sl, r0, lsr #16
    f928:	eorvs	r6, r8, fp, lsr #1
    f92c:	blvc	fe8f1fbc <ftello64@plt+0xfe8ef4bc>
    f930:			; <UNDEFINED> instruction: 0x81aa73e9
    f934:	ldclt	3, cr7, [r8, #-684]!	; 0xfffffd54
    f938:	ldclt	0, cr7, [r8, #-12]!
    f93c:	vpmax.s8	d20, d0, d4
    f940:	stmdami	r4, {r0, r3, r7, r8, ip, sp}
    f944:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    f948:			; <UNDEFINED> instruction: 0xf7fc3210
    f94c:	svclt	0x0000ffdb
    f950:	andeq	r7, r0, ip, lsr r7
    f954:	andeq	r7, r0, sl, asr #11
    f958:	blmi	1ea2344 <ftello64@plt+0x1e9f844>
    f95c:	push	{r1, r3, r4, r5, r6, sl, lr}
    f960:	strdlt	r4, [sp], r0
    f964:	ldrcs	r7, [sl], -r7, lsl #16
    f968:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f96c:			; <UNDEFINED> instruction: 0xf04f930b
    f970:	svccs	0x00000300
    f974:	sbcshi	pc, r4, r0
    f978:	strmi	r4, [sp], -r4, lsl #12
    f97c:			; <UNDEFINED> instruction: 0xf9d0f7ff
    f980:	stmdacs	r0, {r1, r2, r9, sl, lr}
    f984:	sbchi	pc, ip, r0, asr #32
    f988:	bicvc	pc, r1, #82837504	; 0x4f00000
    f98c:	mvnsvc	pc, #208666624	; 0xc700000
    f990:	vqsub.s8	d4, d16, d13
    f994:	stmdavc	r2!, {r0, r4, r6, r7, pc}^
    f998:	teqeq	r0, #-1073741783	; 0xc0000029	; <UNPREDICTABLE>
    f99c:	mul	r2, r4, r8
    f9a0:			; <UNDEFINED> instruction: 0xf894200a
    f9a4:			; <UNDEFINED> instruction: 0xf1a2c003
    f9a8:			; <UNDEFINED> instruction: 0xf1ae0730
    f9ac:			; <UNDEFINED> instruction: 0xf8940e30
    f9b0:			; <UNDEFINED> instruction: 0xf1ac9004
    f9b4:	stmdbvc	r1!, {r4, r5, sl, fp}^
    f9b8:	movwvc	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
    f9bc:	mulhi	r6, r4, r8
    f9c0:			; <UNDEFINED> instruction: 0xcc0efb00
    f9c4:			; <UNDEFINED> instruction: 0xf1a979e2
    f9c8:			; <UNDEFINED> instruction: 0xf1a80730
    f9cc:	ldmdbcc	r0!, {r4, r5, fp}
    f9d0:			; <UNDEFINED> instruction: 0xf04f3a30
    f9d4:			; <UNDEFINED> instruction: 0xf8940964
    f9d8:	blx	37a0e <ftello64@plt+0x34f0e>
    f9dc:			; <UNDEFINED> instruction: 0xf8941107
    f9e0:	blx	287a0e <ftello64@plt+0x284f0e>
    f9e4:			; <UNDEFINED> instruction: 0xf894c303
    f9e8:	blx	3ba1a <ftello64@plt+0x38f1a>
    f9ec:			; <UNDEFINED> instruction: 0xf8942208
    f9f0:			; <UNDEFINED> instruction: 0xf894800c
    f9f4:			; <UNDEFINED> instruction: 0xf1aac00d
    f9f8:			; <UNDEFINED> instruction: 0xf1a80a30
    f9fc:			; <UNDEFINED> instruction: 0xf8940830
    fa00:			; <UNDEFINED> instruction: 0xf1ae900e
    fa04:			; <UNDEFINED> instruction: 0xf1ab0e30
    fa08:	blx	126d2 <ftello64@plt+0xfbd2>
    fa0c:			; <UNDEFINED> instruction: 0xf1ac870a
    fa10:			; <UNDEFINED> instruction: 0xf1a90c30
    fa14:	vmul.i8	d16, d0, d16
    fa18:	strbmi	r6, [r3, #-2094]	; 0xfffff7d2
    fa1c:	blx	34646 <ftello64@plt+0x31b46>
    fa20:	stmib	sp, {r1, r2, r3, r9, sl, fp, ip, sp, pc}^
    fa24:	blx	14252 <ftello64@plt+0x11752>
    fa28:	vhadd.u8	d25, d0, d12
    fa2c:	strmi	r8, [r5], #-133	; 0xffffff7b
    fa30:	stceq	6, cr15, [r9], {72}	; 0x48
    fa34:	stceq	6, cr15, [r8], {200}	; 0xc8
    fa38:	b	13f465c <ftello64@plt+0x13f1b5c>
    fa3c:	blx	fe32e9da <ftello64@plt+0xfe32beda>
    fa40:	ldrmi	r0, [r8], -r5, lsl #16
    fa44:	bl	ff2e0cec <ftello64@plt+0xff2de1ec>
    fa48:	ldrtmi	r1, [r8], #2152	; 0x868
    fa4c:	strcc	pc, [r8, -ip, lsl #23]
    fa50:	bvc	ffa4a394 <ftello64@plt+0xffa47894>
    fa54:	bl	ff2a0b78 <ftello64@plt+0xff29e078>
    fa58:	ldrbtmi	r1, [r7], #-1895	; 0xfffff899
    fa5c:			; <UNDEFINED> instruction: 0xff80f7fe
    fa60:	adccs	pc, fp, #77594624	; 0x4a00000
    fa64:	adccs	pc, sl, #203423744	; 0xc200000
    fa68:	stmibvc	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    fa6c:	cmnpl	ip, r1, asr #12	; <UNPREDICTABLE>
    fa70:	andcc	pc, r7, #133120	; 0x20800
    fa74:	tsteq	r1, r0, asr #5	; <UNPREDICTABLE>
    fa78:	orrvs	pc, sl, #1862270976	; 0x6f000000
    fa7c:	adceq	lr, r2, #205824	; 0x32400
    fa80:			; <UNDEFINED> instruction: 0xf5a04410
    fa84:	ldrmi	r1, [sl], #-722	; 0xfffffd2e
    fa88:	addmi	r9, sl, #7168	; 0x1c00
    fa8c:	blge	2c5aa8 <ftello64@plt+0x2c2fa8>
    fa90:	stmdbge	r8, {r0, r3, r9, fp, sp, pc}
    fa94:			; <UNDEFINED> instruction: 0xffa2f7fe
    fa98:	vqdmulh.s<illegal width 8>	d25, d2, d8
    fa9c:	addsmi	r7, r3, #-268435456	; 0xf0000000
    faa0:	bls	286bd0 <ftello64@plt+0x2840d0>
    faa4:	mcrrle	10, 0, r2, r7, cr12
    faa8:	ldrd	pc, [r8], -sp	; <UNPREDICTABLE>
    faac:			; <UNDEFINED> instruction: 0xf10e2a00
    fab0:	svclt	0x00cc30ff
    fab4:	mrscs	r2, (UNDEF: 17)
    fab8:	svclt	0x0088281e
    fabc:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    fac0:	bicsvc	lr, r3, r1, asr sl
    fac4:			; <UNDEFINED> instruction: 0xf64ad138
    fac8:			; <UNDEFINED> instruction: 0xf6c221ab
    facc:			; <UNDEFINED> instruction: 0xf64821aa
    fad0:			; <UNDEFINED> instruction: 0xf6c80c89
    fad4:	blx	fe052cfe <ftello64@plt+0xfe0501fe>
    fad8:			; <UNDEFINED> instruction: 0xf8cd0107
    fadc:	andls	lr, r0, #4
    fae0:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
    fae4:	blx	fe333f0a <ftello64@plt+0xfe33140a>
    fae8:	stmdbls	r7, {r0, r2, ip}
    faec:			; <UNDEFINED> instruction: 0xec08fb8c
    faf0:	bl	ff260b98 <ftello64@plt+0xff25e098>
    faf4:	teqcs	ip, r1, lsr #19
    faf8:	bl	ff2e0e10 <ftello64@plt+0xff2de310>
    fafc:	strtmi	r1, [r0], -r0, ror #22
    fb00:	bne	1b4aa30 <ftello64@plt+0x1b47f30>
    fb04:	ldceq	0, cr15, [r8], {79}	; 0x4f
    fb08:	ldrpl	pc, [fp, #-2817]	; 0xfffff4ff
    fb0c:	ldrhi	pc, [sl], #-2817	; 0xfffff4ff
    fb10:	blx	317f5a <ftello64@plt+0x31545a>
    fb14:	stmib	sp, {r0, r3, r4, r8, r9, sl, ip, sp, lr}^
    fb18:	strls	r4, [r2, -r3, lsl #10]
    fb1c:	mcr	7, 6, pc, cr4, cr2, {7}	; <UNPREDICTABLE>
    fb20:	blmi	222350 <ftello64@plt+0x21f850>
    fb24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    fb28:	blls	2e9b98 <ftello64@plt+0x2e7098>
    fb2c:	qaddle	r4, sl, r5
    fb30:	andlt	r4, sp, r0, lsr r6
    fb34:	svchi	0x00f0e8bd
    fb38:			; <UNDEFINED> instruction: 0xe7f12637
    fb3c:	stc	7, cr15, [ip], #968	; 0x3c8
    fb40:	andeq	r9, r1, r4, ror r3
    fb44:	strdeq	r0, [r0], -r4
    fb48:	andeq	r7, r0, r6, asr r4
    fb4c:	andeq	r9, r1, ip, lsr #3
    fb50:	blmi	15624a8 <ftello64@plt+0x155f9a8>
    fb54:	push	{r1, r3, r4, r5, r6, sl, lr}
    fb58:	strdlt	r4, [sp], r0
    fb5c:	ldrcs	r7, [sl, -r6, lsl #16]
    fb60:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    fb64:			; <UNDEFINED> instruction: 0xf04f930b
    fb68:	cdpcs	3, 0, cr0, cr0, cr0, {0}
    fb6c:	addhi	pc, r9, r0
    fb70:	strmi	r4, [sp], -r4, lsl #12
    fb74:			; <UNDEFINED> instruction: 0xf8d4f7ff
    fb78:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    fb7c:	addhi	pc, r1, r0, asr #32
    fb80:	cmnvc	r1, #-805306364	; 0xd0000004	; <UNPREDICTABLE>
    fb84:	teqeq	r7, #192, 4	; <UNPREDICTABLE>
    fb88:	vqsub.s8	d4, d16, d13
    fb8c:	stmdavc	r3!, {r1, r2, r7, pc}^
    fb90:	stmiavc	r0!, {r4, r5, r9, sl, fp, ip, sp}
    fb94:	stceq	0, cr15, [sl], {79}	; 0x4f
    fb98:	blcc	c2df28 <ftello64@plt+0xc2b428>
    fb9c:	stmdbvc	r1!, {r4, r5, fp, ip, sp}
    fba0:			; <UNDEFINED> instruction: 0xf8943a30
    fba4:	blx	347bc2 <ftello64@plt+0x3450c2>
    fba8:	ldmdbcc	r0!, {r1, r2, r8, r9, ip, sp}
    fbac:	strcs	pc, [r0], -ip, lsl #22
    fbb0:	stmibvc	r0!, {r1, r5, r7, r8, fp, ip, sp, lr}^
    fbb4:	rndeqdp	f7, #0.5
    fbb8:			; <UNDEFINED> instruction: 0xf04f3a30
    fbbc:	ldmdacc	r0!, {r2, r5, r6, fp}
    fbc0:	tst	r1, ip, lsl #22	; <UNPREDICTABLE>
    fbc4:	movwvs	pc, #15112	; 0x3b08	; <UNPREDICTABLE>
    fbc8:	strtvs	pc, [lr], -r0, asr #4
    fbcc:	andeq	pc, r2, #12, 22	; 0x3000
    fbd0:	stmib	sp, {r0, r1, r4, r5, r7, r9, lr}^
    fbd4:	andls	r3, sl, #8, 2
    fbd8:			; <UNDEFINED> instruction: 0x4618dd5f
    fbdc:			; <UNDEFINED> instruction: 0xf7fe9307
    fbe0:			; <UNDEFINED> instruction: 0xf46ffebf
    fbe4:			; <UNDEFINED> instruction: 0xf641638a
    fbe8:	vbic.i32	<illegal reg q10.5>, #12	; 0x0000000c
    fbec:			; <UNDEFINED> instruction: 0xf8940111
    fbf0:			; <UNDEFINED> instruction: 0xf8948009
    fbf4:			; <UNDEFINED> instruction: 0xf894b00a
    fbf8:	blvc	9b3c2c <ftello64@plt+0x9b112c>
    fbfc:	mulge	sp, r4, r8
    fc00:	blvc	fe960ca8 <ftello64@plt+0xfe95e1a8>
    fc04:	sbcsne	pc, r2, #160, 10	; 0x28000000
    fc08:	blls	1e0c78 <ftello64@plt+0x1de178>
    fc0c:	stmdale	r5, {r1, r3, r7, r9, lr}
    fc10:	bge	27a840 <ftello64@plt+0x277d40>
    fc14:			; <UNDEFINED> instruction: 0xf7fea908
    fc18:	blls	24f7a4 <ftello64@plt+0x24cca4>
    fc1c:	andvc	pc, pc, #536870916	; 0x20000004
    fc20:	lfmle	f4, 4, [sl], #-588	; 0xfffffdb4
    fc24:	stmdbcs	ip, {r0, r3, r8, fp, ip, pc}
    fc28:	stmdals	sl, {r0, r1, r2, r4, r5, sl, fp, ip, lr, pc}
    fc2c:			; <UNDEFINED> instruction: 0xf1002900
    fc30:	svclt	0x00cc3cff
    fc34:	andcs	r2, r1, #0, 4
    fc38:	svceq	0x001ef1bc
    fc3c:			; <UNDEFINED> instruction: 0xf042bf88
    fc40:	b	149044c <ftello64@plt+0x148d94c>
    fc44:	ldrdle	r7, [r8, -r3]!
    fc48:			; <UNDEFINED> instruction: 0xf1aa3d30
    fc4c:			; <UNDEFINED> instruction: 0xf1a90a30
    fc50:			; <UNDEFINED> instruction: 0x3e300930
    fc54:	ldmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
    fc58:	bleq	c4c30c <ftello64@plt+0xc4980c>
    fc5c:	andls	r2, r1, sl, lsl #4
    fc60:	bpl	2ce870 <ftello64@plt+0x2cbd70>
    fc64:	blx	b406e <ftello64@plt+0xb156e>
    fc68:	strtmi	r6, [r0], -r9, lsl #12
    fc6c:	strlt	pc, [r8, #-2818]	; 0xfffff4fe
    fc70:	tstcs	r0, lr, lsl #20
    fc74:	andsge	pc, r0, sp, asr #17
    fc78:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    fc7c:			; <UNDEFINED> instruction: 0xf7f25602
    fc80:	bmi	30b4d8 <ftello64@plt+0x3089d8>
    fc84:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    fc88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fc8c:	subsmi	r9, sl, fp, lsl #22
    fc90:	ldrtmi	sp, [r8], -r5, lsl #2
    fc94:	pop	{r0, r2, r3, ip, sp, pc}
    fc98:			; <UNDEFINED> instruction: 0x27378ff0
    fc9c:			; <UNDEFINED> instruction: 0xf7f2e7f1
    fca0:	svclt	0x0000ebfc
    fca4:	andeq	r9, r1, ip, ror r1
    fca8:	strdeq	r0, [r0], -r4
    fcac:	andeq	r7, r0, r0, asr #5
    fcb0:	andeq	r9, r1, sl, asr #32
    fcb4:	svcmi	0x00f0e92d
    fcb8:	stmdaeq	r7, {r0, r8, ip, sp, lr, pc}
    fcbc:			; <UNDEFINED> instruction: 0xf1b8b083
    fcc0:	tstls	r1, r8, lsl #30
    fcc4:	sbchi	pc, sl, r0, lsl #1
    fcc8:	ldmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    fccc:	bicmi	pc, sp, #76, 12	; 0x4c00000
    fcd0:	bicmi	pc, ip, #204, 12	; 0xcc00000
    fcd4:	blx	fe8e16e2 <ftello64@plt+0xfe8debe2>
    fcd8:	ldmeq	fp, {r3, r8, r9, sp}
    fcdc:	strmi	r0, [r3], #-152	; 0xffffff68
    fce0:	movweq	lr, #15272	; 0x3ba8
    fce4:	blcs	a0d4c <ftello64@plt+0x9e24c>
    fce8:	movwcs	fp, #3980	; 0xf8c
    fcec:	bl	d88f8 <ftello64@plt+0xd5df8>
    fcf0:			; <UNDEFINED> instruction: 0xf7f20040
    fcf4:	strmi	lr, [r3], -lr, lsr #21
    fcf8:	stmdacs	r0, {ip, pc}
    fcfc:	adchi	pc, sl, r0
    fd00:	svceq	0x0004f1b8
    fd04:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    fd08:			; <UNDEFINED> instruction: 0xf1094c89
    fd0c:	movwcc	r0, #33029	; 0x8105
    fd10:			; <UNDEFINED> instruction: 0xf811447c
    fd14:			; <UNDEFINED> instruction: 0xf1a86c04
    fd18:			; <UNDEFINED> instruction: 0xf8110805
    fd1c:			; <UNDEFINED> instruction: 0xf1b80c02
    fd20:			; <UNDEFINED> instruction: 0xf8110f04
    fd24:	strmi	ip, [r9], r5, lsl #24
    fd28:	stccs	8, cr15, [r3], {17}
    fd2c:	strne	lr, [r6, #-2639]	; 0xfffff5b1
    fd30:	stcvc	8, cr15, [r1], {17}
    fd34:	ldreq	pc, [r0, #-5]
    fd38:			; <UNDEFINED> instruction: 0x0e8cea4f
    fd3c:	beq	ff04a680 <ftello64@plt+0xff047b80>
    fd40:	ldrne	lr, [r2, #-2629]	; 0xfffff5bb
    fd44:	subeq	lr, r2, #323584	; 0x4f000
    fd48:	cdpeq	0, 1, cr15, cr12, cr14, {0}
    fd4c:	andseq	pc, lr, #2
    fd50:	beq	64bd80 <ftello64@plt+0x649280>
    fd54:	vfnmane.f32	s28, s12, s28
    fd58:	sbcsne	lr, r0, #270336	; 0x42000
    fd5c:	bne	160a68c <ftello64@plt+0x1607b8c>
    fd60:	vldmiaeq	ip, {s29-s107}
    fd64:	strbeq	pc, [r4], -r6, asr #7	; <UNPREDICTABLE>
    fd68:	addeq	pc, r4, r0, asr #7
    fd6c:	ldreq	pc, [pc, -r7]
    fd70:	andgt	pc, ip, r4, lsl r8	; <UNPREDICTABLE>
    fd74:			; <UNDEFINED> instruction: 0xf814469b
    fd78:			; <UNDEFINED> instruction: 0xf101e00e
    fd7c:	stfpls	f0, [r6, #20]!
    fd80:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
    fd84:	stcpl	13, cr5, [r2], #404	; 0x194
    fd88:			; <UNDEFINED> instruction: 0xf8145c20
    fd8c:	stclpl	0, cr10, [r7, #40]!	; 0x28
    fd90:	ldcgt	8, cr15, [r0], {3}
    fd94:	stc	8, cr15, [pc], {3}
    fd98:	stcvs	8, cr15, [lr], {3}
    fd9c:	stcpl	8, cr15, [sp], {3}
    fda0:	stccs	8, cr15, [ip], {3}
    fda4:	stceq	8, cr15, [fp], {3}
    fda8:	stcge	8, cr15, [sl], {3}
    fdac:	stcvc	8, cr15, [r9], {3}
    fdb0:			; <UNDEFINED> instruction: 0xf108d8af
    fdb4:			; <UNDEFINED> instruction: 0xf1b838ff
    fdb8:	vmax.f32	d0, d0, d3
    fdbc:	ldm	pc, {r1, r2, r4, r5, r7, pc}^	; <UNPREDICTABLE>
    fdc0:	ldrbvs	pc, [r7, -r8]	; <UNPREDICTABLE>
    fdc4:			; <UNDEFINED> instruction: 0xf8990287
    fdc8:			; <UNDEFINED> instruction: 0xf10b6000
    fdcc:			; <UNDEFINED> instruction: 0xf8990007
    fdd0:			; <UNDEFINED> instruction: 0xf8995001
    fdd4:	adcseq	r2, r4, r2
    fdd8:			; <UNDEFINED> instruction: 0xf8994b56
    fddc:			; <UNDEFINED> instruction: 0x012f1003
    fde0:	ldreq	pc, [ip], #-4
    fde4:	b	1120fd8 <ftello64@plt+0x111e4d8>
    fde8:			; <UNDEFINED> instruction: 0xf0071495
    fdec:	vorr.i32	d16, #-805306368	; 0xd0000000
    fdf0:	b	11d1308 <ftello64@plt+0x11ce808>
    fdf4:	subseq	r1, r2, r2, lsl r7
    fdf8:			; <UNDEFINED> instruction: 0xf81308f6
    fdfc:			; <UNDEFINED> instruction: 0xf002c005
    fe00:	sbceq	r0, sp, lr, lsl r2
    fe04:	sbcsne	lr, r1, #270336	; 0x42000
    fe08:	ldreq	pc, [r8, #-5]
    fe0c:	orreq	pc, r4, r1, asr #7
    fe10:	and	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
    fe14:	ldcpl	13, cr5, [lr, #112]	; 0x70
    fe18:	ldclpl	13, cr5, [sl, #-892]	; 0xfffffc84
    fe1c:			; <UNDEFINED> instruction: 0xf88b5c5b
    fe20:			; <UNDEFINED> instruction: 0xf88b4001
    fe24:			; <UNDEFINED> instruction: 0xf88b6000
    fe28:			; <UNDEFINED> instruction: 0xf88bc002
    fe2c:			; <UNDEFINED> instruction: 0xf88b7003
    fe30:			; <UNDEFINED> instruction: 0xf88be004
    fe34:			; <UNDEFINED> instruction: 0xf88b2006
    fe38:	blls	5be54 <ftello64@plt+0x59354>
    fe3c:	bicmi	pc, sp, ip, asr #12
    fe40:	bicmi	pc, ip, ip, asr #13
    fe44:	movwcc	r2, #16896	; 0x4200
    fe48:	blx	fe86be5a <ftello64@plt+0xfe86935a>
    fe4c:	stmdbls	r0, {r0, r1, r8, r9, ip}
    fe50:	strbpl	r0, [sl], #2203	; 0x89b
    fe54:	andlt	r9, r3, r0, lsl #16
    fe58:	svchi	0x00f0e8bd
    fe5c:	stc	7, cr15, [ip], {242}	; 0xf2
    fe60:	andls	r2, r0, #0, 4
    fe64:	andvs	r2, r3, r6, lsl r3
    fe68:	andlt	r9, r3, r0, lsl #16
    fe6c:	svchi	0x00f0e8bd
    fe70:	mulcs	r0, r9, r8
    fe74:	blmi	c217dc <ftello64@plt+0xc1ecdc>
    fe78:	ldrbtmi	r0, [fp], #-145	; 0xffffff6f
    fe7c:			; <UNDEFINED> instruction: 0xf00108d2
    fe80:	ldfpls	f0, [sl], {28}
    fe84:			; <UNDEFINED> instruction: 0xf8005c5b
    fe88:			; <UNDEFINED> instruction: 0xf88b2b02
    fe8c:	ldrb	r3, [r4, r1]
    fe90:	mulmi	r0, r9, r8
    fe94:	andeq	pc, r4, fp, lsl #2
    fe98:	mulcs	r1, r9, r8
    fe9c:	adceq	r4, r1, r7, lsr #22
    fea0:	tsteq	r5, r4, ror #17
    fea4:	tsteq	ip, r1	; <UNPREDICTABLE>
    fea8:	b	106109c <ftello64@plt+0x105e59c>
    feac:			; <UNDEFINED> instruction: 0xf0051192
    feb0:	vorr.i32	d16, #10485760	; 0x00a00000
    feb4:	lfmpl	f0, 2, [lr], {68}	; 0x44
    feb8:	ldclpl	13, cr5, [r9, #-112]	; 0xffffff90
    febc:			; <UNDEFINED> instruction: 0xf88b5c9b
    fec0:			; <UNDEFINED> instruction: 0xf88b6001
    fec4:			; <UNDEFINED> instruction: 0xf88b4000
    fec8:			; <UNDEFINED> instruction: 0xf88b1003
    fecc:	ldr	r3, [r4, r2]!
    fed0:	mulne	r1, r9, r8
    fed4:	andeq	pc, r5, fp, lsl #2
    fed8:	mulvs	r0, r9, r8
    fedc:	mulcs	r2, r9, r8
    fee0:	blmi	5d0318 <ftello64@plt+0x5cd818>
    fee4:			; <UNDEFINED> instruction: 0xf00400b5
    fee8:	b	1110f30 <ftello64@plt+0x110e430>
    feec:			; <UNDEFINED> instruction: 0xf0051412
    fef0:	subseq	r0, r2, ip, lsl r5
    fef4:	b	11610e8 <ftello64@plt+0x115e5e8>
    fef8:	ldmeq	r6!, {r0, r4, r7, r8, sl, ip}^
    fefc:	smlalbteq	pc, r4, r1, r3	; <UNPREDICTABLE>
    ff00:	andseq	pc, lr, #2
    ff04:	ldcpl	13, cr5, [ip, #-380]	; 0xfffffe84
    ff08:	ldcpl	13, cr5, [sl], {157}	; 0x9d
    ff0c:			; <UNDEFINED> instruction: 0xf88b5c5b
    ff10:			; <UNDEFINED> instruction: 0xf88b7001
    ff14:			; <UNDEFINED> instruction: 0xf88b5000
    ff18:			; <UNDEFINED> instruction: 0xf88b4003
    ff1c:			; <UNDEFINED> instruction: 0xf88b2004
    ff20:	str	r3, [sl, r2]
    ff24:	ldrdlt	pc, [r0], -sp
    ff28:	ldrbmi	lr, [r8], -r3, asr #14
    ff2c:	svclt	0x0000e785
    ff30:	muleq	r0, r0, r3
    ff34:			; <UNDEFINED> instruction: 0x000072bc
    ff38:	andeq	r7, r0, r6, lsr #4
    ff3c:	strdeq	r7, [r0], -r8
    ff40:	andeq	r7, r0, ip, lsr #3
    ff44:	mvnsmi	lr, sp, lsr #18
    ff48:	strmi	r4, [ip], -r6, lsl #12
    ff4c:			; <UNDEFINED> instruction: 0x4617461d
    ff50:	stmdbcs	r0, {r1, r3, r4, r5, r7, r8, r9, ip, sp, pc}
    ff54:			; <UNDEFINED> instruction: 0xf005d04b
    ff58:	ldmdbne	r2!, {r0, sl, fp}
    ff5c:			; <UNDEFINED> instruction: 0x46344639
    ff60:	cdpeq	0, 3, cr15, cr10, cr15, {2}
    ff64:	blcc	8dfbc <ftello64@plt+0x8b4bc>
    ff68:	blcs	fe7d7190 <ftello64@plt+0xfe7d4690>
    ff6c:	ldrne	lr, [r3, #-2639]	; 0xfffff5b1
    ff70:	teqeq	r7, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    ff74:			; <UNDEFINED> instruction: 0xf105bf98
    ff78:	andvc	r0, fp, r0, lsr r3
    ff7c:	stccc	8, cr15, [r1], {20}
    ff80:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
    ff84:			; <UNDEFINED> instruction: 0xf1032b09
    ff88:	svclt	0x00980537
    ff8c:	ldreq	pc, [r0, #-259]!	; 0xfffffefd
    ff90:	subvc	r4, sp, r2, lsr #5
    ff94:	adcmi	sp, r6, #16
    ff98:	movwcs	fp, #3852	; 0xf0c
    ff9c:	movweq	pc, #4108	; 0x100c	; <UNPREDICTABLE>
    ffa0:			; <UNDEFINED> instruction: 0xf881b11b
    ffa4:	tstcc	r3, r2
    ffa8:			; <UNDEFINED> instruction: 0x4601e7dc
    ffac:			; <UNDEFINED> instruction: 0x4640e7da
    ffb0:	stmdb	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ffb4:			; <UNDEFINED> instruction: 0x4607b110
    ffb8:	andvc	r2, r3, r0, lsl #6
    ffbc:	pop	{r3, r4, r5, r9, sl, lr}
    ffc0:	ldfned	f0, [r9], {240}	; 0xf0
    ffc4:			; <UNDEFINED> instruction: 0xf004fb01
    ffc8:	stmdaeq	r1, {r8, ip, sp, lr, pc}
    ffcc:	rscle	r2, lr, r0, lsl #24
    ffd0:	blx	ffbcbfe8 <ftello64@plt+0xffbc94e8>
    ffd4:	smlatble	r6, r0, r2, r4
    ffd8:			; <UNDEFINED> instruction: 0xf7f24640
    ffdc:	stmdacs	r0, {r1, r3, r4, r5, r8, fp, sp, lr, pc}
    ffe0:	strmi	sp, [r7], -ip, ror #1
    ffe4:			; <UNDEFINED> instruction: 0x200ce7b7
    ffe8:	ldc	7, cr15, [ip], {242}	; 0xf2
    ffec:	ldrmi	lr, [r0], -r6, ror #15
    fff0:	svclt	0x0000e7e2
    fff4:	mvnsmi	lr, #737280	; 0xb4000
    fff8:			; <UNDEFINED> instruction: 0xf8904606
    fffc:	ldrmi	r9, [r0], r0
   10000:	rsble	r2, fp, r0, lsl #20
   10004:	ldcne	8, cr1, [r5], #544	; 0x220
   10008:	cdpne	8, 4, cr3, cr10, cr1, {0}
   1000c:	teqeq	r0, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
   10010:	strteq	pc, [r0], #-41	; 0xffffffd7
   10014:	sbcslt	r3, fp, #16640	; 0x4100
   10018:	svclt	0x00882c05
   1001c:	stmdble	r3, {r0, r3, r8, r9, fp, sp}
   10020:	rscscc	pc, pc, pc, asr #32
   10024:	mvnshi	lr, #12386304	; 0xbd0000
   10028:	stcgt	8, cr15, [r1], {21}
   1002c:			; <UNDEFINED> instruction: 0xf1ac462f
   10030:			; <UNDEFINED> instruction: 0xf02c0430
   10034:			; <UNDEFINED> instruction: 0xf1ae0e20
   10038:	rsclt	r0, r4, #1040	; 0x410
   1003c:	svceq	0x0005f1be
   10040:	stccs	15, cr11, [r9], {136}	; 0x88
   10044:			; <UNDEFINED> instruction: 0xf1b9d8ec
   10048:	stmdble	r3!, {r0, r3, r4, r5, r8, r9, sl, fp}
   1004c:	svceq	0x0046f1b9
   10050:			; <UNDEFINED> instruction: 0xf1a9d81e
   10054:	tsteq	fp, r7, lsr r3
   10058:			; <UNDEFINED> instruction: 0xf1bcb2db
   1005c:	stmdble	r7, {r0, r3, r4, r5, r8, r9, sl, fp}
   10060:	svceq	0x0046f1bc
   10064:			; <UNDEFINED> instruction: 0xf1acbf94
   10068:			; <UNDEFINED> instruction: 0xf1ac0437
   1006c:	rsclt	r0, r4, #1459617792	; 0x57000000
   10070:	stfeqd	f7, [r1], {2}
   10074:	mvfeqs	f7, f2
   10078:	strtmi	r4, [r3], #-1412	; 0xfffffa7c
   1007c:	streq	pc, [r2, #-261]	; 0xfffffefb
   10080:	streq	lr, [r1], #-2990	; 0xfffff452
   10084:	andle	r7, r8, r3, asr r0
   10088:	stcls	8, cr15, [r2], {21}
   1008c:	ldr	r4, [sp, r2, ror #12]!
   10090:	cmpeq	r7, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
   10094:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   10098:			; <UNDEFINED> instruction: 0xf897e7df
   1009c:			; <UNDEFINED> instruction: 0xf1b99000
   100a0:	andsle	r0, r6, r0, lsl #30
   100a4:	svceq	0x0080f019
   100a8:			; <UNDEFINED> instruction: 0xf7f2d1ba
   100ac:	stmdavs	r3, {r2, r8, r9, fp, sp, lr, pc}
   100b0:	ands	pc, r9, r3, lsr r8	; <UNPREDICTABLE>
   100b4:	cdppl	4, 0, cr15, cr0, cr14, {4}
   100b8:	cdpcc	3, 4, cr15, cr0, cr14, {6}
   100bc:	svclt	0x000c45a0
   100c0:			; <UNDEFINED> instruction: 0xf04e4674
   100c4:	cfstrscs	mvf0, [r0], {1}
   100c8:	strcc	sp, [r1, -sl, lsr #3]
   100cc:	pop	{r3, r4, r5, r7, r8, r9, fp, ip}
   100d0:	strbmi	r8, [r4, #-1016]	; 0xfffffc08
   100d4:	blne	fee4476c <ftello64@plt+0xfee41c6c>
   100d8:	mvnshi	lr, #12386304	; 0xbd0000
   100dc:	svceq	0x0000f1b9
   100e0:	strbmi	sp, [r8], -r1, lsl #2
   100e4:			; <UNDEFINED> instruction: 0x4644e79e
   100e8:			; <UNDEFINED> instruction: 0xe7db4637
   100ec:	mvnsmi	lr, #737280	; 0xb4000
   100f0:	ldrmi	r4, [r1], r5, lsl #12
   100f4:	rsble	r2, pc, r0, lsl #20
   100f8:	cdpne	6, 4, cr2, cr8, cr0, {0}
   100fc:	ldrtmi	r4, [r1], -ip, lsr #12
   10100:			; <UNDEFINED> instruction: 0xf8942901
   10104:	subsle	lr, r8, r0
   10108:			; <UNDEFINED> instruction: 0xf1beb156
   1010c:	subsle	r0, sl, sl, lsr pc
   10110:	rscscc	pc, pc, pc, asr #32
   10114:	mvnshi	lr, #12386304	; 0xbd0000
   10118:	mul	r1, r4, r8
   1011c:	strmi	r3, [lr], -r1, lsl #8
   10120:	teqeq	r0, #-2147483605	; 0x8000002b	; <UNPREDICTABLE>
   10124:	streq	pc, [r0, -lr, lsr #32]!
   10128:	sbcslt	r3, fp, #260	; 0x104
   1012c:	svclt	0x00882f05
   10130:	stmiale	sp!, {r0, r3, r8, r9, fp, sp}^
   10134:	mulgt	r1, r4, r8
   10138:	ldreq	pc, [r0, -ip, lsr #3]!
   1013c:	stmdaeq	r0!, {r2, r3, r5, ip, sp, lr, pc}
   10140:	stmdaeq	r1, {r3, r5, r7, r8, ip, sp, lr, pc}^
   10144:			; <UNDEFINED> instruction: 0xf1b8b2ff
   10148:	svclt	0x00880f05
   1014c:	ldmle	pc, {r0, r3, r8, r9, sl, fp, sp}^	; <UNPREDICTABLE>
   10150:	svceq	0x0039f1be
   10154:			; <UNDEFINED> instruction: 0xf1bed92e
   10158:	stmdale	r9!, {r1, r2, r6, r8, r9, sl, fp}
   1015c:	teqeq	r7, #-2147483605	; 0x8000002b	; <UNPREDICTABLE>
   10160:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   10164:	svceq	0x0039f1bc
   10168:			; <UNDEFINED> instruction: 0xf1bcd907
   1016c:	svclt	0x00940f46
   10170:	ldreq	pc, [r7, -ip, lsr #3]!
   10174:	ldrbeq	pc, [r7, -ip, lsr #3]	; <UNPREDICTABLE>
   10178:	strdcc	fp, [r1, -pc]
   1017c:	strmi	r4, [r9, #1083]	; 0x43b
   10180:	streq	pc, [r2], #-260	; 0xfffffefc
   10184:			; <UNDEFINED> instruction: 0xf800460f
   10188:			; <UNDEFINED> instruction: 0xd1b93f01
   1018c:	cdpcs	8, 3, cr7, cr10, cr6, {1}
   10190:	strhlt	sp, [r6, #14]!
   10194:	ldrtle	r0, [fp], #1586	; 0x632
   10198:	b	fe34e168 <ftello64@plt+0xfe34b668>
   1019c:			; <UNDEFINED> instruction: 0xf8336803
   101a0:	ldreq	r3, [fp], #22
   101a4:	ldrmi	sp, [r9, #1460]!	; 0x5b4
   101a8:	strcc	fp, [r1], #-3848	; 0xfffff0f8
   101ac:			; <UNDEFINED> instruction: 0xe7afd011
   101b0:	cmpeq	r7, #-2147483605	; 0x8000002b	; <UNPREDICTABLE>
   101b4:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   101b8:			; <UNDEFINED> instruction: 0xf1bee7d4
   101bc:	adcle	r0, fp, sl, lsr pc
   101c0:			; <UNDEFINED> instruction: 0xd1a52e00
   101c4:			; <UNDEFINED> instruction: 0xf894e7ac
   101c8:	strcc	lr, [r1], #-1
   101cc:	ldrmi	lr, [r9, #1960]!	; 0x7a8
   101d0:	blne	1844850 <ftello64@plt+0x1841d50>
   101d4:	mvnshi	lr, #12386304	; 0xbd0000
   101d8:	ldrmi	r4, [r7], -r4, lsl #12
   101dc:	svclt	0x0000e7d6
   101e0:	strt	r2, [pc], r0, lsl #6
   101e4:	strt	r2, [sp], r1, lsl #6
   101e8:	svcmi	0x00f8e92d
   101ec:	strmi	r4, [sl], r0, lsl #13
   101f0:			; <UNDEFINED> instruction: 0x46994693
   101f4:	movwcs	fp, #275	; 0x113
   101f8:	andcc	pc, r0, r9, asr #17
   101fc:	strcs	r4, [r0, -r5, asr #12]
   10200:	andsvs	pc, r7, r8, lsl r8	; <UNPREDICTABLE>
   10204:	strteq	pc, [r0], #-38	; 0xffffffda
   10208:	teqeq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
   1020c:	blcs	25f318 <ftello64@plt+0x25c818>
   10210:	stccs	15, cr11, [r5], {136}	; 0x88
   10214:	stmdavc	ip!, {r0, r1, r3, fp, ip, lr, pc}^
   10218:	nopeq	{36}	; 0x24
   1021c:	blcc	105f2e4 <ftello64@plt+0x105c7e4>
   10220:	svclt	0x00882c09
   10224:	stmdale	r2, {r0, r2, r8, r9, fp, sp}
   10228:	strcc	r3, [r1, -r2, lsl #10]
   1022c:	smlalttlt	lr, r6, r8, r7
   10230:	strbtle	r0, [r4], #-1586	; 0xfffff9ce
   10234:	b	fce204 <ftello64@plt+0xfcb704>
   10238:			; <UNDEFINED> instruction: 0xf8336803
   1023c:	ldreq	r3, [fp], #22
   10240:	strbmi	sp, [r5, #-1373]	; 0xfffffaa3
   10244:			; <UNDEFINED> instruction: 0xf815d003
   10248:	blcs	c1f258 <ftello64@plt+0xc1c758>
   1024c:	strcc	sp, [r1, -lr, asr #32]
   10250:			; <UNDEFINED> instruction: 0xf1ba2001
   10254:	eorsle	r0, fp, r0, lsl #30
   10258:	ldmdale	r0, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^
   1025c:	ldrbtcc	pc, [pc], #266	; 10264 <ftello64@plt+0xd764>	; <UNPREDICTABLE>
   10260:	tstcs	r0, r5, asr #12
   10264:	andsgt	pc, r1, r8, lsl r8	; <UNPREDICTABLE>
   10268:	eorseq	pc, r0, #172, 2	; 0x2b
   1026c:	nopeq	{44}	; 0x2c
   10270:	sbcslt	r3, r2, #66560	; 0x10400
   10274:	svclt	0x00882a09
   10278:	stmdale	r5!, {r0, r2, r8, r9, fp, sp}
   1027c:			; <UNDEFINED> instruction: 0xf1a6786e
   10280:			; <UNDEFINED> instruction: 0xf0260330
   10284:			; <UNDEFINED> instruction: 0xf1ae0e20
   10288:	sbcslt	r0, fp, #1040	; 0x410
   1028c:	svclt	0x00882b09
   10290:	svceq	0x0005f1be
   10294:			; <UNDEFINED> instruction: 0xf1bcd818
   10298:	stmdble	r4!, {r0, r3, r4, r5, r8, r9, sl, fp}
   1029c:	svceq	0x0046f1bc
   102a0:			; <UNDEFINED> instruction: 0xf1acd81f
   102a4:	tsteq	r2, r7, lsr r2
   102a8:	mrccs	2, 1, fp, cr9, cr2, {6}
   102ac:	vmlacs.f16	s27, s12, s12	; <UNPREDICTABLE>
   102b0:			; <UNDEFINED> instruction: 0xf1a6bf94
   102b4:			; <UNDEFINED> instruction: 0xf1a60337
   102b8:	sbcslt	r0, fp, #1543503873	; 0x5c000001
   102bc:	tstcc	r1, sl, lsl r4
   102c0:			; <UNDEFINED> instruction: 0xf8043502
   102c4:	strb	r2, [sp, r1, lsl #30]
   102c8:	movwcs	fp, #272	; 0x110
   102cc:	andcc	pc, r1, sl, lsl #16
   102d0:	svceq	0x0000f1b9
   102d4:	bne	10042e4 <ftello64@plt+0x10017e4>
   102d8:	andvc	pc, r0, r9, asr #17
   102dc:	pop	{r3, r5, r9, sl, lr}
   102e0:			; <UNDEFINED> instruction: 0xf1ac8ff8
   102e4:	tsteq	r2, r7, asr r2
   102e8:			; <UNDEFINED> instruction: 0xe7deb2d2
   102ec:	stccc	8, cr15, [r1], {21}
   102f0:	svclt	0x00082b30
   102f4:	adcle	r2, ip, r0
   102f8:	andcs	r3, r1, r1, lsl #14
   102fc:	andscs	lr, r6, r9, lsr #15
   10300:			; <UNDEFINED> instruction: 0xf7f22500
   10304:			; <UNDEFINED> instruction: 0x4628eb10
   10308:	svchi	0x00f8e8bd
   1030c:	addlt	fp, r2, r0, ror r5
   10310:	andcs	r4, r0, #464	; 0x1d0
   10314:			; <UNDEFINED> instruction: 0x460d4c1d
   10318:			; <UNDEFINED> instruction: 0x4611447e
   1031c:	ldmdbpl	r4!, {r0, r1, r3, r5, r6, r9, sl, lr}
   10320:	stmdavs	r4!, {r1, r2, r9, sl, lr}
   10324:			; <UNDEFINED> instruction: 0xf04f9401
   10328:			; <UNDEFINED> instruction: 0xf7ff0400
   1032c:			; <UNDEFINED> instruction: 0x4604ff5d
   10330:	ldrdlt	fp, [sp, -r8]
   10334:	eorvs	r1, ip, r4, lsl #23
   10338:	andcc	r9, r1, r0, lsl #16
   1033c:	svc	0x0088f7f1
   10340:	strmi	r4, [r4], -r1, lsl #12
   10344:	bls	3c9cc <ftello64@plt+0x39ecc>
   10348:	movwcs	r4, #1584	; 0x630
   1034c:			; <UNDEFINED> instruction: 0xf7ff3201
   10350:	orrlt	pc, r8, fp, asr #30
   10354:	blmi	362b94 <ftello64@plt+0x360094>
   10358:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1035c:	blls	6a3cc <ftello64@plt+0x678cc>
   10360:	qaddle	r4, sl, r7
   10364:	andlt	r4, r2, r0, lsr #12
   10368:	tstlt	sp, r0, ror sp
   1036c:	ldrb	r6, [r1, r8, lsr #32]!
   10370:	strb	r2, [pc, r0, lsl #8]!
   10374:	ldm	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10378:	vst1.8	{d20-d21}, [pc], r6
   1037c:	stmdami	r6, {r2, r7, r8, ip, sp, lr}
   10380:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   10384:	blx	fefce37c <ftello64@plt+0xfefcb87c>
   10388:			; <UNDEFINED> instruction: 0x000189b8
   1038c:	strdeq	r0, [r0], -r4
   10390:	andeq	r8, r1, r8, ror r9
   10394:	andeq	r6, r0, r8, asr sp
   10398:	andeq	r6, r0, lr, lsr sp
   1039c:	ldrbmi	lr, [r0, sp, lsr #18]!
   103a0:			; <UNDEFINED> instruction: 0xf8dfb301
   103a4:	stmdbcc	r1, {r3, r5, r6, ip, pc}
   103a8:	ldrdhi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   103ac:			; <UNDEFINED> instruction: 0xf8df1e45
   103b0:	stmdane	r7, {r2, r5, r6, sp, pc}^
   103b4:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   103b8:			; <UNDEFINED> instruction: 0x260044fa
   103bc:	strtmi	lr, [r1], -r7
   103c0:	ldmiblt	lr, {r6, r9, sl, lr}
   103c4:	stmib	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   103c8:	adcsmi	fp, sp, #192, 2	; 0x30
   103cc:			; <UNDEFINED> instruction: 0xf815d00a
   103d0:	teqlt	ip, r1, lsl #30
   103d4:	ldrbtle	r0, [r8], #1571	; 0x623
   103d8:	mvnsle	r2, r0, asr #24
   103dc:			; <UNDEFINED> instruction: 0xf04f42bd
   103e0:	mvnsle	r0, r1, lsl #12
   103e4:	ldrtmi	r2, [r0], -r0, lsl #12
   103e8:			; <UNDEFINED> instruction: 0x87f0e8bd
   103ec:			; <UNDEFINED> instruction: 0xf7f24648
   103f0:	stmdacs	r0, {r3, r4, r7, r8, fp, sp, lr, pc}
   103f4:	ldrtmi	sp, [r0], -r9, ror #3
   103f8:			; <UNDEFINED> instruction: 0x87f0e8bd
   103fc:	ldrbmi	r4, [r0], -r1, lsr #12
   10400:	stmib	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10404:	mvnle	r2, r0, lsl #16
   10408:	strb	r2, [ip, r1, lsl #12]!
   1040c:	andeq	r6, r0, r4, lsr sp
   10410:	andeq	r6, r0, r2, lsr sp
   10414:	andeq	r6, r0, r4, ror sp
   10418:	svclt	0x00181e0b
   1041c:	stmdacs	r0, {r0, r8, r9, sp}
   10420:	movwcs	fp, #3848	; 0xf08
   10424:	eorsle	r2, ip, r0, lsl #22
   10428:	mvnsmi	lr, sp, lsr #18
   1042c:	strmi	r4, [r4], -sp, lsl #12
   10430:			; <UNDEFINED> instruction: 0xffb4f7ff
   10434:	vmovne.8	d30[5], fp
   10438:	stmibne	r1!, {r0, r1, r5, r6, r9, sl, fp, ip}
   1043c:			; <UNDEFINED> instruction: 0xf8134607
   10440:	bcs	101c04c <ftello64@plt+0x101954c>
   10444:	strcc	fp, [r1, -r8, lsl #30]
   10448:	mvnsle	r4, fp, lsl #5
   1044c:			; <UNDEFINED> instruction: 0xd12b2f01
   10450:	bcs	102e4e0 <ftello64@plt+0x102b9e0>
   10454:	stcpl	0, cr13, [r3, #160]!	; 0xa0
   10458:	svclt	0x00182b2e
   1045c:	eorle	r2, r3, r0, asr #22
   10460:	ldrdhi	pc, [ip], #-143	; 0xffffff71
   10464:	strd	r4, [r5], -r8
   10468:			; <UNDEFINED> instruction: 0xf89cb306
   1046c:	ldrtmi	r2, [r5], -r0
   10470:	strbtmi	r3, [r4], -r1, lsl #28
   10474:			; <UNDEFINED> instruction: 0xf1042a2e
   10478:	mvnsle	r0, r1, lsl #24
   1047c:	blne	fe3fcb5c <ftello64@plt+0xfe3fa05c>
   10480:	mvfeqs	f7, #0.0
   10484:	rscmi	lr, r3, #3
   10488:	svccs	0x0001f81e
   1048c:			; <UNDEFINED> instruction: 0xf817d006
   10490:	addsmi	r3, r3, #1, 30
   10494:	movweq	lr, #31343	; 0x7a6f
   10498:	rscsle	r4, r4, fp, lsr #8
   1049c:	mvnle	r2, r0, lsl #20
   104a0:	ldrmi	lr, [r8], -r2
   104a4:	andcs	r4, r0, r0, ror r7
   104a8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   104ac:	ldrb	r2, [fp, r1]!
   104b0:	ldrdeq	r6, [r0], -ip
   104b4:	ldrlt	fp, [r0, #-328]	; 0xfffffeb8
   104b8:			; <UNDEFINED> instruction: 0xf7f24604
   104bc:	strmi	lr, [r1], -r6, lsr #18
   104c0:	pop	{r5, r9, sl, lr}
   104c4:			; <UNDEFINED> instruction: 0xf7ff4010
   104c8:	ldrbmi	fp, [r0, -r7, lsr #31]!
   104cc:	teqcs	ip, r0, ror r5
   104d0:			; <UNDEFINED> instruction: 0xf7f24604
   104d4:	bicslt	lr, r0, #622592	; 0x98000
   104d8:	teqcs	lr, r4, asr #24
   104dc:			; <UNDEFINED> instruction: 0xf7f24620
   104e0:	stmdacs	r0, {r5, r8, fp, sp, lr, pc}
   104e4:	addmi	fp, r4, #24, 30	; 0x60
   104e8:	blne	184dc4 <ftello64@plt+0x1822c4>
   104ec:			; <UNDEFINED> instruction: 0xf7f11c68
   104f0:			; <UNDEFINED> instruction: 0x4606eeb0
   104f4:			; <UNDEFINED> instruction: 0x462ab398
   104f8:			; <UNDEFINED> instruction: 0xf7f24621
   104fc:	andcs	lr, r0, ip, ror #18
   10500:	ldmdavc	r2!, {r4, r5, r6, r8, sl, ip, lr}
   10504:			; <UNDEFINED> instruction: 0x4631b1d2
   10508:	blcs	1021d5c <ftello64@plt+0x101f25c>
   1050c:	svccc	0x0001f811
   10510:	andcc	fp, r1, r8, lsl #30
   10514:	mvnsle	r2, r0, lsl #22
   10518:	tstle	pc, r1, lsl #16
   1051c:	andle	r2, sp, r0, asr #20
   10520:			; <UNDEFINED> instruction: 0xf8154435
   10524:	blcs	101f530 <ftello64@plt+0x101ca30>
   10528:	blcs	bc0190 <ftello64@plt+0xbbd690>
   1052c:	ldrtmi	sp, [r3], -r6
   10530:			; <UNDEFINED> instruction: 0xf813e002
   10534:	mvnslt	r2, r1, lsl #30
   10538:	ldmle	sl!, {r5, r9, fp, sp}^
   1053c:			; <UNDEFINED> instruction: 0xf7f14630
   10540:			; <UNDEFINED> instruction: 0xf7f2ef76
   10544:	tstcs	r6, #425984	; 0x68000
   10548:	andcs	r6, r0, r3
   1054c:			; <UNDEFINED> instruction: 0x4620bd70
   10550:			; <UNDEFINED> instruction: 0xffb0f7ff
   10554:			; <UNDEFINED> instruction: 0xf7f2b928
   10558:	tstcs	r6, #16, 18	; 0x40000
   1055c:	andcs	r6, r0, r3
   10560:			; <UNDEFINED> instruction: 0x4620bd70
   10564:	b	feece534 <ftello64@plt+0xfeecba34>
   10568:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1056c:			; <UNDEFINED> instruction: 0x4630d0f7
   10570:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   10574:	ldmlt	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10578:	ldrtmi	r2, [r0], -r0, asr #2
   1057c:	ldm	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10580:	rscsle	r2, r4, r0, lsl #16
   10584:	andcc	r4, r1, r3, lsl #18
   10588:			; <UNDEFINED> instruction: 0xf7f14479
   1058c:	stmdacs	r0, {r1, r2, r6, r9, sl, fp, sp, lr, pc}
   10590:	ldrb	sp, [r3, sp, ror #1]
   10594:			; <UNDEFINED> instruction: 0x00006bb8
   10598:	stmdavc	r0, {r3, r4, r8, ip, sp, pc}
   1059c:	svclt	0x00183800
   105a0:	ldrbmi	r2, [r0, -r1]!
   105a4:	mvnsmi	lr, sp, lsr #18
   105a8:	mulhi	r0, r0, r8
   105ac:	svceq	0x0000f1b8
   105b0:	cdpmi	0, 1, cr13, cr7, cr8, {1}
   105b4:	strmi	r4, [r5], -r7, lsl #12
   105b8:	ldrbtmi	r4, [lr], #-1604	; 0xfffff9bc
   105bc:			; <UNDEFINED> instruction: 0xf7f2e007
   105c0:	ldrhlt	lr, [r0, #-128]!	; 0xffffff80
   105c4:	andle	r2, lr, sp, lsr #24
   105c8:	svcmi	0x0001f815
   105cc:	stfcsd	f3, [lr], #-848	; 0xfffffcb0
   105d0:	ldrtmi	r4, [r0], -r1, lsr #12
   105d4:	adcmi	sp, pc, #-1073741764	; 0xc000003c
   105d8:	stmdavc	fp!, {r1, ip, lr, pc}^
   105dc:	mvnsle	r2, lr, lsr #22
   105e0:	ldmfd	sp!, {sp}
   105e4:	adcmi	r8, pc, #240, 2	; 0x3c
   105e8:			; <UNDEFINED> instruction: 0xf815d0fa
   105ec:	blcs	b9f5f8 <ftello64@plt+0xb9caf8>
   105f0:	stmdavc	fp!, {r1, r2, r4, r5, r6, r7, ip, lr, pc}^
   105f4:	svclt	0x00182b00
   105f8:	rscsle	r2, r1, lr, lsr #22
   105fc:	svcmi	0x0001f815
   10600:	mvnle	r2, r0, lsl #24
   10604:			; <UNDEFINED> instruction: 0x0000f1b8
   10608:	andcs	fp, r1, r8, lsl pc
   1060c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   10610:	andeq	r6, r0, sl, lsl #23
   10614:			; <UNDEFINED> instruction: 0xf8dfb40f
   10618:	strlt	ip, [r0, #-92]	; 0xffffffa4
   1061c:	bge	1bc838 <ftello64@plt+0x1b9d38>
   10620:	ldrbtmi	r4, [ip], #2837	; 0xb15
   10624:			; <UNDEFINED> instruction: 0xf852a802
   10628:			; <UNDEFINED> instruction: 0xf85c1b04
   1062c:	ldmdavs	fp, {r0, r1, ip, sp}
   10630:			; <UNDEFINED> instruction: 0xf04f9303
   10634:	andls	r0, r1, #0, 6
   10638:	ldm	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1063c:	blle	35a644 <ftello64@plt+0x357b44>
   10640:	blmi	362e80 <ftello64@plt+0x360380>
   10644:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
   10648:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1064c:	subsmi	r9, sl, r3, lsl #22
   10650:	andlt	sp, r5, lr, lsl #2
   10654:	bl	14e7d0 <ftello64@plt+0x14bcd0>
   10658:	ldrbmi	fp, [r0, -r4]!
   1065c:	stm	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10660:			; <UNDEFINED> instruction: 0xf7f16800
   10664:			; <UNDEFINED> instruction: 0x4601eff2
   10668:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   1066c:			; <UNDEFINED> instruction: 0xf808f7fc
   10670:	svc	0x0012f7f1
   10674:	andeq	r8, r1, lr, lsr #13
   10678:	strdeq	r0, [r0], -r4
   1067c:	andeq	r8, r1, ip, lsl #13
   10680:	andeq	r6, r0, lr, lsl fp
   10684:			; <UNDEFINED> instruction: 0xf8dfb40f
   10688:	strlt	ip, [r0, #-76]	; 0xffffffb4
   1068c:	bge	1bc8a8 <ftello64@plt+0x1b9da8>
   10690:	ldrbtmi	r4, [ip], #2833	; 0xb11
   10694:			; <UNDEFINED> instruction: 0xf852a802
   10698:			; <UNDEFINED> instruction: 0xf85c1b04
   1069c:	ldmdavs	fp, {r0, r1, ip, sp}
   106a0:			; <UNDEFINED> instruction: 0xf04f9303
   106a4:	andls	r0, r1, #0, 6
   106a8:	ldm	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   106ac:	blmi	2a2ee0 <ftello64@plt+0x2a03e0>
   106b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   106b4:	svclt	0x00ac2800
   106b8:	andcs	r9, r0, r2, lsl #16
   106bc:	blls	ea72c <ftello64@plt+0xe7c2c>
   106c0:	qaddle	r4, sl, r4
   106c4:			; <UNDEFINED> instruction: 0xf85db005
   106c8:	andlt	lr, r4, r4, lsl #22
   106cc:			; <UNDEFINED> instruction: 0xf7f14770
   106d0:	svclt	0x0000eee4
   106d4:	andeq	r8, r1, lr, lsr r6
   106d8:	strdeq	r0, [r0], -r4
   106dc:	andeq	r8, r1, r0, lsr #12
   106e0:	blmi	ae2f90 <ftello64@plt+0xae0490>
   106e4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   106e8:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   106ec:	bmi	a61f04 <ftello64@plt+0xa5f404>
   106f0:	movwls	r6, #14363	; 0x381b
   106f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   106f8:	ldrbtmi	r6, [sl], #-2051	; 0xfffff7fd
   106fc:	eorle	r2, r5, r3, lsl #22
   10700:	teqle	pc, r2, lsl #22
   10704:	vstrcs	d6, [r0, #-788]	; 0xfffffcec
   10708:	ldmib	r0, {r3, r4, r5, ip, lr, pc}^
   1070c:	bge	91340 <ftello64@plt+0x8e840>
   10710:	andls	r2, r0, #4, 2
   10714:	andls	r6, r2, r2, ror #25
   10718:	strmi	r6, [r8, r0, lsr #24]!
   1071c:	movvs	fp, #96, 2
   10720:	rscvs	r2, r3, #0, 6
   10724:	blmi	6a2f9c <ftello64@plt+0x6a049c>
   10728:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1072c:	blls	ea79c <ftello64@plt+0xe7c9c>
   10730:	qsuble	r4, sl, r1
   10734:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   10738:	blls	ab2c8 <ftello64@plt+0xa87c8>
   1073c:	smlalle	r4, pc, sl, r2	; <UNPREDICTABLE>
   10740:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   10744:			; <UNDEFINED> instruction: 0xff2ef7fb
   10748:			; <UNDEFINED> instruction: 0xe7e9203f
   1074c:	bvs	10633a4 <ftello64@plt+0x10608a4>
   10750:			; <UNDEFINED> instruction: 0xf50158d3
   10754:	ldmdavs	fp, {r8, sl, ip, lr}
   10758:	blvs	83ec6c <ftello64@plt+0x83c16c>
   1075c:			; <UNDEFINED> instruction: 0xf7f14629
   10760:	rsbvs	lr, r5, #84, 30	; 0x150
   10764:	andcs	r4, r0, r3, lsl #12
   10768:	ldrb	r6, [fp, r3, lsr #6]
   1076c:	strtmi	r4, [sl], -sp, lsl #16
   10770:			; <UNDEFINED> instruction: 0xf7fb4478
   10774:	ldrb	pc, [r0, r1, ror #31]!	; <UNPREDICTABLE>
   10778:	mcr	7, 4, pc, cr14, cr1, {7}	; <UNPREDICTABLE>
   1077c:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   10780:			; <UNDEFINED> instruction: 0xffb8f7fb
   10784:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   10788:			; <UNDEFINED> instruction: 0xffb4f7fb
   1078c:	andeq	r8, r1, ip, ror #11
   10790:	strdeq	r0, [r0], -r4
   10794:	ldrdeq	r8, [r1], -r6
   10798:	andeq	r8, r1, r8, lsr #11
   1079c:	andeq	r6, r0, r6, asr #21
   107a0:	andeq	r0, r0, r4, lsr #6
   107a4:	andeq	r6, r0, r8, lsr sl
   107a8:	andeq	r6, r0, lr, ror #20
   107ac:	andeq	r6, r0, sl, asr #20
   107b0:	mvnsmi	lr, #737280	; 0xb4000
   107b4:	ldrmi	fp, [sp], -r3, lsl #1
   107b8:	svcls	0x000a2903
   107bc:	blmi	fe0a1fdc <ftello64@plt+0xfe09f4dc>
   107c0:	ldrdhi	pc, [r0], -r0
   107c4:			; <UNDEFINED> instruction: 0xf8d7447b
   107c8:	eorle	r9, r3, r0
   107cc:	andle	r2, sp, r4, lsl #18
   107d0:	rsbsle	r2, ip, r1, lsl #18
   107d4:			; <UNDEFINED> instruction: 0xf0002905
   107d8:	stmdbcs	r2, {r3, r4, r7, pc}
   107dc:	movwcs	fp, #3868	; 0xf1c
   107e0:	eorsle	r9, pc, r1, lsl #6
   107e4:	andlt	r9, r3, r1, lsl #16
   107e8:	mvnshi	lr, #12386304	; 0xbd0000
   107ec:	svceq	0x0000f1b9
   107f0:			; <UNDEFINED> instruction: 0x462cd030
   107f4:	strtmi	r4, [r1], -sl, asr #12
   107f8:			; <UNDEFINED> instruction: 0xf7f24640
   107fc:	mcrrne	8, 0, lr, r3, cr10
   10800:	stmdacs	r0, {r0, r2, r3, r6, ip, lr, pc}
   10804:	bl	fee87fe4 <ftello64@plt+0xfee854e4>
   10808:	strmi	r0, [r4], #-2304	; 0xfffff700
   1080c:			; <UNDEFINED> instruction: 0xf8cdd1f2
   10810:	subs	r9, r9, r4
   10814:	svceq	0x0000f1b9
   10818:	sbchi	pc, ip, r0
   1081c:	movwls	r6, #6339	; 0x18c3
   10820:	adcs	fp, fp, r3, lsr r1
   10824:	svc	0x00a8f7f1
   10828:	strmi	r6, [r4], -r3, lsl #16
   1082c:	cmple	r7, r4, lsl #22
   10830:	strtmi	r4, [r9], -sl, asr #12
   10834:			; <UNDEFINED> instruction: 0xf7f14640
   10838:	mcrrne	13, 7, lr, r2, cr6
   1083c:	stmdblt	r0!, {r1, r4, r5, r6, r7, ip, lr, pc}
   10840:	mvnscc	pc, #79	; 0x4f
   10844:	movwls	r2, #4609	; 0x1201
   10848:	ldrshtvs	r6, [r8], -r2
   1084c:	andlt	r9, r3, r1, lsl #16
   10850:	mvnshi	lr, #12386304	; 0xbd0000
   10854:	andls	pc, r4, sp, asr #17
   10858:			; <UNDEFINED> instruction: 0xf8c79801
   1085c:	andlt	r9, r3, r0
   10860:	mvnshi	lr, #12386304	; 0xbd0000
   10864:	svceq	0x0001f1b8
   10868:	bmi	1646cbc <ftello64@plt+0x16441bc>
   1086c:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
   10870:	cmnle	r4, r0, lsl #22
   10874:	stmdblt	r3!, {r0, r1, r4, r5, r6, fp, sp, lr}^
   10878:	blcs	2ab4c <ftello64@plt+0x2804c>
   1087c:	strbmi	sp, [r0], -lr, asr #32
   10880:	ldmdb	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10884:			; <UNDEFINED> instruction: 0xb123682b
   10888:			; <UNDEFINED> instruction: 0x46414851
   1088c:			; <UNDEFINED> instruction: 0xf7fb4478
   10890:	shsaxmi	pc, r0, r3	; <UNPREDICTABLE>
   10894:	movwls	r2, #4864	; 0x1300
   10898:	stcl	7, cr15, [r8, #964]	; 0x3c4
   1089c:			; <UNDEFINED> instruction: 0xf7f1e7a2
   108a0:	stmdavs	r3, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   108a4:	adcle	r2, r5, r4, lsl #22
   108a8:	svc	0x0048f7f1
   108ac:	movwls	fp, #4739	; 0x1283
   108b0:	svc	0x0062f7f1
   108b4:			; <UNDEFINED> instruction: 0xf7f16800
   108b8:			; <UNDEFINED> instruction: 0xf106eec8
   108bc:			; <UNDEFINED> instruction: 0x46020114
   108c0:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   108c4:	mcr2	7, 5, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
   108c8:	stmdbeq	r5, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
   108cc:	movwcs	lr, #1988	; 0x7c4
   108d0:	sbcvs	r9, r3, r1, lsl #6
   108d4:	addvs	r6, r3, r3, asr #32
   108d8:	andlt	r9, r3, r1, lsl #16
   108dc:	mvnshi	lr, #12386304	; 0xbd0000
   108e0:	svclt	0x00082b20
   108e4:	adcsle	r2, r0, r0
   108e8:	svc	0x0028f7f1
   108ec:	stmdavs	r0!, {r0, r1, r9, sl, lr}
   108f0:	movwls	fp, #4763	; 0x129b
   108f4:	mcr	7, 5, pc, cr8, cr1, {7}	; <UNPREDICTABLE>
   108f8:	tsteq	r4, r6, lsl #2	; <UNPREDICTABLE>
   108fc:	ldmdami	r6!, {r1, r9, sl, lr}
   10900:			; <UNDEFINED> instruction: 0xf7fb4478
   10904:	andcs	pc, r0, r1, lsl #29
   10908:	ldmdbmi	r4!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   1090c:	strtmi	r4, [r8], -sl, asr #12
   10910:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   10914:			; <UNDEFINED> instruction: 0xf7f89301
   10918:			; <UNDEFINED> instruction: 0xe763fcf1
   1091c:	blcs	2fdf0 <ftello64@plt+0x2d2f0>
   10920:	blmi	c04bdc <ftello64@plt+0xc020dc>
   10924:	ldreq	pc, [r4, -r6, lsl #2]
   10928:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   1092c:	ands	fp, lr, r4, lsl r9
   10930:	mvnlt	r6, r4, lsr #16
   10934:	movwcc	r6, #6243	; 0x1863
   10938:			; <UNDEFINED> instruction: 0xf104d1fa
   1093c:	ldrtmi	r0, [r9], -r8
   10940:	ldc	7, cr15, [lr], #964	; 0x3c4
   10944:	mvnsle	r2, r0, lsl #16
   10948:			; <UNDEFINED> instruction: 0xf8c4682b
   1094c:	blcs	30964 <ftello64@plt+0x2de64>
   10950:	stmdami	r4!, {r0, r1, r2, r3, r4, r7, ip, lr, pc}
   10954:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   10958:	mcr2	7, 7, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
   1095c:			; <UNDEFINED> instruction: 0xf100e799
   10960:	stmdami	r1!, {r2, r4, r8}
   10964:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
   10968:	mcr2	7, 7, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
   1096c:	stmdavs	fp!, {r1, r7, r8, r9, sl, sp, lr, pc}
   10970:			; <UNDEFINED> instruction: 0x4638b9d3
   10974:	mcr	7, 6, pc, cr8, cr1, {7}	; <UNPREDICTABLE>
   10978:	andcs	r4, r1, r1, lsl #12
   1097c:			; <UNDEFINED> instruction: 0xf7f2310c
   10980:	ldrtmi	lr, [r9], -ip, asr #16
   10984:	andcc	r4, r8, r4, lsl #12
   10988:	mcr	7, 0, pc, cr6, cr1, {7}	; <UNPREDICTABLE>
   1098c:			; <UNDEFINED> instruction: 0xf8c44b17
   10990:	ldrbtmi	r8, [fp], #-4
   10994:	andsvs	r6, ip, sl, lsl r8
   10998:	ldrb	r6, [sl, -r2, lsr #32]!
   1099c:	mvnscc	pc, #79	; 0x4f
   109a0:	movwcs	r9, #769	; 0x301
   109a4:			; <UNDEFINED> instruction: 0xe71d603b
   109a8:			; <UNDEFINED> instruction: 0x46394811
   109ac:			; <UNDEFINED> instruction: 0xf7fb4478
   109b0:	ldrb	pc, [lr, r3, asr #29]	; <UNPREDICTABLE>
   109b4:			; <UNDEFINED> instruction: 0xf44f4b0f
   109b8:	stmdbmi	pc, {r0, r1, r5, r6, r7, r9, ip, sp, lr}	; <UNPREDICTABLE>
   109bc:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
   109c0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   109c4:	ldm	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   109c8:	andeq	r8, r1, ip, lsl #10
   109cc:	andeq	r0, r0, r4, lsr #6
   109d0:	strdeq	r6, [r0], -r4
   109d4:	andeq	r6, r0, sl, lsr #20
   109d8:	andeq	r6, r0, r4, asr #18
   109dc:	andeq	r6, r0, r6, asr #18
   109e0:	andeq	r8, r1, r0, lsl #20
   109e4:	andeq	r6, r0, r6, asr #18
   109e8:	andeq	r6, r0, r2, lsl #18
   109ec:	muleq	r1, r6, r9
   109f0:	andeq	r6, r0, r8, lsl r9
   109f4:	andeq	r7, r0, sl, ror r5
   109f8:	andeq	r6, r0, ip, ror #16
   109fc:	andeq	r7, r0, r2, lsl #2
   10a00:	stmdbcs	r3, {r0, r1, r2, r3, r4, r6, r9, fp, lr}
   10a04:	svcmi	0x00f0e92d
   10a08:	addlt	r4, r5, pc, lsl r6
   10a0c:	ldrbtmi	r4, [sl], #-2909	; 0xfffff4a3
   10a10:			; <UNDEFINED> instruction: 0xf8dd4c5d
   10a14:			; <UNDEFINED> instruction: 0xf04f9038
   10a18:	ldmpl	r3, {r9, sl}^
   10a1c:			; <UNDEFINED> instruction: 0xf8d0447c
   10a20:	strmi	sl, [r5], -r0
   10a24:	movwls	r6, #14363	; 0x381b
   10a28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10a2c:	ldrdcs	pc, [r0], -r9
   10a30:	suble	r9, r4, r1, lsl #12
   10a34:	andsle	r2, r8, r4, lsl #18
   10a38:	svclt	0x00022901
   10a3c:	addvs	r6, r6, r6, asr #1
   10a40:	andle	r4, r5, r4, lsr r6
   10a44:	rsble	r2, r1, r5, lsl #18
   10a48:	svclt	0x00182902
   10a4c:	rsble	r4, r4, r4, lsr r6
   10a50:	blmi	1323390 <ftello64@plt+0x1320890>
   10a54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10a58:	blls	eaac8 <ftello64@plt+0xe7fc8>
   10a5c:			; <UNDEFINED> instruction: 0xf040405a
   10a60:	strtmi	r8, [r0], -r2, lsl #1
   10a64:	pop	{r0, r2, ip, sp, pc}
   10a68:	ssub8mi	r8, r4, r0
   10a6c:			; <UNDEFINED> instruction: 0xf10db322
   10a70:	ldrtmi	r0, [r8], r8, lsl #22
   10a74:	and	r9, r5, r1, lsl #4
   10a78:	movwcs	lr, #6621	; 0x19dd
   10a7c:	ldrmi	r1, [r8], #2770	; 0xad2
   10a80:			; <UNDEFINED> instruction: 0xb1ba9201
   10a84:			; <UNDEFINED> instruction: 0x4641465b
   10a88:			; <UNDEFINED> instruction: 0x96024650
   10a8c:	bl	ffbcea58 <ftello64@plt+0xffbcbf58>
   10a90:	stmdacs	r0, {r2, r9, sl, lr}
   10a94:			; <UNDEFINED> instruction: 0xf7f1d0f0
   10a98:	addlt	lr, r4, #1312	; 0x520
   10a9c:	mcr	7, 3, pc, cr12, cr1, {7}	; <UNPREDICTABLE>
   10aa0:			; <UNDEFINED> instruction: 0xf7f16800
   10aa4:			; <UNDEFINED> instruction: 0xf105edd2
   10aa8:			; <UNDEFINED> instruction: 0x46020114
   10aac:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
   10ab0:	stc2	7, cr15, [sl, #1004]!	; 0x3ec
   10ab4:	andeq	lr, r7, #168, 22	; 0x2a000
   10ab8:	andcs	pc, r0, r9, asr #17
   10abc:	bcs	4a9e4 <ftello64@plt+0x47ee4>
   10ac0:	stmiavs	r3, {r0, r1, r4, r6, ip, lr, pc}^
   10ac4:	teqle	sp, r0, lsl #22
   10ac8:	ldrtmi	sl, [r9], -r1, lsl #22
   10acc:			; <UNDEFINED> instruction: 0xf7f14650
   10ad0:	mcrrne	12, 9, lr, r3, cr10
   10ad4:	andle	r4, r8, r4, lsl #12
   10ad8:	ldmdblt	fp, {r0, r8, r9, fp, ip, pc}
   10adc:	ldrbtcc	pc, [pc], #79	; 10ae4 <ftello64@plt+0xdfe4>	; <UNPREDICTABLE>
   10ae0:	rscvs	r2, sl, r1, lsl #4
   10ae4:	andcc	pc, r0, r9, asr #17
   10ae8:			; <UNDEFINED> instruction: 0xf7f1e7b2
   10aec:	addlt	lr, r4, #40, 28	; 0x280
   10af0:	mcr	7, 2, pc, cr2, cr1, {7}	; <UNPREDICTABLE>
   10af4:			; <UNDEFINED> instruction: 0xf7f16800
   10af8:			; <UNDEFINED> instruction: 0xf105eda8
   10afc:			; <UNDEFINED> instruction: 0x46020114
   10b00:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   10b04:	stc2	7, cr15, [r0, #1004]	; 0x3ec
   10b08:	strb	r9, [fp, r1, lsl #22]!
   10b0c:	ldrtmi	r4, [r8], -r2, lsr #18
   10b10:	ldrbtmi	r4, [r9], #-1588	; 0xfffff9cc
   10b14:	blx	ffcceafe <ftello64@plt+0xffccbffe>
   10b18:			; <UNDEFINED> instruction: 0x4630e79a
   10b1c:	ldcl	7, cr15, [r0, #964]	; 0x3c4
   10b20:	andle	r4, sl, r2, lsl #11
   10b24:			; <UNDEFINED> instruction: 0xf7f12001
   10b28:	strmi	lr, [r2, #3532]	; 0xdcc
   10b2c:	blmi	704b48 <ftello64@plt+0x702048>
   10b30:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   10b34:	stmdavs	fp!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   10b38:	strtmi	fp, [r8], -fp, asr #2
   10b3c:			; <UNDEFINED> instruction: 0xf7f12400
   10b40:			; <UNDEFINED> instruction: 0xe785ec76
   10b44:	ldrbtcc	pc, [pc], #79	; 10b4c <ftello64@plt+0xe04c>	; <UNPREDICTABLE>
   10b48:	andvs	pc, r0, r9, asr #17
   10b4c:	ldrbmi	lr, [r0], -r0, lsl #15
   10b50:	ldc	7, cr15, [sl, #-964]!	; 0xfffffc3c
   10b54:	ldmdami	r2, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   10b58:	tsteq	r4, r5, lsl #2	; <UNPREDICTABLE>
   10b5c:	ldrbtmi	r4, [r8], #-1618	; 0xfffff9ae
   10b60:	stc2l	7, cr15, [sl, #1004]!	; 0x3ec
   10b64:			; <UNDEFINED> instruction: 0xf7f1e7e7
   10b68:	blmi	3cbdd0 <ftello64@plt+0x3c92d0>
   10b6c:	rsbcs	pc, r2, #64, 4
   10b70:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   10b74:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   10b78:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
   10b7c:	svc	0x00baf7f1
   10b80:	andeq	r8, r1, r2, asr #5
   10b84:	strdeq	r0, [r0], -r4
   10b88:			; <UNDEFINED> instruction: 0x000182b4
   10b8c:	andeq	r8, r1, ip, ror r2
   10b90:	andeq	r6, r0, lr, lsr r8
   10b94:	andeq	r6, r0, r2, asr #14
   10b98:	strdeq	r6, [r0], -r2
   10b9c:	andeq	r0, r0, r4, lsr #6
   10ba0:			; <UNDEFINED> instruction: 0x000067b6
   10ba4:	andeq	r7, r0, r4, asr #7
   10ba8:			; <UNDEFINED> instruction: 0x000066b6
   10bac:	andeq	r6, r0, sl, asr #30
   10bb0:	blmi	523404 <ftello64@plt+0x520904>
   10bb4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   10bb8:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   10bbc:	ldmdavs	fp, {r2, r3, r9, sl, lr}
   10bc0:			; <UNDEFINED> instruction: 0xf04f9303
   10bc4:	nopcs	{0}	; <UNPREDICTABLE>
   10bc8:	orrslt	r9, r8, r2, lsl #6
   10bcc:	orrlt	r6, sp, r5, asr #23
   10bd0:			; <UNDEFINED> instruction: 0x6c00aa02
   10bd4:	andls	r4, r0, #11534336	; 0xb00000
   10bd8:	andcs	r2, r0, #1073741825	; 0x40000001
   10bdc:	bmi	2a2a84 <ftello64@plt+0x29ff84>
   10be0:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   10be4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10be8:	subsmi	r9, sl, r3, lsl #22
   10bec:	strtmi	sp, [r0], -r5, lsl #2
   10bf0:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   10bf4:	eorhi	r2, r3, pc, lsr r3
   10bf8:			; <UNDEFINED> instruction: 0xf7f1e7f1
   10bfc:	svclt	0x0000ec4e
   10c00:	andeq	r8, r1, ip, lsl r1
   10c04:	strdeq	r0, [r0], -r4
   10c08:	andeq	r8, r1, lr, ror #1
   10c0c:	blmi	663474 <ftello64@plt+0x660974>
   10c10:	ldrblt	r4, [r0, #1146]!	; 0x47a
   10c14:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
   10c18:	movwls	r6, #63515	; 0xf81b
   10c1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10c20:	svcmi	0x0015b1c8
   10c24:	strmi	sl, [r4], -r7, lsl #28
   10c28:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   10c2c:			; <UNDEFINED> instruction: 0x46315214
   10c30:	andls	r4, r5, #32, 12	; 0x2000000
   10c34:			; <UNDEFINED> instruction: 0xffbcf7ff
   10c38:	bvs	ff9624e4 <ftello64@plt+0xff95f9e4>
   10c3c:	strls	r9, [r2, #-2565]	; 0xfffff5fb
   10c40:	strls	r6, [r1, #-2725]	; 0xfffff55b
   10c44:	strls	r6, [r0, #-2917]	; 0xfffff49b
   10c48:	ldrtmi	r4, [r8], -r3, lsl #12
   10c4c:	ldc2l	7, cr15, [r4, #-1004]!	; 0xfffffc14
   10c50:	stccs	12, cr6, [r0], {228}	; 0xe4
   10c54:	bmi	285400 <ftello64@plt+0x282900>
   10c58:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   10c5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10c60:	subsmi	r9, sl, pc, lsl #22
   10c64:	andslt	sp, r1, r1, lsl #2
   10c68:			; <UNDEFINED> instruction: 0xf7f1bdf0
   10c6c:	svclt	0x0000ec16
   10c70:	andeq	r8, r1, r0, asr #1
   10c74:	strdeq	r0, [r0], -r4
   10c78:	andeq	r6, r0, r0, lsl #14
   10c7c:	andeq	r8, r1, r6, ror r0
   10c80:	mvnsmi	lr, sp, lsr #18
   10c84:	ldcmi	0, cr11, [sp, #544]!	; 0x220
   10c88:	ldcmi	6, cr4, [sp], #56	; 0x38
   10c8c:	ldrbtmi	r4, [sp], #-1559	; 0xfffff9e9
   10c90:	stmdbpl	ip!, {r2, r3, r4, r5, r7, r8, r9, fp, lr}
   10c94:	cfldrsmi	mvf4, [ip, #492]!	; 0x1ec
   10c98:	strls	r6, [r7], #-2084	; 0xfffff7dc
   10c9c:	streq	pc, [r0], #-79	; 0xffffffb1
   10ca0:			; <UNDEFINED> instruction: 0xf8534604
   10ca4:			; <UNDEFINED> instruction: 0xf8d88005
   10ca8:	blcs	1ccb0 <ftello64@plt+0x1a1b0>
   10cac:	stmdavs	r5!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
   10cb0:	eorsle	r2, r7, r1, lsl #26
   10cb4:			; <UNDEFINED> instruction: 0xf0402d00
   10cb8:	ldmib	r4, {r0, r1, r3, r6, r8, pc}^
   10cbc:	addsmi	r1, r1, #-1610612736	; 0xa0000000
   10cc0:	teqhi	fp, r0, lsl #4	; <UNPREDICTABLE>
   10cc4:	bne	14ab94c <ftello64@plt+0x14a8e4c>
   10cc8:	strmi	r6, [r1], #-738	; 0xfffffd1e
   10ccc:	bl	134ec98 <ftello64@plt+0x134c198>
   10cd0:	adcvs	r6, r5, #925696	; 0xe2000
   10cd4:			; <UNDEFINED> instruction: 0x461042ba
   10cd8:	blvs	190557c <ftello64@plt+0x1902a7c>
   10cdc:			; <UNDEFINED> instruction: 0xf8d8b32b
   10ce0:	blcs	1cce8 <ftello64@plt+0x1a1e8>
   10ce4:	addshi	pc, sl, r0, asr #32
   10ce8:	stfvsp	f3, [r5], #920	; 0x398
   10cec:			; <UNDEFINED> instruction: 0xf0002d00
   10cf0:			; <UNDEFINED> instruction: 0xf8d880e0
   10cf4:	blcs	1ccfc <ftello64@plt+0x1a1fc>
   10cf8:	rschi	pc, r6, r0, asr #32
   10cfc:			; <UNDEFINED> instruction: 0xf7f16b20
   10d00:	vstmiavs	r0!, {d14-d24}
   10d04:	bl	fe4cecd0 <ftello64@plt+0xfe4cc1d0>
   10d08:			; <UNDEFINED> instruction: 0x46292258
   10d0c:			; <UNDEFINED> instruction: 0xf7f14620
   10d10:	strtmi	lr, [r8], -r8, ror #22
   10d14:	bl	fe2cece0 <ftello64@plt+0xfe2cc1e0>
   10d18:	ldrdcc	pc, [r0], -r8
   10d1c:			; <UNDEFINED> instruction: 0x4620b113
   10d20:			; <UNDEFINED> instruction: 0xff74f7ff
   10d24:	rscscc	pc, pc, pc, asr #32
   10d28:	stmiblt	r2!, {r0, r4, sp, lr, pc}^
   10d2c:	blcs	2bbc0 <ftello64@plt+0x290c0>
   10d30:	rschi	pc, fp, r0, asr #32
   10d34:	svccs	0x00006be7
   10d38:	blvs	1905110 <ftello64@plt+0x1902610>
   10d3c:	blvs	fe8ff170 <ftello64@plt+0xfe8fc670>
   10d40:	addmi	fp, r5, #-1946157056	; 0x8c000000
   10d44:	blvs	905904 <ftello64@plt+0x902e04>
   10d48:	adcvs	r1, r2, #27136	; 0x6a00
   10d4c:	bmi	fe3e82b4 <ftello64@plt+0xfe3e57b4>
   10d50:	ldrbtmi	r4, [sl], #-2955	; 0xfffff475
   10d54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10d58:	subsmi	r9, sl, r7, lsl #22
   10d5c:	rschi	pc, fp, r0, asr #32
   10d60:	pop	{r3, ip, sp, pc}
   10d64:	blvs	ff9f152c <ftello64@plt+0xff9eea2c>
   10d68:	rscle	r2, sl, r0, lsl #30
   10d6c:	ldmib	r0, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   10d70:	bvs	ff89cd9c <ftello64@plt+0xff89a29c>
   10d74:	bne	fe256de0 <ftello64@plt+0xfe2542e0>
   10d78:	stmmi	r5, {r1, r4, r9, fp, ip}
   10d7c:	smlabtcs	r0, sp, r9, lr
   10d80:	ldmib	r4, {r3, r4, r5, r6, sl, lr}^
   10d84:			; <UNDEFINED> instruction: 0xf7fb1214
   10d88:			; <UNDEFINED> instruction: 0xe790fcd7
   10d8c:	ldrdne	pc, [r0], -r8
   10d90:	bne	fe6eb724 <ftello64@plt+0xfe6e8c24>
   10d94:	stmdbcs	r0, {r0, r2, r8, r9, ip, pc}
   10d98:	blcs	4536c <ftello64@plt+0x4286c>
   10d9c:	addshi	pc, r2, r0
   10da0:	tstcs	r3, r3, lsr #22
   10da4:	strmi	r6, [r3], #-3298	; 0xfffff31e
   10da8:	andls	sl, r0, r5, lsl #16
   10dac:	ldrmi	r6, [r8, r0, lsr #24]!
   10db0:	ldrdcs	pc, [r0], -r8
   10db4:	svcls	0x00056ae3
   10db8:	rscvs	r4, r3, #989855744	; 0x3b000000
   10dbc:	bcs	225d8 <ftello64@plt+0x1fad8>
   10dc0:	stfnep	f5, [r2], {54}	; 0x36
   10dc4:	bge	1c53b0 <ftello64@plt+0x1c28b0>
   10dc8:	andls	r2, r0, #0, 6
   10dcc:	blvs	ff9591dc <ftello64@plt+0xff9566dc>
   10dd0:	stcvs	12, cr6, [r0], #-904	; 0xfffffc78
   10dd4:	strmi	r9, [r8, r6, lsl #6]!
   10dd8:			; <UNDEFINED> instruction: 0xf0402800
   10ddc:	stcvs	0, cr8, [r0], #-544	; 0xfffffde0
   10de0:	stfvsp	f3, [r3], #-96	; 0xffffffa0
   10de4:			; <UNDEFINED> instruction: 0xf0402b00
   10de8:	movwcs	r8, #141	; 0x8d
   10dec:	bvs	ff8195f8 <ftello64@plt+0xff816af8>
   10df0:	movwcc	lr, #63940	; 0xf9c4
   10df4:	cdpcs	3, 0, cr6, cr0, cr2, {3}
   10df8:	stmdacs	r0, {r0, r4, r5, ip, lr, pc}
   10dfc:	stfvsp	f5, [r5], #200	; 0xc8
   10e00:	addle	r2, pc, r0, lsl #26
   10e04:	ldrdcc	pc, [r0], -r8
   10e08:			; <UNDEFINED> instruction: 0xf43f2b00
   10e0c:	stmdami	r1!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   10e10:	andsne	lr, r4, #212, 18	; 0x350000
   10e14:			; <UNDEFINED> instruction: 0xf7fb4478
   10e18:	strb	pc, [pc, -pc, lsl #25]!	; <UNPREDICTABLE>
   10e1c:	ldmib	r4, {r1, r2, r3, r4, r6, fp, lr}^
   10e20:	ldrbtmi	r1, [r8], #-532	; 0xfffffdec
   10e24:	stc2	7, cr15, [r8], {251}	; 0xfb
   10e28:			; <UNDEFINED> instruction: 0xf43f2e00
   10e2c:			; <UNDEFINED> instruction: 0xe75caf7b
   10e30:	andsne	lr, r4, #212, 18	; 0x350000
   10e34:			; <UNDEFINED> instruction: 0xf0002800
   10e38:	mcrrne	0, 9, r8, r3, cr6
   10e3c:	stmib	sp, {r0, r1, r3, r6, ip, lr, pc}^
   10e40:			; <UNDEFINED> instruction: 0xf7f11202
   10e44:	cdpls	13, 0, cr14, cr5, cr2, {4}
   10e48:	bls	e26fc <ftello64@plt+0xdfbfc>
   10e4c:	strls	r9, [r1], -r2, lsl #18
   10e50:	ldmdami	r2, {ip, pc}^
   10e54:			; <UNDEFINED> instruction: 0xf7fb4478
   10e58:	bvs	ff85001c <ftello64@plt+0xff84d51c>
   10e5c:	stmdacs	r0, {r0, r2, r5, r7, r8, r9, sp, lr}
   10e60:	svcge	0x0060f43f
   10e64:	addmi	r6, r5, #675840	; 0xa5000
   10e68:	svcge	0x006bf67f
   10e6c:	vqdmulh.s<illegal width 8>	q10, q0, q6
   10e70:	stmdbmi	ip, {r2, r4, r5, r6, r9, ip, sp, lr}^
   10e74:	ldrbtmi	r4, [fp], #-2124	; 0xfffff7b4
   10e78:	tstcc	ip, #2030043136	; 0x79000000
   10e7c:			; <UNDEFINED> instruction: 0xf7f14478
   10e80:	stmdami	sl, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}^
   10e84:	andsne	lr, r4, #212, 18	; 0x350000
   10e88:			; <UNDEFINED> instruction: 0xf7fb4478
   10e8c:	blls	18ffe8 <ftello64@plt+0x18d4e8>
   10e90:	teqle	r4, r0, lsl #22
   10e94:	ldrdcs	pc, [r0], -r8
   10e98:	stmdbmi	r5, {r1, r3, r4, r7, r8, ip, sp, pc}^
   10e9c:	ldrbtmi	r4, [r9], #-2117	; 0xfffff7bb
   10ea0:	ldrbtmi	r9, [r8], #-769	; 0xfffffcff
   10ea4:	tstls	r0, r2, ror #26
   10ea8:			; <UNDEFINED> instruction: 0xf7fb6d21
   10eac:	bvs	ff84ffc8 <ftello64@plt+0xff84d4c8>
   10eb0:			; <UNDEFINED> instruction: 0xf04fe7d8
   10eb4:	cmnvs	r5, #255	; 0xff
   10eb8:	ldrmi	lr, [r8], -r9, asr #14
   10ebc:	bicle	r2, sp, r0, lsl #26
   10ec0:	bvs	ff8cae08 <ftello64@plt+0xff8c8308>
   10ec4:	bfi	r4, r0, #12, #2
   10ec8:	ldmib	r4, {r0, r1, r3, r4, r5, fp, lr}^
   10ecc:	ldrbtmi	r1, [r8], #-532	; 0xfffffdec
   10ed0:	ldc2	7, cr15, [r2], #-1004	; 0xfffffc14
   10ed4:			; <UNDEFINED> instruction: 0x4603e712
   10ed8:	ldrdgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   10edc:	ldrbtmi	r4, [ip], #2104	; 0x838
   10ee0:	ldrbtmi	r9, [r8], #-1793	; 0xfffff8ff
   10ee4:	andgt	pc, r0, sp, asr #17
   10ee8:	stc2	7, cr15, [r6], #-1004	; 0xfffffc14
   10eec:			; <UNDEFINED> instruction: 0xf7f1e76b
   10ef0:	strmi	lr, [r1], -ip, lsr #26
   10ef4:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
   10ef8:	blx	fe1ceeee <ftello64@plt+0xfe1cc3ee>
   10efc:	blvs	ffa0acc0 <ftello64@plt+0xffa081c0>
   10f00:	strb	r6, [sp, -r0, ror #21]
   10f04:	b	fe4ceed0 <ftello64@plt+0xfe4cc3d0>
   10f08:			; <UNDEFINED> instruction: 0xf8d8e76f
   10f0c:	bcs	18f14 <ftello64@plt+0x16414>
   10f10:	svcge	0x0008f43f
   10f14:	ldrmi	r6, [r8], -r1, lsr #26
   10f18:	tstls	r3, r2, ror #26
   10f1c:			; <UNDEFINED> instruction: 0xf7f19202
   10f20:	ldmib	sp, {r2, r4, r8, sl, fp, sp, lr, pc}^
   10f24:	strmi	r2, [r3], -r2, lsl #2
   10f28:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   10f2c:	stc2	7, cr15, [r4], {251}	; 0xfb
   10f30:	rscscc	pc, pc, pc, asr #32
   10f34:			; <UNDEFINED> instruction: 0xf7f1e70b
   10f38:	blmi	94ba00 <ftello64@plt+0x948f00>
   10f3c:	rscsvs	pc, r4, #64, 4
   10f40:	stmdami	r4!, {r0, r1, r5, r8, fp, lr}
   10f44:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   10f48:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
   10f4c:	ldcl	7, cr15, [r2, #964]	; 0x3c4
   10f50:	vqdmulh.s<illegal width 8>	d20, d0, d17
   10f54:	stmdbmi	r1!, {r0, r1, r2, r3, r5, r6, r7, r9, sp, lr}
   10f58:	ldrbtmi	r4, [fp], #-2081	; 0xfffff7df
   10f5c:	tstcc	ip, #2030043136	; 0x79000000
   10f60:			; <UNDEFINED> instruction: 0xf7f14478
   10f64:	strmi	lr, [r3], -r8, asr #27
   10f68:	ldmdami	pc, {r1, r2, r3, r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
   10f6c:	smlsdxls	r1, lr, r4, r4
   10f70:			; <UNDEFINED> instruction: 0x96004478
   10f74:	blx	ff84ef6a <ftello64@plt+0xff84c46a>
   10f78:	svclt	0x0000e799
   10f7c:	andeq	r8, r1, r2, asr #32
   10f80:	strdeq	r0, [r0], -r4
   10f84:	andeq	r8, r1, ip, lsr r0
   10f88:	andeq	r0, r0, r4, lsr #6
   10f8c:	andeq	r7, r1, lr, ror pc
   10f90:	andeq	r6, r0, r0, ror #11
   10f94:	andeq	r6, r0, ip, ror #13
   10f98:	andeq	r6, r0, r2, asr #11
   10f9c:	andeq	r6, r0, ip, asr #12
   10fa0:	andeq	r7, r0, r2, asr #1
   10fa4:			; <UNDEFINED> instruction: 0x000063b4
   10fa8:	andeq	r6, r0, r0, asr r5
   10fac:	andeq	r6, r0, r8, ror #11
   10fb0:	andeq	r6, r0, r2, asr #12
   10fb4:	strdeq	r6, [r0], -lr
   10fb8:	andeq	r6, r0, r2, asr #10
   10fbc:	andeq	r6, r0, lr, asr r6
   10fc0:			; <UNDEFINED> instruction: 0x000065be
   10fc4:	andeq	r6, r0, lr, ror #11
   10fc8:	andeq	r6, r0, sl, lsl r5
   10fcc:	strdeq	r6, [r0], -r4
   10fd0:	andeq	r6, r0, r6, ror #5
   10fd4:	andeq	r6, r0, r2, lsl #9
   10fd8:	ldrdeq	r6, [r0], -lr
   10fdc:	ldrdeq	r6, [r0], -r0
   10fe0:	andeq	r6, r0, r4, asr r4
   10fe4:	andeq	r6, r0, r4, ror r5
   10fe8:	andeq	r6, r0, r0, lsr r5
   10fec:	svcmi	0x00f8e92d
   10ff0:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
   10ff4:	eorsle	r2, r9, r0, lsl #16
   10ff8:	strmi	r4, [r0], r2, lsr #20
   10ffc:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   11000:	ldrdcc	pc, [r0], -r9
   11004:	blmi	83fd18 <ftello64@plt+0x83d218>
   11008:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   1100c:			; <UNDEFINED> instruction: 0xf8dfb354
   11010:	smlsdxcs	r0, ip, r0, fp
   11014:	bcc	d158 <ftello64@plt+0xa658>
   11018:	stmdavs	r5!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
   1101c:	andle	r1, pc, fp, ror #24
   11020:	streq	pc, [r8], -r4, lsl #2
   11024:	ldrtmi	r4, [r0], -r1, asr #12
   11028:	stmdb	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1102c:			; <UNDEFINED> instruction: 0xf8d9b940
   11030:	ldmdblt	fp, {ip, sp}^
   11034:			; <UNDEFINED> instruction: 0xf7f14628
   11038:			; <UNDEFINED> instruction: 0xf8c4ed44
   1103c:	strmi	sl, [r7], -r4
   11040:	stccs	8, cr6, [r0], {36}	; 0x24
   11044:	ldrtmi	sp, [r8], -r9, ror #3
   11048:	svchi	0x00f8e8bd
   1104c:			; <UNDEFINED> instruction: 0x46584631
   11050:	blx	1ccf046 <ftello64@plt+0x1ccc546>
   11054:	strb	r6, [sp, r5, ror #16]!
   11058:	stmdami	sp, {r0, r9, sl, lr}
   1105c:			; <UNDEFINED> instruction: 0xf7fb4478
   11060:	ldrb	pc, [r0, fp, ror #22]	; <UNPREDICTABLE>
   11064:	ldrtmi	r4, [r8], -r7, lsr #12
   11068:	svchi	0x00f8e8bd
   1106c:	sbccs	r4, ip, #9216	; 0x2400
   11070:	stmdami	sl, {r0, r3, r8, fp, lr}
   11074:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   11078:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
   1107c:	ldc	7, cr15, [sl, #-964]!	; 0xfffffc3c
   11080:	ldrdeq	r7, [r1], -lr
   11084:	andeq	r0, r0, r4, lsr #6
   11088:	andeq	r8, r1, r0, lsr #6
   1108c:	andeq	r6, r0, ip, asr #10
   11090:	andeq	r6, r0, ip, ror #9
   11094:	andeq	r6, r0, r4, asr #29
   11098:			; <UNDEFINED> instruction: 0x000061b6
   1109c:	andeq	r6, r0, r6, asr #9
   110a0:	bcs	3e668 <ftello64@plt+0x3bb68>
   110a4:	strmi	r4, [r4], -sp, lsl #12
   110a8:	msreq	CPSR_fxc, pc, asr #32
   110ac:	svclt	0x00144628
   110b0:	strbvc	pc, [r0], pc, asr #8	; <UNPREDICTABLE>
   110b4:	ldrbvc	pc, [fp], pc, asr #8	; <UNPREDICTABLE>
   110b8:	bl	ccf084 <ftello64@plt+0xccc584>
   110bc:			; <UNDEFINED> instruction: 0x4620b150
   110c0:			; <UNDEFINED> instruction: 0xff94f7ff
   110c4:	stmiblt	r8!, {r1, r8, sp}^
   110c8:			; <UNDEFINED> instruction: 0x46204632
   110cc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   110d0:	blt	fe1cf09c <ftello64@plt+0xfe1cc59c>
   110d4:	cmncs	r7, r8, lsr #12
   110d8:	bl	8cf0a4 <ftello64@plt+0x8cc5a4>
   110dc:			; <UNDEFINED> instruction: 0x4620b158
   110e0:			; <UNDEFINED> instruction: 0xff84f7ff
   110e4:			; <UNDEFINED> instruction: 0x4632b970
   110e8:	vmax.s8	d20, d0, d16
   110ec:	pop	{r0, r6, r8, sp}
   110f0:			; <UNDEFINED> instruction: 0xf7f14070
   110f4:			; <UNDEFINED> instruction: 0x4601ba75
   110f8:			; <UNDEFINED> instruction: 0x46204632
   110fc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   11100:	blt	1bcf0cc <ftello64@plt+0x1bcc5cc>
   11104:	rscscc	pc, pc, pc, asr #32
   11108:	svclt	0x0000bd70
   1110c:	ldrbmi	lr, [r0, sp, lsr #18]!
   11110:	bmi	1822970 <ftello64@plt+0x181fe70>
   11114:	blmi	1822998 <ftello64@plt+0x181fe98>
   11118:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
   1111c:	strmi	r2, [r4], -r2, lsl #18
   11120:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   11124:			; <UNDEFINED> instruction: 0xf04f930d
   11128:	blmi	1711d30 <ftello64@plt+0x170f230>
   1112c:	rsble	r4, fp, fp, ror r4
   11130:	suble	r2, r9, r3, lsl #18
   11134:	cmnle	r4, r4, lsl #18
   11138:	b	1423aa4 <ftello64@plt+0x1420fa4>
   1113c:	svclt	0x000c0106
   11140:	tstcs	r0, r1, lsl #2
   11144:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   11148:	svclt	0x00142f00
   1114c:	strcs	r4, [r0], #-1548	; 0xfffff9f4
   11150:	ldrdcc	pc, [r0], -r9
   11154:	rsbsle	r2, r8, r0, lsl #22
   11158:			; <UNDEFINED> instruction: 0xf0002f00
   1115c:	ldmdami	r1, {r2, r3, r7, pc}^
   11160:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   11164:	blx	ffa4f158 <ftello64@plt+0xffa4c658>
   11168:	suble	r2, sl, r0, lsl #24
   1116c:	ldrdcc	pc, [r0], -r9
   11170:	stmdami	sp, {r0, r1, r5, r8, ip, sp, pc}^
   11174:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   11178:	blx	ff7cf16c <ftello64@plt+0xff7cc66c>
   1117c:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
   11180:	stccs	8, cr6, [r0], {28}
   11184:			; <UNDEFINED> instruction: 0xf8dfd07e
   11188:	strcs	sl, [r0, #-296]	; 0xfffffed8
   1118c:	strd	r4, [r6], -sl
   11190:			; <UNDEFINED> instruction: 0xf7f14630
   11194:			; <UNDEFINED> instruction: 0x4605e878
   11198:	stccs	8, cr6, [r0], {36}	; 0x24
   1119c:	stmdavs	r6!, {r0, r3, r6, ip, lr, pc}^
   111a0:	rscsle	r1, r9, r3, ror ip
   111a4:	stmdaeq	r8, {r2, r8, ip, sp, lr, pc}
   111a8:			; <UNDEFINED> instruction: 0x46404639
   111ac:	stm	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   111b0:	mvnsle	r2, r0, lsl #16
   111b4:	ldrdcc	pc, [r0], -r9
   111b8:	rscle	r2, r9, r0, lsl #22
   111bc:	ldrbmi	r4, [r0], -r1, asr #12
   111c0:	blx	feecf1b4 <ftello64@plt+0xfeecc6b4>
   111c4:	strb	r6, [r3, r6, ror #16]!
   111c8:	ldmpl	fp, {r0, r2, r4, r5, r9, fp, lr}
   111cc:	orrlt	r6, r3, fp, lsl r8
   111d0:	subsle	r2, r9, r0, lsl #16
   111d4:	andspl	lr, r4, #208, 18	; 0x340000
   111d8:	strtmi	sl, [r0], -r5, lsl #18
   111dc:			; <UNDEFINED> instruction: 0xf7ff9203
   111e0:	bls	110584 <ftello64@plt+0x10da84>
   111e4:	strls	r4, [r0], -r9, lsr #12
   111e8:	ldmdami	r2!, {r0, r1, r9, sl, lr}
   111ec:			; <UNDEFINED> instruction: 0xf7fb4478
   111f0:	bmi	c8fc84 <ftello64@plt+0xc8d184>
   111f4:			; <UNDEFINED> instruction: 0xb124447a
   111f8:	movtlt	r6, #56549	; 0xdce5
   111fc:	stccs	6, cr4, [r0], {44}	; 0x2c
   11200:			; <UNDEFINED> instruction: 0xf04fd1fa
   11204:			; <UNDEFINED> instruction: 0xe01435ff
   11208:	ldmpl	fp, {r0, r2, r5, r9, fp, lr}
   1120c:	bllt	10eb280 <ftello64@plt+0x10e8780>
   11210:	movweq	lr, #27220	; 0x6a54
   11214:	movwcs	fp, #7948	; 0x1f0c
   11218:	svccs	0x00002300
   1121c:	movwcs	fp, #3848	; 0xf08
   11220:	rscle	r2, lr, r0, lsl #22
   11224:			; <UNDEFINED> instruction: 0xf7ff4638
   11228:	stmdacc	r0, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1122c:	andcs	fp, r1, r8, lsl pc
   11230:	bmi	8a1b4c <ftello64@plt+0x89f04c>
   11234:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   11238:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1123c:	subsmi	r9, sl, sp, lsl #22
   11240:	strtmi	sp, [r8], -r6, lsr #2
   11244:	pop	{r1, r2, r3, ip, sp, pc}
   11248:	stccs	7, cr8, [r0], {240}	; 0xf0
   1124c:	bfi	sp, r6, #3, #22
   11250:	addsmi	r6, r1, #230400	; 0x38400
   11254:	stcvs	15, cr11, [r2], #-16
   11258:	smlalle	r6, sl, r6, r0
   1125c:	ldrbcc	pc, [pc, #79]!	; 112b3 <ftello64@plt+0xe7b3>	; <UNPREDICTABLE>
   11260:	ldrtmi	lr, [r9], -r7, ror #15
   11264:	ldmdami	r6, {r0, r1, r2, r5, r8, ip, sp, pc}
   11268:			; <UNDEFINED> instruction: 0xf7fb4478
   1126c:	strb	pc, [pc, r5, ror #20]	; <UNPREDICTABLE>
   11270:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
   11274:	ldmdbmi	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   11278:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
   1127c:			; <UNDEFINED> instruction: 0xf7fb4478
   11280:	sbfx	pc, fp, #20, #31
   11284:	ldrb	r4, [r4, r5, lsr #12]
   11288:	ldrbcc	pc, [pc, #79]!	; 112df <ftello64@plt+0xe7df>	; <UNPREDICTABLE>
   1128c:	str	r4, [r3, sl, lsr #12]!
   11290:	stmdb	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11294:			; <UNDEFINED> instruction: 0x00017bb6
   11298:	strdeq	r0, [r0], -r4
   1129c:	andeq	r7, r1, r4, lsr #23
   112a0:	andeq	r0, r0, r4, lsr #6
   112a4:	andeq	r6, r0, lr, ror #8
   112a8:	andeq	r6, r0, sl, ror r4
   112ac:	andeq	r8, r1, sl, lsr #3
   112b0:	andeq	r6, r0, r0, lsl #9
   112b4:			; <UNDEFINED> instruction: 0x000063bc
   112b8:			; <UNDEFINED> instruction: 0xfffff5b9
   112bc:	muleq	r1, sl, sl
   112c0:	andeq	r6, r0, ip, lsl r3
   112c4:	andeq	r6, r0, lr, lsl #6
   112c8:	andeq	r6, r0, lr, lsr #7
   112cc:	andeq	r6, r0, r4, asr r3
   112d0:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
   112d4:	stfvsp	f3, [r3], {32}
   112d8:			; <UNDEFINED> instruction: 0x4618b11b
   112dc:	mvnsle	r2, r0, lsl #16
   112e0:	blvs	ff0630a8 <ftello64@plt+0xff0605a8>
   112e4:	mulle	r1, r1, r2
   112e8:			; <UNDEFINED> instruction: 0x47704618
   112ec:	stmdbvs	r2, {sl, fp, sp, lr}
   112f0:	mvnsle	r2, r0, lsl #20
   112f4:			; <UNDEFINED> instruction: 0x47703014
   112f8:			; <UNDEFINED> instruction: 0xfffff4db
   112fc:	blmi	17e724 <ftello64@plt+0x17bc24>
   11300:	ldrbtmi	r4, [fp], #-2565	; 0xfffff5fb
   11304:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   11308:			; <UNDEFINED> instruction: 0xf7ffb10b
   1130c:	andcs	pc, r0, pc, ror ip	; <UNPREDICTABLE>
   11310:	svclt	0x0000bd08
   11314:	andeq	r7, r1, lr, asr #19
   11318:	andeq	r0, r0, r4, lsr #6
   1131c:	ldrblt	r2, [r0, #-2051]!	; 0xfffff7fd
   11320:			; <UNDEFINED> instruction: 0x460dd818
   11324:	strmi	fp, [r6], -r9, lsl #6
   11328:	andcs	r2, r1, r8, asr r1
   1132c:	bl	1d4f2f8 <ftello64@plt+0x1d4c7f8>
   11330:	strtmi	r4, [r8], -r4, lsl #12
   11334:			; <UNDEFINED> instruction: 0xf7f06026
   11338:	bmi	3cd0e8 <ftello64@plt+0x3ca5e8>
   1133c:	rsbvs	r2, r5, #0, 2
   11340:	strbvs	r4, [r1, #-1146]!	; 0xfffffb86
   11344:	ldmdavs	r3, {r0, r5, r7, sl, sp, lr}^
   11348:	subsvs	r3, r3, r1, lsl #6
   1134c:			; <UNDEFINED> instruction: 0x63206523
   11350:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   11354:	vqdmulh.s<illegal width 8>	d20, d0, d8
   11358:	stmdbmi	r8, {r0, r1, r2, r3, r6, r9, lr}
   1135c:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   11360:	movtcc	r4, #17529	; 0x4479
   11364:			; <UNDEFINED> instruction: 0xf7f14478
   11368:	stmdami	r6, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}
   1136c:			; <UNDEFINED> instruction: 0xf7fb4478
   11370:	svclt	0x0000f9c1
   11374:	andeq	r7, r1, r8, ror #31
   11378:	ldrdeq	r6, [r0], -sl
   1137c:	andeq	r5, r0, ip, asr #29
   11380:	andeq	r6, r0, ip, asr #5
   11384:	andeq	r6, r0, r8, lsr #6
   11388:	mvnsmi	lr, sp, lsr #18
   1138c:	ldrmi	fp, [r7], -r4, lsl #1
   11390:	strmi	r9, [r8], -r3
   11394:	mcrls	1, 0, r2, cr3, cr7, {3}
   11398:	stmib	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1139c:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   113a0:	svclt	0x00142800
   113a4:	andcs	r2, r0, r2
   113a8:			; <UNDEFINED> instruction: 0xffb8f7ff
   113ac:	eorcs	r4, ip, r5, lsl #12
   113b0:	svc	0x002cf7f0
   113b4:	tstcs	r1, sl, lsl fp
   113b8:	rscscc	pc, pc, #79	; 0x4f
   113bc:			; <UNDEFINED> instruction: 0x9600447b
   113c0:	ldmdaeq	r4, {r8, ip, sp, lr, pc}
   113c4:			; <UNDEFINED> instruction: 0x61214604
   113c8:	stmib	r4, {r6, r9, sl, lr}^
   113cc:			; <UNDEFINED> instruction: 0xf7f16700
   113d0:	blmi	54bb58 <ftello64@plt+0x549058>
   113d4:	tstcs	r0, r4, lsl sl
   113d8:	ldmdami	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
   113dc:	stmib	r5, {r3, r4, r5, r6, sl, lr}^
   113e0:	rscvs	r0, r1, pc, lsl #8
   113e4:	smlabtne	r1, r4, r9, lr
   113e8:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   113ec:	ldmib	r5, {r0, r1, r4, r6, r8, ip, sp, pc}^
   113f0:	stmiblt	pc, {r2, r4, r9, ip}	; <UNPREDICTABLE>
   113f4:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   113f8:			; <UNDEFINED> instruction: 0xf8cd480e
   113fc:	ldrbtmi	r8, [r8], #-0
   11400:			; <UNDEFINED> instruction: 0xf99af7fb
   11404:	andcs	r2, r1, #0, 6
   11408:	strtmi	r2, [r8], -r3, lsl #2
   1140c:	mrc2	7, 3, pc, cr14, cr15, {7}
   11410:	andlt	r4, r4, r8, lsr #12
   11414:	ldrhhi	lr, [r0, #141]!	; 0x8d
   11418:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   1141c:	svclt	0x0000e7ec
   11420:	andeq	r6, r0, r4, lsl #6
   11424:	strdeq	r7, [r1], -r8
   11428:	andeq	r0, r0, r4, lsr #6
   1142c:			; <UNDEFINED> instruction: 0xfffff3d1
   11430:	andeq	r4, r0, lr, lsl #20
   11434:	andeq	r6, r0, sl, asr #5
   11438:	andeq	r6, r0, r2, lsr #5
   1143c:	ldrbmi	lr, [r0, sp, lsr #18]!
   11440:	bmi	1da2ca0 <ftello64@plt+0x1da01a0>
   11444:	blmi	1da2eb0 <ftello64@plt+0x1da03b0>
   11448:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
   1144c:	ldrsbhi	pc, [r4, #143]	; 0x8f	; <UNPREDICTABLE>
   11450:	ldmpl	r3, {r2, r9, sl, lr}^
   11454:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   11458:			; <UNDEFINED> instruction: 0xf04f930d
   1145c:	stmdbcs	r0, {r8, r9}
   11460:			; <UNDEFINED> instruction: 0x460fd052
   11464:	eorsle	r2, r0, r0, lsl #16
   11468:	blcs	b6f47c <ftello64@plt+0xb6c97c>
   1146c:	tstcs	r0, sl, lsr #32
   11470:	strtmi	r2, [r0], -r1, lsl #4
   11474:			; <UNDEFINED> instruction: 0xf9ecf7fc
   11478:			; <UNDEFINED> instruction: 0xf0401c41
   1147c:	mcrcs	0, 0, r8, cr0, cr9, {4}
   11480:	blmi	1a859a0 <ftello64@plt+0x1a82ea0>
   11484:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   11488:	stmdavs	pc!, {r0, r2, r3, r5, r6, r8, ip, sp, pc}^	; <UNPREDICTABLE>
   1148c:	andle	r1, r7, sl, ror ip
   11490:	andeq	pc, r8, r5, lsl #2
   11494:			; <UNDEFINED> instruction: 0xf7f04621
   11498:	stmdacs	r0, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
   1149c:	addhi	pc, lr, r0
   114a0:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   114a4:	blmi	1885c70 <ftello64@plt+0x1883170>
   114a8:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   114ac:	ldrdcc	pc, [r0], -sl
   114b0:			; <UNDEFINED> instruction: 0xf0402b00
   114b4:	strbmi	r8, [r9], -r5, lsr #1
   114b8:	strtmi	r2, [r0], -r0, lsl #4
   114bc:	ldc2l	7, cr15, [r0, #1020]!	; 0x3fc
   114c0:	eor	r4, fp, r7, lsl #12
   114c4:	blcs	2f5d8 <ftello64@plt+0x2cad8>
   114c8:	mcrcs	1, 0, sp, cr0, cr1, {6}
   114cc:	mrrcmi	0, 6, sp, r8, cr12
   114d0:	vst3.16	{d20-d22}, [pc :256], ip
   114d4:	ldrtmi	r5, [r0], -r0, lsl #2
   114d8:			; <UNDEFINED> instruction: 0xff20f7ff
   114dc:	strtmi	r4, [r0], -r6, lsl #12
   114e0:	ldmdb	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   114e4:	andscc	r4, r8, r1, lsl #13
   114e8:	mrc	7, 4, APSR_nzcv, cr0, cr0, {7}
   114ec:			; <UNDEFINED> instruction: 0xf1092301
   114f0:	strtmi	r0, [r1], -r1, lsl #4
   114f4:	andvs	r4, r7, r5, lsl #12
   114f8:	andscc	r6, r4, fp, lsr #2
   114fc:	svc	0x0070f7f0
   11500:			; <UNDEFINED> instruction: 0xf8584b4a
   11504:	eor	sl, r6, r3
   11508:			; <UNDEFINED> instruction: 0xd1b82800
   1150c:	eor	r2, sp, r0, lsl #12
   11510:			; <UNDEFINED> instruction: 0x46499a16
   11514:			; <UNDEFINED> instruction: 0xf7ff4620
   11518:	strmi	pc, [r7], -r3, asr #27
   1151c:	rscsle	r1, r5, fp, ror ip
   11520:			; <UNDEFINED> instruction: 0xf8584b42
   11524:	vst4.8	{d26-d29}, [pc], r3
   11528:	ldrtmi	r5, [r0], -r0, lsl #2
   1152c:	mrc2	7, 7, pc, cr6, cr15, {7}
   11530:	strtmi	r4, [r0], -r6, lsl #12
   11534:	stmia	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11538:			; <UNDEFINED> instruction: 0xf7f03018
   1153c:	movwcs	lr, #3688	; 0xe68
   11540:	strmi	r4, [r5], -r1, lsr #12
   11544:			; <UNDEFINED> instruction: 0x612b6007
   11548:			; <UNDEFINED> instruction: 0xf7f13014
   1154c:	strtmi	lr, [r0], -r6, lsr #16
   11550:	ldmdb	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11554:			; <UNDEFINED> instruction: 0xf8da64b0
   11558:	movwcs	r1, #0
   1155c:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
   11560:	strcs	lr, [pc, #-2502]	; 10ba2 <ftello64@plt+0xe0a2>
   11564:	stmib	r5, {r0, r1, r3, r5, r6, r7, sp, lr}^
   11568:	ldmdblt	r9, {r0, r8, r9, ip, sp}^
   1156c:	blmi	b23e3c <ftello64@plt+0xb2133c>
   11570:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11574:	blls	36b5e4 <ftello64@plt+0x368ae4>
   11578:	qdaddle	r4, sl, sp
   1157c:	andlt	r4, lr, r0, lsr r6
   11580:			; <UNDEFINED> instruction: 0x87f0e8bd
   11584:	andsvc	lr, r4, #3506176	; 0x358000
   11588:	ldrtmi	sl, [r0], -r5, lsl #18
   1158c:			; <UNDEFINED> instruction: 0xf7ff9203
   11590:	stmdavs	sp!, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   11594:	bls	e2e80 <ftello64@plt+0xe0380>
   11598:	strls	r4, [r1, #-1571]	; 0xfffff9dd
   1159c:	stmdami	r7!, {ip, pc}
   115a0:			; <UNDEFINED> instruction: 0xf7fb4478
   115a4:	strb	pc, [r1, r9, asr #17]!	; <UNPREDICTABLE>
   115a8:	ldrtmi	r4, [r7], -r5, lsr #24
   115ac:			; <UNDEFINED> instruction: 0xe790447c
   115b0:	andcs	r4, r0, #76546048	; 0x4900000
   115b4:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   115b8:	ldrb	r4, [r7, r6, lsl #12]
   115bc:			; <UNDEFINED> instruction: 0xf04f4b1b
   115c0:	strdvs	r3, [sl], #-47	; 0xffffffd1	; <UNPREDICTABLE>
   115c4:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   115c8:	ldrdcc	pc, [r0], -sl
   115cc:	strcs	fp, [r0, #-2547]	; 0xfffff60d
   115d0:	movwcs	r2, #512	; 0x200
   115d4:	strls	r4, [r0, #-1592]	; 0xfffff9c8
   115d8:	svc	0x00d2f7f0
   115dc:	svclt	0x00083101
   115e0:	svccc	0x00fff1b0
   115e4:			; <UNDEFINED> instruction: 0xf7f1d19f
   115e8:	strtmi	lr, [lr], -r8, asr #17
   115ec:			; <UNDEFINED> instruction: 0xf7f16800
   115f0:	ldrtmi	lr, [r9], -ip, lsr #16
   115f4:	ldmdami	r3, {r1, r9, sl, lr}
   115f8:			; <UNDEFINED> instruction: 0xf7fb4478
   115fc:	ldr	pc, [r5, r5, lsl #16]!
   11600:			; <UNDEFINED> instruction: 0x46214811
   11604:			; <UNDEFINED> instruction: 0xf7fb4478
   11608:			; <UNDEFINED> instruction: 0xe754f897
   1160c:	strtmi	r4, [r1], -pc, lsl #16
   11610:			; <UNDEFINED> instruction: 0xf7fb4478
   11614:	bfi	pc, r1, #17, #10	; <UNPREDICTABLE>
   11618:	svc	0x003ef7f0
   1161c:	andeq	r7, r1, r6, lsl #17
   11620:	strdeq	r0, [r0], -r4
   11624:	andeq	r7, r1, ip, ror r8
   11628:	andeq	r7, r1, r4, lsr #29
   1162c:	andeq	r0, r0, r4, lsr #6
   11630:	andeq	r6, r0, ip, lsl r2
   11634:			; <UNDEFINED> instruction: 0xfffff24f
   11638:	andeq	r7, r1, r0, ror #14
   1163c:			; <UNDEFINED> instruction: 0x000061b4
   11640:	andeq	r6, r0, r8, lsr r1
   11644:	andeq	r6, r0, r4, lsr #2
   11648:	andeq	r6, r0, r0, lsr r1
   1164c:	andeq	r6, r0, r8, ror #1
   11650:	blmi	f63f48 <ftello64@plt+0xf61448>
   11654:	push	{r1, r3, r4, r5, r6, sl, lr}
   11658:	strdlt	r4, [pc], r0
   1165c:			; <UNDEFINED> instruction: 0x260058d3
   11660:			; <UNDEFINED> instruction: 0x46054a3a
   11664:	movwls	r6, #55323	; 0xd81b
   11668:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1166c:	ldrbtmi	r9, [sl], #-1540	; 0xfffff9fc
   11670:	subsle	r2, r7, r0, lsl #16
   11674:			; <UNDEFINED> instruction: 0xf8df4b36
   11678:			; <UNDEFINED> instruction: 0xf8dfa0dc
   1167c:			; <UNDEFINED> instruction: 0xf8df90dc
   11680:	ldrbtmi	r8, [sl], #220	; 0xdc
   11684:	ldrbtmi	r5, [r9], #2263	; 0x8d7
   11688:	strd	r4, [r7], -r8	; <UNPREDICTABLE>
   1168c:	ldrsbtlt	pc, [ip], -r4	; <UNPREDICTABLE>
   11690:	svceq	0x0000f1bb
   11694:	stclvs	0, cr13, [r2], #72	; 0x48
   11698:			; <UNDEFINED> instruction: 0x6c20a904
   1169c:	mrsls	r2, LR_irq
   116a0:	ldrbmi	r2, [r8, r2, lsl #2]
   116a4:	cmplt	r8, r3, lsl #12
   116a8:	mcrcs	6, 0, r4, cr0, cr0, {1}
   116ac:	ldrmi	fp, [lr], -r8, lsl #30
   116b0:	stmdb	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   116b4:	strbmi	r4, [r0], -r1, lsl #12
   116b8:			; <UNDEFINED> instruction: 0xffa6f7fa
   116bc:			; <UNDEFINED> instruction: 0xf7f06ca0
   116c0:	blvs	84d1a0 <ftello64@plt+0x84a6a0>
   116c4:	bvs	18bdb8c <ftello64@plt+0x18bb08c>
   116c8:			; <UNDEFINED> instruction: 0xf7f12100
   116cc:	blvs	84b8b4 <ftello64@plt+0x848db4>
   116d0:	mcr	7, 5, pc, cr12, cr0, {7}	; <UNPREDICTABLE>
   116d4:			; <UNDEFINED> instruction: 0xf7f04620
   116d8:			; <UNDEFINED> instruction: 0xb325eeaa
   116dc:	stclvs	6, cr4, [sp], #176	; 0xb0
   116e0:	blcs	ab774 <ftello64@plt+0xa8c74>
   116e4:	ldmdavs	fp!, {r0, r4, ip, lr, pc}
   116e8:	sbcle	r2, pc, r0, lsl #22
   116ec:	stmdbge	r5, {r1, r5, r6, r8, sl, fp, sp, lr}
   116f0:			; <UNDEFINED> instruction: 0xf8d44620
   116f4:	andls	fp, r3, #80	; 0x50
   116f8:	blx	16cf6fc <ftello64@plt+0x16ccbfc>
   116fc:	ldrbmi	r9, [r9], -r3, lsl #20
   11700:	strbmi	r4, [r8], -r3, lsl #12
   11704:			; <UNDEFINED> instruction: 0xf818f7fb
   11708:	strtmi	lr, [r0], -r0, asr #15
   1170c:			; <UNDEFINED> instruction: 0xffe8f7fe
   11710:	stmdacs	r0, {r1, r2, r9, sl, lr}
   11714:			; <UNDEFINED> instruction: 0xf7f1d0e7
   11718:			; <UNDEFINED> instruction: 0x4601e918
   1171c:			; <UNDEFINED> instruction: 0xf7fa4650
   11720:			; <UNDEFINED> instruction: 0xe7e0ff73
   11724:	bmi	3a2f44 <ftello64@plt+0x3a0444>
   11728:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1172c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11730:	subsmi	r9, sl, sp, lsl #22
   11734:	ldrtmi	sp, [r0], -r3, lsl #2
   11738:	pop	{r0, r1, r2, r3, ip, sp, pc}
   1173c:			; <UNDEFINED> instruction: 0xf7f08ff0
   11740:	svclt	0x0000eeac
   11744:	andeq	r7, r1, ip, ror r6
   11748:	strdeq	r0, [r0], -r4
   1174c:	andeq	r7, r1, r2, ror #12
   11750:	andeq	r0, r0, r4, lsr #6
   11754:	strdeq	r6, [r0], -sl
   11758:	andeq	r6, r0, sl, lsl r1
   1175c:	andeq	r6, r0, r4, lsr r1
   11760:	andeq	r7, r1, r6, lsr #11
   11764:	blmi	7e3fe4 <ftello64@plt+0x7e14e4>
   11768:	ldrblt	r4, [r0, #1146]!	; 0x47a
   1176c:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   11770:	ldmdavs	fp, {r1, r2, r9, sl, lr}
   11774:			; <UNDEFINED> instruction: 0xf04f9303
   11778:	cmnlt	r8, r0, lsl #6
   1177c:	blcs	ab790 <ftello64@plt+0xa8c90>
   11780:	svcge	0x0002d01d
   11784:	blvs	ff96305c <ftello64@plt+0xff96055c>
   11788:			; <UNDEFINED> instruction: 0xb1a56ce2
   1178c:	movwcs	r6, #3104	; 0xc20
   11790:	strls	r2, [r0, -r6, lsl #2]
   11794:	stclvs	7, cr4, [r4], #672	; 0x2a0
   11798:	mvnsle	r2, r0, lsl #24
   1179c:			; <UNDEFINED> instruction: 0xf7ff4630
   117a0:	bmi	491504 <ftello64@plt+0x48ea04>
   117a4:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   117a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   117ac:	subsmi	r9, sl, r3, lsl #22
   117b0:	andlt	sp, r5, r4, lsl r1
   117b4:			; <UNDEFINED> instruction: 0x4614bdf0
   117b8:	mvnle	r2, r0, lsl #24
   117bc:	stcvs	7, cr14, [r3], {238}	; 0xee
   117c0:	ldmdavc	sl, {r0, r1, r4, r5, r8, ip, sp, pc}
   117c4:	sbcsle	r2, ip, r0, lsl #20
   117c8:			; <UNDEFINED> instruction: 0xf7f14618
   117cc:			; <UNDEFINED> instruction: 0xe7d8e8de
   117d0:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
   117d4:	stmdacs	r0, {r0, r1, r9, sl, lr}
   117d8:	ubfx	sp, r3, #1, #19
   117dc:	mrc	7, 2, APSR_nzcv, cr12, cr0, {7}
   117e0:	andeq	r7, r1, r8, ror #10
   117e4:	strdeq	r0, [r0], -r4
   117e8:	andeq	r7, r1, sl, lsr #10
   117ec:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   117f0:			; <UNDEFINED> instruction: 0xf7ff2003
   117f4:	svclt	0x0000bd93
   117f8:			; <UNDEFINED> instruction: 0x4606b5f8
   117fc:	strmi	r2, [ip], -r1
   11800:	stc2	7, cr15, [ip, #1020]	; 0x3fc
   11804:	adcmi	r6, r3, #274432	; 0x43000
   11808:	ldmdbne	r7!, {r1, r2, r3, r8, ip, lr, pc}
   1180c:	svccc	0x00011e73
   11810:	streq	pc, [r1], -r6, asr #3
   11814:	ldmne	r2!, {r2, r4, r5, r8, ip, sp, pc}^
   11818:	svcpl	0x0001f813
   1181c:	adcsmi	r6, fp, #1024	; 0x400
   11820:	mvnsle	r5, sp, lsl #9
   11824:	lfmlt	f6, 2, [r8, #784]!	; 0x310
   11828:	vqdmulh.s<illegal width 8>	d20, d0, d5
   1182c:	stmdbmi	r5, {r1, r3, r6, r7, r9, lr}
   11830:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
   11834:	cmpcc	r0, #2030043136	; 0x79000000
   11838:			; <UNDEFINED> instruction: 0xf7f14478
   1183c:	svclt	0x0000e95c
   11840:	andeq	r6, r0, r6, lsl #14
   11844:	strdeq	r5, [r0], -r8
   11848:	andeq	r5, r0, r8, lsr #31
   1184c:	strlt	fp, [r8, #-376]	; 0xfffffe88
   11850:	blcs	b6f864 <ftello64@plt+0xb6cd64>
   11854:	stmdavc	r3, {r0, r8, ip, lr, pc}^
   11858:	andcs	fp, r1, #-1073741810	; 0xc000000e
   1185c:			; <UNDEFINED> instruction: 0xf7fb2100
   11860:	strdcc	pc, [r1], -r7
   11864:	andcs	fp, r1, r8, lsl pc
   11868:	andcs	fp, r1, r8, lsl #26
   1186c:	andcs	fp, r1, r8, lsl #26
   11870:	svclt	0x00004770
   11874:	addlt	fp, r3, r0, lsl #10
   11878:	andcs	r4, r0, #4, 22	; 0x1000
   1187c:	andls	r2, r0, #1073741824	; 0x40000000
   11880:			; <UNDEFINED> instruction: 0xf7ff447b
   11884:	ldrdlt	pc, [r3], -fp
   11888:	blx	14fa06 <ftello64@plt+0x14cf06>
   1188c:	strdeq	r3, [r0], -ip
   11890:	addlt	fp, r3, r0, lsl #10
   11894:	andcs	r4, r2, #4, 22	; 0x1000
   11898:	mrscs	r9, (UNDEF: 17)
   1189c:			; <UNDEFINED> instruction: 0xf7ff447b
   118a0:	andlt	pc, r3, sp, asr #27
   118a4:	blx	14fa22 <ftello64@plt+0x14cf22>
   118a8:	andeq	r3, r0, r0, lsl #22
   118ac:	addlt	fp, r3, r0, lsl #10
   118b0:	tstcs	r0, r4, lsl #22
   118b4:	tstls	r0, r2, lsl #4
   118b8:			; <UNDEFINED> instruction: 0xf7ff447b
   118bc:			; <UNDEFINED> instruction: 0xb003fdbf
   118c0:	blx	14fa3e <ftello64@plt+0x14cf3e>
   118c4:	andeq	r3, r0, r8, lsl fp
   118c8:	ldrb	r2, [sp, #-512]	; 0xfffffe00
   118cc:	ldrb	r2, [fp, #-513]	; 0xfffffdff
   118d0:	mvnsmi	lr, sp, lsr #18
   118d4:	addlt	r4, r2, r6, lsl #12
   118d8:	cmncs	r7, r8, lsl #12
   118dc:			; <UNDEFINED> instruction: 0xf7f04617
   118e0:			; <UNDEFINED> instruction: 0xf44fef20
   118e4:	stmdacs	r0, {r8, ip, lr}
   118e8:	andcs	fp, r2, r4, lsl pc
   118ec:			; <UNDEFINED> instruction: 0xf7ff2000
   118f0:			; <UNDEFINED> instruction: 0x4605fd15
   118f4:			; <UNDEFINED> instruction: 0xf7f02036
   118f8:	blmi	60cbb0 <ftello64@plt+0x60a0b0>
   118fc:			; <UNDEFINED> instruction: 0xf04f2101
   11900:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   11904:			; <UNDEFINED> instruction: 0xf1009600
   11908:			; <UNDEFINED> instruction: 0x46040814
   1190c:	strbmi	r6, [r0], -r1, lsr #2
   11910:	strvs	lr, [r0, -r4, asr #19]
   11914:	svc	0x003cf7f0
   11918:	bmi	464560 <ftello64@plt+0x461a60>
   1191c:	ldrbtmi	r2, [fp], #-0
   11920:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
   11924:	strne	lr, [pc], #-2501	; 1192c <ftello64@plt+0xee2c>
   11928:	andeq	lr, r2, r4, asr #19
   1192c:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   11930:	ldmib	r5, {r0, r1, r4, r6, r8, ip, sp, pc}^
   11934:	ldmdblt	pc, {r2, r4, r9, ip}^	; <UNPREDICTABLE>
   11938:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   1193c:			; <UNDEFINED> instruction: 0xf8cd480b
   11940:	ldrbtmi	r8, [r8], #-0
   11944:	mrc2	7, 7, pc, cr8, cr10, {7}
   11948:	andlt	r4, r2, r8, lsr #12
   1194c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   11950:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   11954:	svclt	0x0000e7f2
   11958:	strdeq	r5, [r0], -r2
   1195c:			; <UNDEFINED> instruction: 0x000173b2
   11960:	andeq	r0, r0, r4, lsr #6
   11964:			; <UNDEFINED> instruction: 0xfffff0db
   11968:	andeq	r4, r0, sl, asr #9
   1196c:			; <UNDEFINED> instruction: 0x00005eba
   11970:	andeq	r5, r0, sl, ror #26
   11974:	svclt	0x00a8f7ff
   11978:	stmdbcs	r1, {r4, r5, r6, r8, sl, ip, sp, pc}
   1197c:	addlt	r4, lr, r3, lsr #26
   11980:	ldrbtmi	r4, [sp], #-3107	; 0xfffff3dd
   11984:			; <UNDEFINED> instruction: 0x4d23592c
   11988:	strls	r6, [sp], #-2084	; 0xfffff7dc
   1198c:	streq	pc, [r0], #-79	; 0xffffffb1
   11990:	andle	r4, fp, sp, ror r4
   11994:	blx	feecf99a <ftello64@plt+0xfeecce9a>
   11998:	blmi	76421c <ftello64@plt+0x76171c>
   1199c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   119a0:	blls	36ba10 <ftello64@plt+0x368f10>
   119a4:	qsuble	r4, sl, pc	; <UNPREDICTABLE>
   119a8:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
   119ac:			; <UNDEFINED> instruction: 0x46044b1b
   119b0:	stmiapl	fp!, {r1, r2, r4, r9, sl, lr}^
   119b4:	cmnlt	fp, fp, lsl r8
   119b8:	ldmib	r0, {r4, r8, r9, ip, sp, pc}^
   119bc:	stmdbge	r5, {r2, r4, r9, ip, lr}
   119c0:	andls	r4, r3, #32, 12	; 0x2000000
   119c4:			; <UNDEFINED> instruction: 0xf8f4f7ff
   119c8:	strtmi	r9, [r9], -r3, lsl #20
   119cc:	strmi	r9, [r3], -r0, lsl #12
   119d0:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   119d4:	mrc2	7, 5, pc, cr0, cr10, {7}
   119d8:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   119dc:	stfvsp	f3, [r0], #144	; 0x90
   119e0:	strmi	fp, [r4], -r8, lsr #2
   119e4:	mvnsle	r2, r0, lsl #24
   119e8:	rscscc	pc, pc, pc, asr #32
   119ec:	blvs	ff8cb944 <ftello64@plt+0xff8c8e44>
   119f0:	svclt	0x0004429a
   119f4:	subsvs	r6, lr, r3, lsr #24
   119f8:			; <UNDEFINED> instruction: 0xf04fd0ce
   119fc:			; <UNDEFINED> instruction: 0xe7cb30ff
   11a00:	ldrbcc	pc, [pc, #79]!	; 11a57 <ftello64@plt+0xef57>	; <UNPREDICTABLE>
   11a04:	ldrb	r4, [sl, sl, lsr #12]
   11a08:	stcl	7, cr15, [r6, #-960]	; 0xfffffc40
   11a0c:	andeq	r7, r1, lr, asr #6
   11a10:	strdeq	r0, [r0], -r4
   11a14:	andeq	r7, r1, r0, asr #6
   11a18:	andeq	r7, r1, r4, lsr r3
   11a1c:	andeq	r0, r0, r4, lsr #6
   11a20:	andeq	r5, r0, r6, asr #28
   11a24:			; <UNDEFINED> instruction: 0xffffedd3
   11a28:	mvnsmi	lr, #737280	; 0xb4000
   11a2c:	bmi	1423474 <ftello64@plt+0x1420974>
   11a30:	blmi	14232b4 <ftello64@plt+0x14207b4>
   11a34:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   11a38:			; <UNDEFINED> instruction: 0xf8df6805
   11a3c:			; <UNDEFINED> instruction: 0x4604913c
   11a40:	stccs	8, cr5, [r2, #-844]	; 0xfffffcb4
   11a44:			; <UNDEFINED> instruction: 0x460e44f9
   11a48:	movwls	r6, #47131	; 0xb81b
   11a4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11a50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11a54:	rsbsle	r9, r3, r2, lsl #6
   11a58:	blcs	fecfec <ftello64@plt+0xfea4ec>
   11a5c:	subscs	sp, r8, r8, ror ip
   11a60:	bl	ff54fa28 <ftello64@plt+0xff54cf28>
   11a64:			; <UNDEFINED> instruction: 0x46212258
   11a68:			; <UNDEFINED> instruction: 0xf7f04605
   11a6c:	stcvs	12, cr14, [r0], #744	; 0x2e8
   11a70:			; <UNDEFINED> instruction: 0xf7f0b108
   11a74:	stmdavs	r2!, {r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   11a78:	strtvs	r2, [r8], #768	; 0x300
   11a7c:	stmib	r4, {r0, r1, r9, fp, sp}^
   11a80:	strbtvs	r3, [r3], #-783	; 0xfffffcf1
   11a84:	suble	r6, r2, r3, ror #6
   11a88:	svclt	0x00092a01
   11a8c:	bvs	1829b20 <ftello64@plt+0x1827020>
   11a90:	andpl	pc, r0, #1325400064	; 0x4f000000
   11a94:	svclt	0x00084610
   11a98:			; <UNDEFINED> instruction: 0xf7f06262
   11a9c:	stmdbvs	fp!, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   11aa0:	andcs	r6, r0, #2768896	; 0x2a4000
   11aa4:	stmiane	r9, {r0, r2, r5, r6, r7, sl, sp, lr}^
   11aa8:			; <UNDEFINED> instruction: 0x61a14b34
   11aac:	stmib	r4, {r0, r3, r5, r6, r8, fp, sp, lr}^
   11ab0:	strbtvs	r6, [r7], #-2063	; 0xfffff7f1
   11ab4:	adcvs	r6, r2, #536870926	; 0x2000000e
   11ab8:			; <UNDEFINED> instruction: 0x63206222
   11abc:			; <UNDEFINED> instruction: 0x6d6d69e8
   11ac0:	tsteq	r1, r0, asr #22
   11ac4:	mvnvs	r2, r0
   11ac8:	tstcs	r0, r1, lsl #10
   11acc:	stmib	r4, {r0, r2, r5, r6, r8, sl, sp, lr}^
   11ad0:	stmib	r4, {r2, r8}^
   11ad4:			; <UNDEFINED> instruction: 0xf8590102
   11ad8:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
   11adc:	ldrtmi	fp, [r5], -fp, ror #19
   11ae0:	bge	be020 <ftello64@plt+0xbb520>
   11ae4:	andls	r2, r0, #0, 6
   11ae8:	stfvse	f2, [r2], #4
   11aec:	ldrmi	r6, [r0, r0, lsr #24]!
   11af0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11af4:	bmi	8c5fc4 <ftello64@plt+0x8c34c4>
   11af8:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   11afc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11b00:	subsmi	r9, sl, fp, lsl #22
   11b04:			; <UNDEFINED> instruction: 0x4628d132
   11b08:	pop	{r0, r2, r3, ip, sp, pc}
   11b0c:	vst2.<illegal width 64>	{d24-d27}, [pc :256], r0
   11b10:	movwcs	r5, #8192	; 0x2000
   11b14:	eorvs	r6, r3, r0, ror #4
   11b18:	stmdbge	r3, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   11b1c:	stcvs	6, cr4, [r6, #-128]!	; 0xffffff80
   11b20:			; <UNDEFINED> instruction: 0xf846f7ff
   11b24:	ldrtmi	r4, [r1], -sl, lsr #12
   11b28:	ldmdami	r6, {r0, r1, r9, sl, lr}
   11b2c:			; <UNDEFINED> instruction: 0xf7fa4478
   11b30:	ldmdavs	fp!, {r0, r1, r9, sl, fp, ip, sp, lr, pc}
   11b34:			; <UNDEFINED> instruction: 0x4620b113
   11b38:			; <UNDEFINED> instruction: 0xf868f7ff
   11b3c:	strb	r6, [lr, r6, ror #23]
   11b40:	stc2l	7, cr15, [lr, #1016]	; 0x3f8
   11b44:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11b48:	stfvsp	f5, [r3, #-852]!	; 0xfffffcac
   11b4c:	vstrle	d2, [r6, #252]	; 0xfc
   11b50:	ldrbcs	r4, [r9, #-2061]	; 0xfffff7f3
   11b54:			; <UNDEFINED> instruction: 0xf7fa4478
   11b58:			; <UNDEFINED> instruction: 0xe7ccfd57
   11b5c:	mrc	7, 7, APSR_nzcv, cr4, cr0, {7}
   11b60:	stmdami	sl, {r0, r9, sl, lr}
   11b64:			; <UNDEFINED> instruction: 0xf7fa4478
   11b68:	strb	pc, [r4, pc, asr #26]	; <UNPREDICTABLE>
   11b6c:	ldc	7, cr15, [r4], {240}	; 0xf0
   11b70:	muleq	r1, sl, r2
   11b74:	strdeq	r0, [r0], -r4
   11b78:	andeq	r7, r1, ip, lsl #5
   11b7c:	andeq	r0, r0, r4, lsr #6
   11b80:	ldrdeq	r7, [r1], -r6
   11b84:	andeq	r5, r0, r4, asr #26
   11b88:	andeq	r5, r0, ip, ror #25
   11b8c:	andeq	r5, r0, r4, lsr #26
   11b90:			; <UNDEFINED> instruction: 0xf7ff2300
   11b94:	svclt	0x0000bf49
   11b98:	mvnsmi	lr, #737280	; 0xb4000
   11b9c:	stclmi	0, cr11, [sl, #-572]!	; 0xfffffdc4
   11ba0:	stclmi	6, cr4, [sl], #-56	; 0xffffffc8
   11ba4:	ldrbtmi	r4, [sp], #-1681	; 0xfffff96f
   11ba8:	strmi	r4, [r7], -r9, ror #22
   11bac:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
   11bb0:	stmdavs	r4!, {r8, sl, sp}
   11bb4:			; <UNDEFINED> instruction: 0xf04f940d
   11bb8:	cfstrdmi	mvd0, [r6], #-0
   11bbc:			; <UNDEFINED> instruction: 0xf8539504
   11bc0:			; <UNDEFINED> instruction: 0xf8d88004
   11bc4:	blcs	1dbcc <ftello64@plt+0x1b0cc>
   11bc8:	ldmdavs	sl!, {r0, r1, r2, r4, r6, r8, ip, lr, pc}
   11bcc:	movweq	pc, #8226	; 0x2022	; <UNPREDICTABLE>
   11bd0:	tstle	r1, r1, lsl #22
   11bd4:	blcs	2cfc8 <ftello64@plt+0x2a4c8>
   11bd8:	addshi	pc, r9, r0, asr #32
   11bdc:	bmi	179afe4 <ftello64@plt+0x17984e4>
   11be0:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
   11be4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11be8:	subsmi	r9, sl, sp, lsl #22
   11bec:	addshi	pc, sl, r0, asr #32
   11bf0:	andlt	r4, pc, r8, lsr #12
   11bf4:	mvnshi	lr, #12386304	; 0xbd0000
   11bf8:			; <UNDEFINED> instruction: 0x463c6bfd
   11bfc:			; <UNDEFINED> instruction: 0x6cfcb9dd
   11c00:			; <UNDEFINED> instruction: 0xf0002c00
   11c04:	blvs	e31e50 <ftello64@plt+0xe2f350>
   11c08:	ldc	7, cr15, [r0], {240}	; 0xf0
   11c0c:			; <UNDEFINED> instruction: 0xf7f06cb8
   11c10:	ldrtmi	lr, [r8], -lr, lsl #24
   11c14:			; <UNDEFINED> instruction: 0x46212258
   11c18:	bl	ff8cfbe0 <ftello64@plt+0xff8cd0e0>
   11c1c:			; <UNDEFINED> instruction: 0xf7f04620
   11c20:	ldrb	lr, [ip, r6, lsl #24]
   11c24:	svceq	0x0000f1b9
   11c28:	stcvs	0, cr13, [r3], #-56	; 0xffffffc8
   11c2c:	andle	r4, fp, fp, asr #10
   11c30:			; <UNDEFINED> instruction: 0xb12c6ce4
   11c34:	adcmi	r6, lr, #234496	; 0x39400
   11c38:	stclvs	0, cr13, [r4], #976	; 0x3d0
   11c3c:	mvnsle	r2, r0, lsl #24
   11c40:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
   11c44:	ldc2l	7, cr15, [r6, #-1000]	; 0xfffffc18
   11c48:	suble	r2, r9, r2, lsl #20
   11c4c:	cmplt	sp, r0, lsr #24
   11c50:	stmdbge	r4, {r1, r5, r6, r7, sl, fp, sp, lr}
   11c54:	mrsls	r2, LR_irq
   11c58:	strmi	r2, [r8, r2, lsl #2]!
   11c5c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11c60:	stfvsd	f5, [r0], #-276	; 0xfffffeec
   11c64:	stfvsp	f3, [r3], #-32	; 0xffffffe0
   11c68:	adcmi	fp, r7, #3325952	; 0x32c000
   11c6c:	andsle	r6, fp, r5, ror #25
   11c70:	ldmdami	fp!, {r0, r2, r3, r7, r8, ip, sp, pc}
   11c74:			; <UNDEFINED> instruction: 0xf7fa4478
   11c78:	stclvs	13, cr15, [r2, #-244]	; 0xffffff0c
   11c7c:	vstrvs.16	s20, [r4, #-10]	; <UNPREDICTABLE>
   11c80:			; <UNDEFINED> instruction: 0xf7fe9203
   11c84:	bls	111ae0 <ftello64@plt+0x10efe0>
   11c88:	strmi	r4, [r3], -r1, lsr #12
   11c8c:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
   11c90:	ldc2l	7, cr15, [r2, #-1000]	; 0xfffffc18
   11c94:	ldmdami	r4!, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   11c98:			; <UNDEFINED> instruction: 0xf7fa4478
   11c9c:			; <UNDEFINED> instruction: 0xf7f0fd2b
   11ca0:	movwcs	lr, #3014	; 0xbc6
   11ca4:	strb	r6, [r0, r3, lsr #8]!
   11ca8:	suble	r2, r8, r0, lsl #26
   11cac:			; <UNDEFINED> instruction: 0xf7f06b38
   11cb0:	vldmiavs	r8!, {d14-<overflow reg d44>}
   11cb4:	bl	feecfc7c <ftello64@plt+0xfeecd17c>
   11cb8:			; <UNDEFINED> instruction: 0x46292258
   11cbc:			; <UNDEFINED> instruction: 0xf7f04638
   11cc0:			; <UNDEFINED> instruction: 0x4628eb90
   11cc4:	bl	feccfc8c <ftello64@plt+0xfeccd18c>
   11cc8:	ldrdcc	pc, [r0], -r8
   11ccc:	addle	r2, r5, r0, lsl #22
   11cd0:	strcs	r4, [r0, #-2086]	; 0xfffff7da
   11cd4:	ldcvs	13, cr6, [r9, #-488]!	; 0xfffffe18
   11cd8:			; <UNDEFINED> instruction: 0xf7fa4478
   11cdc:	ldrb	pc, [lr, -sp, lsr #26]!	; <UNPREDICTABLE>
   11ce0:			; <UNDEFINED> instruction: 0xf7fe4620
   11ce4:			; <UNDEFINED> instruction: 0x4605fcfd
   11ce8:	blvs	ff980210 <ftello64@plt+0xff97d710>
   11cec:			; <UNDEFINED> instruction: 0xf7f0e7ae
   11cf0:	strmi	lr, [r1], -ip, lsr #28
   11cf4:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   11cf8:	stc2	7, cr15, [r6], {250}	; 0xfa
   11cfc:			; <UNDEFINED> instruction: 0xf7f0e76f
   11d00:	strmi	lr, [r1], -r4, lsr #28
   11d04:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   11d08:	ldc2l	7, cr15, [lr], #-1000	; 0xfffffc18
   11d0c:	blmi	6cbab0 <ftello64@plt+0x6c8fb0>
   11d10:	addvs	pc, sl, #64, 4
   11d14:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
   11d18:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   11d1c:	ldrbtmi	r3, [r8], #-872	; 0xfffffc98
   11d20:	mcr	7, 7, pc, cr8, cr0, {7}	; <UNPREDICTABLE>
   11d24:	bl	fee4fcec <ftello64@plt+0xfee4d1ec>
   11d28:			; <UNDEFINED> instruction: 0xf44f4b16
   11d2c:	ldmdbmi	r6, {r1, r4, r6, r7, r9, sp, lr}
   11d30:	ldrbtmi	r4, [fp], #-2070	; 0xfffff7ea
   11d34:	cmncc	r8, #2030043136	; 0x79000000
   11d38:			; <UNDEFINED> instruction: 0xf7f04478
   11d3c:	ldmdami	r4, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   11d40:			; <UNDEFINED> instruction: 0xf7fa4478
   11d44:	svclt	0x0000fcd7
   11d48:	andeq	r7, r1, sl, lsr #2
   11d4c:	strdeq	r0, [r0], -r4
   11d50:	andeq	r7, r1, r2, lsr #2
   11d54:	andeq	r0, r0, r4, lsr #6
   11d58:	andeq	r7, r1, lr, ror #1
   11d5c:	andeq	r5, r0, r6, ror #26
   11d60:	andeq	r5, r0, r0, lsl #26
   11d64:	andeq	r5, r0, r6, lsl ip
   11d68:			; <UNDEFINED> instruction: 0x00005cb0
   11d6c:	andeq	r5, r0, r4, asr ip
   11d70:	andeq	r5, r0, lr, ror #15
   11d74:	andeq	r5, r0, r6, asr #23
   11d78:	andeq	r6, r0, r0, lsr #4
   11d7c:	andeq	r5, r0, r2, lsl r5
   11d80:	muleq	r0, lr, fp
   11d84:	andeq	r6, r0, r6, lsl #4
   11d88:	strdeq	r5, [r0], -r8
   11d8c:	muleq	r0, r0, fp
   11d90:			; <UNDEFINED> instruction: 0x00005bbc
   11d94:	ldrblt	r6, [r0, #2051]	; 0x803
   11d98:	blcs	609a8 <ftello64@plt+0x5dea8>
   11d9c:	ldmib	r0, {r0, r6, r8, fp, ip, lr, pc}^
   11da0:	strmi	r3, [r4], -sl, lsl #4
   11da4:	ldmdale	r1!, {r0, r1, r4, r7, r9, lr}
   11da8:			; <UNDEFINED> instruction: 0x6702e9d0
   11dac:	tsteq	r7, r6, asr sl
   11db0:	addsmi	sp, r3, #-1073741821	; 0xc0000003
   11db4:	blvs	846610 <ftello64@plt+0x843b10>
   11db8:	adcvs	r1, r1, #22784	; 0x5900
   11dbc:	addmi	r5, sl, #192, 24	; 0xc000
   11dc0:	ldmib	r4, {r0, r3, r4, r8, r9, ip, lr, pc}^
   11dc4:	movwcc	r3, #4612	; 0x1204
   11dc8:			; <UNDEFINED> instruction: 0xf1426123
   11dcc:	cmnvs	r2, r0, lsl #4
   11dd0:	ldmib	r0, {r4, r6, r7, r8, sl, fp, ip, sp, pc}^
   11dd4:	adcsmi	r0, r0, #4, 2
   11dd8:	blle	ffaa24c4 <ftello64@plt+0xffa9f9c4>
   11ddc:	rscscc	pc, pc, pc, asr #32
   11de0:	andcs	fp, r1, #208, 26	; 0x3400
   11de4:	ldrmi	r4, [r1], -r0, lsr #12
   11de8:			; <UNDEFINED> instruction: 0xff4af7fe
   11dec:	rscsle	r1, r5, r3, asr #24
   11df0:	andne	lr, sl, #212, 18	; 0x350000
   11df4:	blmi	38bd88 <ftello64@plt+0x389288>
   11df8:	adcsvc	pc, r9, #64, 4
   11dfc:	stmdami	sp, {r2, r3, r8, fp, lr}
   11e00:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   11e04:	ldrbtmi	r3, [r8], #-892	; 0xfffffc84
   11e08:	mrc	7, 3, APSR_nzcv, cr4, cr0, {7}
   11e0c:	vqdmulh.s<illegal width 8>	d20, d0, d10
   11e10:	stmdbmi	sl, {r0, r2, r3, r5, r7, r9, ip, sp, lr}
   11e14:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
   11e18:	cmncc	ip, #2030043136	; 0x79000000
   11e1c:			; <UNDEFINED> instruction: 0xf7f04478
   11e20:	stmdami	r8, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
   11e24:			; <UNDEFINED> instruction: 0xf7fa4478
   11e28:	svclt	0x0000fc65
   11e2c:	andeq	r6, r0, r8, lsr r1
   11e30:	andeq	r5, r0, sl, lsr #8
   11e34:	andeq	r5, r0, r6, asr #11
   11e38:	andeq	r6, r0, r2, lsr #2
   11e3c:	andeq	r5, r0, r4, lsl r4
   11e40:			; <UNDEFINED> instruction: 0x000055b0
   11e44:			; <UNDEFINED> instruction: 0x00005bb4
   11e48:	push	{r0, r1, fp, sp, lr}
   11e4c:	blcc	a2614 <ftello64@plt+0x9fb14>
   11e50:	ldmdble	fp, {r0, r8, r9, fp, sp}^
   11e54:	ldmib	r0, {r0, r1, r2, r4, r9, sl, lr}^
   11e58:	strmi	r2, [r6], -r2, lsl #6
   11e5c:	tstmi	r3, #13631488	; 0xd00000
   11e60:	svccs	0x0000d012
   11e64:	strcs	sp, [r0], #-80	; 0xffffffb0
   11e68:	tstlt	sp, r5
   11e6c:	bleq	8fe88 <ftello64@plt+0x8d388>
   11e70:	adcsmi	r3, ip, #16777216	; 0x1000000
   11e74:			; <UNDEFINED> instruction: 0x4630d012
   11e78:			; <UNDEFINED> instruction: 0xff8cf7ff
   11e7c:	mvnsle	r1, r2, asr #24
   11e80:			; <UNDEFINED> instruction: 0xf04fb964
   11e84:	strd	r3, [r9], -pc	; <UNPREDICTABLE>
   11e88:	adcmi	r2, r7, #0, 8
   11e8c:	ldmib	r6, {r1, r5, fp, ip, lr, pc}^
   11e90:	ldmdbne	r2, {r2, r8, r9, sp}
   11e94:	mvnvc	lr, #68608	; 0x10c00
   11e98:	movwcs	lr, #18886	; 0x49c6
   11e9c:	pop	{r5, r9, sl, lr}
   11ea0:	blvs	c72668 <ftello64@plt+0xc6fb68>
   11ea4:	strtmi	r4, [r8], -r2, asr #12
   11ea8:	ldrmi	r4, [r9], #-1093	; 0xfffffbbb
   11eac:	b	fe64fe74 <ftello64@plt+0xfe64d374>
   11eb0:	strbmi	r6, [r2], #-2738	; 0xfffff54e
   11eb4:	adcmi	r6, r7, #536870923	; 0x2000000b
   11eb8:	andcs	sp, r1, #3817472	; 0x3a4000
   11ebc:			; <UNDEFINED> instruction: 0x46114630
   11ec0:	mrc2	7, 6, pc, cr14, cr14, {7}
   11ec4:	andsle	r1, r5, r3, asr #24
   11ec8:			; <UNDEFINED> instruction: 0xf805b10d
   11ecc:	strcc	r0, [r1], #-2817	; 0xfffff4ff
   11ed0:	ldmible	ip, {r0, r1, r2, r5, r7, r9, lr}^
   11ed4:	andcc	lr, sl, #3506176	; 0x358000
   11ed8:	rscle	r4, lr, #805306377	; 0x30000009
   11edc:	stmdaeq	r4, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   11ee0:	ldrmi	r1, [r0, #2770]	; 0xad2
   11ee4:	ldrmi	fp, [r0], r8, lsr #30
   11ee8:	cfstrscs	mvf4, [r0, #-272]	; 0xfffffef0
   11eec:	strbmi	sp, [r3], #-473	; 0xfffffe27
   11ef0:			; <UNDEFINED> instruction: 0xe7e062b3
   11ef4:	movwcs	lr, #18902	; 0x49d6
   11ef8:	bl	10d8348 <ftello64@plt+0x10d5848>
   11efc:	stmib	r6, {r2, r5, r6, r7, r8, r9, ip, sp, lr}^
   11f00:	stccs	3, cr2, [r0], {4}
   11f04:	ldr	sp, [ip, sl, asr #3]!
   11f08:			; <UNDEFINED> instruction: 0xe7c7463c
   11f0c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   11f10:	blx	ffc4ff02 <ftello64@plt+0xffc4d402>
   11f14:	strdeq	r5, [r0], -sl
   11f18:	bcs	3f700 <ftello64@plt+0x3cc00>
   11f1c:	stmdavs	r3, {r0, r6, ip, lr, pc}
   11f20:	blcs	63738 <ftello64@plt+0x60c38>
   11f24:	strmi	sp, [pc], -r8, asr #16
   11f28:	ldrdpl	lr, [r9, -r0]
   11f2c:	addsmi	r6, r5, #798720	; 0xc3000
   11f30:	ldrmi	fp, [r5], -r8, lsr #30
   11f34:	addsmi	r1, r5, #368640	; 0x5a000
   11f38:			; <UNDEFINED> instruction: 0x2600d912
   11f3c:	bvs	fe909f5c <ftello64@plt+0xfe90745c>
   11f40:			; <UNDEFINED> instruction: 0xd1232b01
   11f44:	adcvs	r6, r6, #925696	; 0xe2000
   11f48:	andsle	r4, r5, #-1610612726	; 0xa000000a
   11f4c:	tstcs	r0, sl, lsr #12
   11f50:			; <UNDEFINED> instruction: 0xf7fe4620
   11f54:	mulcc	r1, r5, lr
   11f58:	ldmib	r4, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
   11f5c:	bne	149678c <ftello64@plt+0x1493c8c>
   11f60:	svclt	0x002842aa
   11f64:	ldrmi	r4, [r5], -sl, lsr #12
   11f68:	blvs	8fe518 <ftello64@plt+0x8fba18>
   11f6c:	ldrmi	r4, [r9], #-1592	; 0xfffff9c8
   11f70:	b	dcff38 <ftello64@plt+0xdcd438>
   11f74:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   11f78:			; <UNDEFINED> instruction: 0xf04f42aa
   11f7c:	svclt	0x00280100
   11f80:	ldrmi	r4, [r5], -sl, lsr #12
   11f84:			; <UNDEFINED> instruction: 0xf04fe7f1
   11f88:	udf	#13151	; 0x335f
   11f8c:			; <UNDEFINED> instruction: 0xf6404b10
   11f90:	ldmdbmi	r0, {r1, r5, r9}
   11f94:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
   11f98:	orrcc	r4, ip, #2030043136	; 0x79000000
   11f9c:			; <UNDEFINED> instruction: 0xf7f04478
   11fa0:	blmi	3cd650 <ftello64@plt+0x3cab50>
   11fa4:	andseq	pc, r1, #64, 12	; 0x4000000
   11fa8:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   11fac:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   11fb0:	ldrbtmi	r3, [r8], #-908	; 0xfffffc74
   11fb4:	ldc	7, cr15, [lr, #960]	; 0x3c0
   11fb8:			; <UNDEFINED> instruction: 0xf6404b0b
   11fbc:	stmdbmi	fp, {r1, r4, r9}
   11fc0:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   11fc4:	orrcc	r4, ip, #2030043136	; 0x79000000
   11fc8:			; <UNDEFINED> instruction: 0xf7f04478
   11fcc:	svclt	0x0000ed94
   11fd0:	andeq	r5, r0, r2, lsr #31
   11fd4:	muleq	r0, r4, r2
   11fd8:	ldrdeq	r5, [r0], -r8
   11fdc:	andeq	r5, r0, ip, lsl #31
   11fe0:	andeq	r5, r0, lr, ror r2
   11fe4:	andeq	r5, r0, r2, lsl #21
   11fe8:	andeq	r5, r0, r6, ror pc
   11fec:	andeq	r5, r0, r8, ror #4
   11ff0:	andeq	r5, r0, r8, ror sl
   11ff4:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
   11ff8:	ldmdble	pc, {r0, r8, r9, fp, sp}	; <UNPREDICTABLE>
   11ffc:	strmi	r6, [r4], -r3, asr #21
   12000:	strmi	r6, [sp], -r2, asr #20
   12004:	mulle	r7, r3, r2
   12008:	stmdble	ip, {r1, r3, r4, r7, r9, lr}
   1200c:	andcs	r6, r0, r2, lsr #22
   12010:	rscvs	r1, r1, #22784	; 0x5900
   12014:	cfldrslt	mvf5, [r8, #-852]!	; 0xfffffcac
   12018:	blx	18d001a <ftello64@plt+0x18cd51a>
   1201c:	mvnsle	r2, r0, lsl #16
   12020:	bvs	18acbb4 <ftello64@plt+0x18aa0b4>
   12024:	blmi	20bfec <ftello64@plt+0x2094ec>
   12028:	subeq	pc, r5, #64, 12	; 0x4000000
   1202c:	stmdami	r7, {r1, r2, r8, fp, lr}
   12030:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   12034:	ldrbtmi	r3, [r8], #-920	; 0xfffffc68
   12038:	ldcl	7, cr15, [ip, #-960]	; 0xfffffc40
   1203c:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   12040:	blx	1650032 <ftello64@plt+0x164d532>
   12044:	andeq	r5, r0, r8, lsl #30
   12048:	strdeq	r5, [r0], -sl
   1204c:	andeq	r5, r0, lr, ror sl
   12050:	andeq	r5, r0, r6, asr #20
   12054:	ldrblt	r6, [r0, #2051]!	; 0x803
   12058:	addlt	r2, r3, r1, lsl #22
   1205c:	strmi	fp, [r5], -r2, lsl #31
   12060:			; <UNDEFINED> instruction: 0x460f4616
   12064:	ldmdble	sp, {r0, r8, ip, pc}
   12068:	bvs	ffabe7a8 <ftello64@plt+0xffabbca8>
   1206c:	adcmi	r6, r2, #108, 20	; 0x6c000
   12070:	strtmi	sp, [r8], -r6, lsl #6
   12074:	blx	d50076 <ftello64@plt+0xd4d576>
   12078:	rscsle	r2, r5, r0, lsl #16
   1207c:	ldcllt	0, cr11, [r0, #12]!
   12080:	blvs	a18b18 <ftello64@plt+0xa16018>
   12084:			; <UNDEFINED> instruction: 0x463942b4
   12088:	svclt	0x00284410
   1208c:			; <UNDEFINED> instruction: 0x46224634
   12090:	stmib	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12094:	blne	dacc48 <ftello64@plt+0xdaa148>
   12098:	rscvs	r4, fp, #587202560	; 0x23000000
   1209c:	andcs	sp, r0, r6, lsl #2
   120a0:	ldcllt	0, cr11, [r0, #12]!
   120a4:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   120a8:	blx	95009a <ftello64@plt+0x94d59a>
   120ac:	strb	r4, [r0, r7, lsr #8]!
   120b0:	andeq	r5, r0, r6, lsr #20
   120b4:	svcmi	0x00f8e92d
   120b8:			; <UNDEFINED> instruction: 0xf8dd2903
   120bc:	strmi	r8, [r5], -r8, lsr #32
   120c0:			; <UNDEFINED> instruction: 0x765cf8df
   120c4:			; <UNDEFINED> instruction: 0x461e4692
   120c8:			; <UNDEFINED> instruction: 0xf8d8447f
   120cc:			; <UNDEFINED> instruction: 0xf0004000
   120d0:	stmdbcs	r4, {r0, r2, r7, pc}
   120d4:	stmdbcs	r1, {r1, r2, r3, ip, lr, pc}
   120d8:	andshi	pc, r9, #0
   120dc:			; <UNDEFINED> instruction: 0xf0002905
   120e0:	stmdbcs	r2, {r0, r1, r3, r5, r9, pc}
   120e4:			; <UNDEFINED> instruction: 0xf04fbf18
   120e8:			; <UNDEFINED> instruction: 0xf0000900
   120ec:			; <UNDEFINED> instruction: 0x464880d6
   120f0:	svchi	0x00f8e8bd
   120f4:	blcs	2c408 <ftello64@plt+0x29908>
   120f8:	sbcshi	pc, sp, #0
   120fc:			; <UNDEFINED> instruction: 0xf5b36943
   12100:	bl	f1d08 <ftello64@plt+0xef208>
   12104:	vabd.s8	d0, d0, d4
   12108:			; <UNDEFINED> instruction: 0xf5b78300
   1210c:	svclt	0x00287f00
   12110:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   12114:	adcshi	pc, r0, r0, asr #1
   12118:	svcvs	0x0080f5b7
   1211c:	addshi	pc, r0, r0, asr #1
   12120:	orrvs	pc, r0, #1325400064	; 0x4f000000
   12124:	subseq	r2, fp, sl, lsl #4
   12128:	addsmi	r4, pc, #17825792	; 0x1100000
   1212c:	andeq	pc, r1, #-2147483648	; 0x80000000
   12130:	ldmdbcs	pc, {r0, r3, r4, r5, r6, r7, r9, ip, lr, pc}	; <UNPREDICTABLE>
   12134:	ldrbeq	lr, [r3], #-2639	; 0xfffff5b1
   12138:	sbchi	pc, r6, #0, 6
   1213c:	mvneq	pc, r1, asr #32
   12140:			; <UNDEFINED> instruction: 0xf7ff4650
   12144:	stmdbvs	sl!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   12148:	adcsmi	fp, ip, #124928	; 0x1e800
   1214c:	svclt	0x00284691
   12150:			; <UNDEFINED> instruction: 0x4622463c
   12154:			; <UNDEFINED> instruction: 0x46504631
   12158:			; <UNDEFINED> instruction: 0xff7cf7ff
   1215c:	cmnle	sl, r0, lsl #16
   12160:	blx	fee58e64 <ftello64@plt+0xfee56364>
   12164:			; <UNDEFINED> instruction: 0xf5b7f389
   12168:	svclt	0x00287f00
   1216c:	svceq	0x0000f1b9
   12170:	b	13e3210 <ftello64@plt+0x13e0710>
   12174:	sbcle	r1, pc, r3, asr r3	; <UNPREDICTABLE>
   12178:	svclt	0x00082f00
   1217c:	blcs	1ad84 <ftello64@plt+0x18284>
   12180:	stmdbvs	fp!, {r0, r2, r4, r5, r7, ip, lr, pc}^
   12184:			; <UNDEFINED> instruction: 0xf0402b00
   12188:			; <UNDEFINED> instruction: 0xf5b78282
   1218c:			; <UNDEFINED> instruction: 0xf0807f00
   12190:	stmdbvs	r8!, {r0, r1, r4, r5, r6, r9, pc}
   12194:			; <UNDEFINED> instruction: 0xf0002800
   12198:	ldrtmi	r8, [r1], -r2, ror #3
   1219c:			; <UNDEFINED> instruction: 0xf7f0463a
   121a0:			; <UNDEFINED> instruction: 0xf04fe920
   121a4:	cmnvs	pc, r0, lsl #18
   121a8:			; <UNDEFINED> instruction: 0xf5b2e7a1
   121ac:			; <UNDEFINED> instruction: 0xf0407f00
   121b0:	stmdbvs	r9!, {r1, r2, r4, r7, r9, pc}
   121b4:			; <UNDEFINED> instruction: 0xf7ff4650
   121b8:	strmi	pc, [r1], sp, asr #30
   121bc:			; <UNDEFINED> instruction: 0xf5a7b948
   121c0:			; <UNDEFINED> instruction: 0xf8c57700
   121c4:	adcsmi	r8, ip, #20
   121c8:	ldrtmi	fp, [ip], -r8, lsr #30
   121cc:	sbcle	r2, r7, r0, lsl #24
   121d0:			; <UNDEFINED> instruction: 0xf7f0e7bf
   121d4:	blx	80ccac <ftello64@plt+0x80a1ac>
   121d8:	ldrb	pc, [r0, r0, lsl #19]!	; <UNPREDICTABLE>
   121dc:			; <UNDEFINED> instruction: 0xf0002c00
   121e0:			; <UNDEFINED> instruction: 0xf8d08289
   121e4:			; <UNDEFINED> instruction: 0xf1b9901c
   121e8:	cmple	r1, r0, lsl #30
   121ec:	ldrmi	r6, [r7], -r2, asr #16
   121f0:			; <UNDEFINED> instruction: 0x464fb352
   121f4:	adcmi	fp, r2, #134217729	; 0x8000001
   121f8:			; <UNDEFINED> instruction: 0x46504631
   121fc:	strtmi	fp, [r2], -r8, lsr #30
   12200:			; <UNDEFINED> instruction: 0xf7ff4693
   12204:	strmi	pc, [r3, #3617]	; 0xe21
   12208:	mcrrne	13, 5, sp, r3, cr11
   1220c:	strtmi	r6, [r9], -lr, ror #16
   12210:	ldmdbeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   12214:			; <UNDEFINED> instruction: 0x4603bf18
   12218:	streq	pc, [r8, #-2271]	; 0xfffff721
   1221c:	stmiane	r4!, {r2, r4, r8, r9, sl, fp, ip, sp, pc}^
   12220:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   12224:			; <UNDEFINED> instruction: 0x46224433
   12228:			; <UNDEFINED> instruction: 0xf9eef7fa
   1222c:			; <UNDEFINED> instruction: 0xf8c84648
   12230:	pop	{ip, sp, lr}
   12234:			; <UNDEFINED> instruction: 0xf7f08ff8
   12238:	blx	80cc48 <ftello64@plt+0x80a148>
   1223c:	str	pc, [pc, r0, lsl #19]
   12240:	vst4.<illegal width 64>	{d18,d20,d22,d24}, [pc :128], r9
   12244:	ldrb	r7, [fp, -r0, lsl #8]!
   12248:	blcs	ac5fc <ftello64@plt+0xa9afc>
   1224c:	adchi	pc, ip, r0
   12250:			; <UNDEFINED> instruction: 0xf0002b00
   12254:	stmibvs	r8!, {r0, r1, r2, r5, r9, pc}
   12258:	eorsle	r2, fp, r0, lsl #16
   1225c:			; <UNDEFINED> instruction: 0xf04f28bf
   12260:			; <UNDEFINED> instruction: 0x61ab0300
   12264:	movwcs	sp, #11352	; 0x2c58
   12268:	rsbvs	r4, r8, r2, lsl #12
   1226c:	strb	r6, [r1, fp, ror #1]
   12270:			; <UNDEFINED> instruction: 0xf04f2700
   12274:			; <UNDEFINED> instruction: 0xe7d939ff
   12278:	stmdacs	r0, {r8, fp, sp, lr}
   1227c:			; <UNDEFINED> instruction: 0x81aff000
   12280:			; <UNDEFINED> instruction: 0x46314418
   12284:			; <UNDEFINED> instruction: 0xf04f4622
   12288:			; <UNDEFINED> instruction: 0xf7f00900
   1228c:	stmdbvs	fp!, {r1, r3, r5, r7, fp, sp, lr, pc}^
   12290:	strtmi	r4, [r3], #-1608	; 0xfffff9b8
   12294:	pop	{r0, r1, r3, r5, r6, r8, sp, lr}
   12298:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1229c:			; <UNDEFINED> instruction: 0xf0002b02
   122a0:	stmdavs	r3, {r4, r5, r6, r8, pc}^
   122a4:	blcs	23d10 <ftello64@plt+0x21210>
   122a8:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
   122ac:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   122b0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   122b4:			; <UNDEFINED> instruction: 0xf0402b00
   122b8:			; <UNDEFINED> instruction: 0x4628815e
   122bc:	ldm	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   122c0:	stmdavs	sl!, {r0, r2, r4, r8, r9, sl, sp, lr, pc}^
   122c4:	strmi	r1, [r6], #-2596	; 0xfffff5dc
   122c8:	bl	fe8a32ec <ftello64@plt+0xfe8a07ec>
   122cc:	rsbvs	r0, sl, r0, lsl #4
   122d0:			; <UNDEFINED> instruction: 0xe7abd190
   122d4:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
   122d8:	cmple	r2, r0, lsl #22
   122dc:	movwne	lr, #43482	; 0xa9da
   122e0:	eorsle	r4, lr, #-1879048183	; 0x90000009
   122e4:			; <UNDEFINED> instruction: 0x3010f8da
   122e8:			; <UNDEFINED> instruction: 0xf8da1c48
   122ec:	movwcc	r2, #4144	; 0x1030
   122f0:	andscc	pc, r0, sl, asr #17
   122f4:			; <UNDEFINED> instruction: 0x3014f8da
   122f8:	eoreq	pc, r8, sl, asr #17
   122fc:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   12300:	andscc	pc, r4, sl, asr #17
   12304:	ldmcs	pc!, {r4, r6, sl, fp, ip, lr}	; <UNPREDICTABLE>
   12308:	movwcs	sp, #11270	; 0x2c06
   1230c:	rscvs	r6, fp, r8, rrx
   12310:	suble	r2, r9, r0, lsl #16
   12314:	strb	r4, [sp, -r2, lsl #12]!
   12318:	stcle	8, cr2, [lr], #-892	; 0xfffffc84
   1231c:	ldrdcs	pc, [r0], -sl	; <UNPREDICTABLE>
   12320:	biceq	pc, r0, #160, 2	; 0x28
   12324:	rsbvs	r0, fp, fp, lsl r2
   12328:	ldmib	sl, {r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
   1232c:	addsmi	r0, r0, #-1610612736	; 0xa0000000
   12330:			; <UNDEFINED> instruction: 0xf8dad22b
   12334:	mcrrne	0, 1, r2, r1, cr0
   12338:	eorne	pc, r8, sl, asr #17
   1233c:	andcc	r3, r1, #192, 6
   12340:	andscs	pc, r0, sl, asr #17
   12344:			; <UNDEFINED> instruction: 0x2014f8da
   12348:	tsteq	r2, pc, asr #32	; <UNPREDICTABLE>
   1234c:	andeq	pc, r0, #-2147483632	; 0x80000010
   12350:	andscs	pc, r4, sl, asr #17
   12354:	ldrsbtcs	pc, [r0], -sl	; <UNPREDICTABLE>
   12358:	rscvs	r5, r9, r2, lsl ip
   1235c:	rsbvs	r4, sl, sl, lsl r4
   12360:	ldrbmi	lr, [r0], -r8, asr #14
   12364:	ldc2	7, cr15, [r6, #-1020]	; 0xfffffc04
   12368:	bicle	r1, ip, r3, asr #24
   1236c:			; <UNDEFINED> instruction: 0xf04f48ef
   12370:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   12374:			; <UNDEFINED> instruction: 0xf948f7fa
   12378:	ldmcs	pc!, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   1237c:			; <UNDEFINED> instruction: 0xf000d01d
   12380:	andcs	r0, r1, #31
   12384:	rsbvs	r4, sl, r2, lsl #1
   12388:			; <UNDEFINED> instruction: 0x4650e734
   1238c:	stc2	7, cr15, [r2, #-1020]	; 0xfffffc04
   12390:			; <UNDEFINED> instruction: 0xf0001c41
   12394:	stmdavs	sl!, {r0, r2, r3, r4, r8, pc}^
   12398:	rscvs	r2, fp, r2, lsl #6
   1239c:	strmi	r3, [r2], #-704	; 0xfffffd40
   123a0:	bcs	2a550 <ftello64@plt+0x27a50>
   123a4:	svcge	0x0026f47f
   123a8:			; <UNDEFINED> instruction: 0xf987fab7
   123ac:	mvnvs	r2, r1, lsl #6
   123b0:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   123b4:	stmdbeq	r0, {r0, r3, r6, r7, r8, ip, sp, lr, pc}
   123b8:			; <UNDEFINED> instruction: 0xf8dae738
   123bc:	blcs	1e444 <ftello64@plt+0x1b944>
   123c0:	ldmib	sl, {r1, r2, r5, r6, r8, ip, lr, pc}^
   123c4:	addmi	r1, r1, #10
   123c8:			; <UNDEFINED> instruction: 0xf8dad262
   123cc:	mcrrne	0, 1, r3, sl, cr0
   123d0:	eorcs	pc, r8, sl, asr #17
   123d4:			; <UNDEFINED> instruction: 0xf8ca3301
   123d8:			; <UNDEFINED> instruction: 0xf8da3010
   123dc:			; <UNDEFINED> instruction: 0xf1433014
   123e0:			; <UNDEFINED> instruction: 0xf8ca0300
   123e4:			; <UNDEFINED> instruction: 0xf8da3014
   123e8:	mrrcpl	0, 3, r3, sl, cr0
   123ec:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   123f0:	b	13e2dfc <ftello64@plt+0x13e02fc>
   123f4:	rsbvs	r6, sl, r2, lsl #4
   123f8:			; <UNDEFINED> instruction: 0xf8dad258
   123fc:			; <UNDEFINED> instruction: 0xf1013010
   12400:			; <UNDEFINED> instruction: 0xf8ca0e01
   12404:	movwcc	lr, #4136	; 0x1028
   12408:	andscc	pc, r0, sl, asr #17
   1240c:			; <UNDEFINED> instruction: 0x3014f8da
   12410:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   12414:	andscc	pc, r4, sl, asr #17
   12418:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
   1241c:			; <UNDEFINED> instruction: 0xf8da5c5b
   12420:	addmi	r1, r1, #40	; 0x28
   12424:	andmi	lr, r3, #270336	; 0x42000
   12428:	subsle	r6, r1, #106	; 0x6a
   1242c:			; <UNDEFINED> instruction: 0x3010f8da
   12430:	mvfeqs	f7, f1
   12434:	eor	pc, r8, sl, asr #17
   12438:			; <UNDEFINED> instruction: 0xf8ca3301
   1243c:			; <UNDEFINED> instruction: 0xf8da3010
   12440:			; <UNDEFINED> instruction: 0xf1433014
   12444:			; <UNDEFINED> instruction: 0xf8ca0300
   12448:			; <UNDEFINED> instruction: 0xf8da3014
   1244c:	mrrcpl	0, 3, r3, fp, cr0
   12450:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   12454:	b	10a2e60 <ftello64@plt+0x10a0360>
   12458:	rsbvs	r2, sl, r3, lsl #4
   1245c:			; <UNDEFINED> instruction: 0xf8dad249
   12460:	mcrrne	0, 1, r3, r8, cr0
   12464:	eoreq	pc, r8, sl, asr #17
   12468:			; <UNDEFINED> instruction: 0xf8ca3301
   1246c:			; <UNDEFINED> instruction: 0xf8da3010
   12470:			; <UNDEFINED> instruction: 0xf1433014
   12474:			; <UNDEFINED> instruction: 0xf8ca0300
   12478:			; <UNDEFINED> instruction: 0xf8da3014
   1247c:	mrrcpl	0, 3, r3, r8, cr0
   12480:	movwcs	r4, #8962	; 0x2302
   12484:	rscvs	r6, fp, sl, rrx
   12488:			; <UNDEFINED> instruction: 0xf47f2a00
   1248c:			; <UNDEFINED> instruction: 0xe78baeb3
   12490:			; <UNDEFINED> instruction: 0xf7ff4650
   12494:			; <UNDEFINED> instruction: 0xf8dafc7f
   12498:	streq	r3, [r2], -r0, lsr #32
   1249c:	stmdblt	fp!, {r1, r3, r5, r6, sp, lr}
   124a0:	ldrdeq	pc, [ip], -sl	; <UNPREDICTABLE>
   124a4:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   124a8:			; <UNDEFINED> instruction: 0xd3a64281
   124ac:			; <UNDEFINED> instruction: 0xf7ff4650
   124b0:			; <UNDEFINED> instruction: 0xf8dafc71
   124b4:	stmdavs	fp!, {r5, ip}^
   124b8:	vst3.8	{d0-d2}, [r2], r2
   124bc:	tstmi	sl, #-268435449	; 0xf0000007
   124c0:	stmdblt	r9!, {r1, r3, r5, r6, sp, lr}
   124c4:	ldrdeq	pc, [ip], -sl	; <UNPREDICTABLE>
   124c8:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   124cc:			; <UNDEFINED> instruction: 0xd3ad4281
   124d0:			; <UNDEFINED> instruction: 0xf7ff4650
   124d4:			; <UNDEFINED> instruction: 0xf8dafc5f
   124d8:	stmdavs	fp!, {r5, ip}^
   124dc:	addslt	r0, r2, #536870912	; 0x20000000
   124e0:	rsbvs	r4, sl, sl, lsl r3
   124e4:			; <UNDEFINED> instruction: 0xf8dab929
   124e8:			; <UNDEFINED> instruction: 0xf8da002c
   124ec:	addmi	r1, r1, #40	; 0x28
   124f0:			; <UNDEFINED> instruction: 0x4650d3b5
   124f4:	mcrr2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
   124f8:	svclt	0x00181c42
   124fc:			; <UNDEFINED> instruction: 0xd1bf686a
   12500:			; <UNDEFINED> instruction: 0xf04f488b
   12504:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   12508:			; <UNDEFINED> instruction: 0xf87ef7fa
   1250c:	blmi	fe1cbf4c <ftello64@plt+0xfe1c944c>
   12510:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   12514:	stmiavs	fp!, {r0, r1, r3, r6, r8, r9, fp, ip, sp, pc}^
   12518:	movwcs	fp, #331	; 0x14b
   1251c:	movwcs	r6, #171	; 0xab
   12520:	ldrmi	r6, [r9], fp, ror #3
   12524:	strbmi	r6, [r8], -fp, lsr #2
   12528:	pop	{r0, r1, r3, r5, r6, r8, sp, lr}
   1252c:	stmdavs	fp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12530:	stmib	r5, {r0, r1, r3, r4, r6, r8, fp, ip, sp, pc}^
   12534:	ldrb	r3, [r2, r1, lsl #6]!
   12538:			; <UNDEFINED> instruction: 0x4622497e
   1253c:			; <UNDEFINED> instruction: 0xf04f4618
   12540:	ldrbtmi	r0, [r9], #-2304	; 0xfffff700
   12544:	mrc2	7, 6, pc, cr10, cr6, {7}
   12548:	stmdavs	fp!, {r0, r4, r6, r7, r8, sl, sp, lr, pc}^
   1254c:	strb	r6, [r6, fp, lsr #1]!
   12550:			; <UNDEFINED> instruction: 0xf04f4879
   12554:	ldrbtmi	r0, [r8], #-2304	; 0xfffff700
   12558:			; <UNDEFINED> instruction: 0xf856f7fa
   1255c:	vst1.32	{d30-d32}, [pc :128], r6
   12560:			; <UNDEFINED> instruction: 0xf7ef7000
   12564:			; <UNDEFINED> instruction: 0x6128ee54
   12568:			; <UNDEFINED> instruction: 0x4601e617
   1256c:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
   12570:			; <UNDEFINED> instruction: 0xf8e2f7fa
   12574:	ldmdami	r2!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   12578:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   1257c:			; <UNDEFINED> instruction: 0xf8dcf7fa
   12580:	stmiavs	r3, {r0, r1, r3, r4, r7, r9, sl, sp, lr, pc}^
   12584:	rsble	r2, lr, r0, lsl #22
   12588:			; <UNDEFINED> instruction: 0x2cbf6944
   1258c:			; <UNDEFINED> instruction: 0xf5b4d95f
   12590:	eorle	r5, fp, #3, 30
   12594:	strbeq	pc, [r0], r4, lsr #3	; <UNPREDICTABLE>
   12598:	beq	c63de0 <ftello64@plt+0xc612e0>
   1259c:			; <UNDEFINED> instruction: 0xf7ff31c0
   125a0:	stmdacs	r0, {r0, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   125a4:			; <UNDEFINED> instruction: 0xf7f0d059
   125a8:	stmdavs	r0, {r3, r5, r6, r7, fp, sp, lr, pc}
   125ac:	stmda	ip, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   125b0:	stmdami	r4!, {r0, r9, sl, lr}^
   125b4:			; <UNDEFINED> instruction: 0xf7fa4478
   125b8:			; <UNDEFINED> instruction: 0xf7f0f827
   125bc:	blx	80c8c4 <ftello64@plt+0x809dc4>
   125c0:	stmdbvs	r8!, {r7, r8, fp, ip, sp, lr, pc}
   125c4:	svc	0x0032f7ef
   125c8:	stmib	r5, {r8, r9, sp}^
   125cc:	strbt	r3, [sp], -r4, lsl #6
   125d0:			; <UNDEFINED> instruction: 0xf04f485d
   125d4:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   125d8:			; <UNDEFINED> instruction: 0xf816f7fa
   125dc:	vst1.8	{d30-d32}, [pc :128], r6
   125e0:			; <UNDEFINED> instruction: 0xf7ef7000
   125e4:	stmdbvs	fp!, {r2, r4, r9, sl, fp, sp, lr, pc}^
   125e8:	strb	r6, [r9], -r8, lsr #2
   125ec:			; <UNDEFINED> instruction: 0x461021ff
   125f0:	stc2	7, cr15, [r0, #-1020]	; 0xfffffc04
   125f4:	bicsle	r2, r6, r0, lsl #16
   125f8:	ldrbmi	r0, [r0], -r1, lsr #28
   125fc:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
   12600:	bicsle	r2, r0, r0, lsl #16
   12604:	smlabtmi	r7, r4, r3, pc	; <UNPREDICTABLE>
   12608:			; <UNDEFINED> instruction: 0xf7ff4650
   1260c:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   12610:	vmla.f<illegal width 8>	<illegal reg q14.5>, q10, d1[2]
   12614:	ldrbmi	r2, [r0], -r7, lsl #2
   12618:	stc2l	7, cr15, [ip], #1020	; 0x3fc
   1261c:	bicle	r2, r2, r0, lsl #16
   12620:	ldrbmi	fp, [r0], -r1, ror #5
   12624:	stc2l	7, cr15, [r6], #1020	; 0x3fc
   12628:	cfmadda32ne	mvax4, mvax4, mvfx3, mvfx1
   1262c:	movwcs	fp, #7960	; 0x1f18
   12630:	svceq	0x0000f1b9
   12634:	movwcs	fp, #3864	; 0xf18
   12638:	stmdbvs	r9!, {r0, r1, r3, r5, r8, ip, sp, pc}
   1263c:	ldrbmi	r4, [r0], -r2, lsr #12
   12640:	stc2	7, cr15, [r8, #-1020]	; 0xfffffc04
   12644:			; <UNDEFINED> instruction: 0xf1b94681
   12648:	adcsle	r0, sl, r0, lsl #30
   1264c:	strtmi	lr, [r1], -fp, lsr #15
   12650:			; <UNDEFINED> instruction: 0xf7ff4610
   12654:	strmi	pc, [r1], pc, asr #25
   12658:	rscslt	lr, r1, #60555264	; 0x39c0000
   1265c:			; <UNDEFINED> instruction: 0xf7ff4650
   12660:	strmi	pc, [r1], r9, asr #25
   12664:	bmi	e8c5f0 <ftello64@plt+0xe89af0>
   12668:	tstmi	r2, r0, asr #4	; <UNPREDICTABLE>
   1266c:	ldrbtmi	r4, [sl], #-2104	; 0xfffff7c8
   12670:	adcscc	r4, r8, #120, 8	; 0x78000000
   12674:			; <UNDEFINED> instruction: 0xf946f7fa
   12678:	vpadd.i8	d20, d0, d22
   1267c:	ldmdbmi	r6!, {r0, r2, r6, r7, r9, ip, sp}
   12680:	ldrbtmi	r4, [fp], #-2102	; 0xfffff7ca
   12684:			; <UNDEFINED> instruction: 0x33a84479
   12688:			; <UNDEFINED> instruction: 0xf7f04478
   1268c:	blmi	d4cf64 <ftello64@plt+0xd4a464>
   12690:	rsbsvc	pc, r1, #1325400064	; 0x4f000000
   12694:	ldmdami	r4!, {r0, r1, r4, r5, r8, fp, lr}
   12698:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1269c:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   126a0:	b	a50668 <ftello64@plt+0xa4db68>
   126a4:	vpmin.s8	d20, d0, d17
   126a8:	ldmdami	r1!, {r0, r2, r4, r5, r6, r8, ip, sp}
   126ac:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   126b0:			; <UNDEFINED> instruction: 0xf7fa32b8
   126b4:	bmi	c10b58 <ftello64@plt+0xc0e058>
   126b8:	biccc	pc, lr, r0, asr #4
   126bc:	ldrbtmi	r4, [sl], #-2094	; 0xfffff7d2
   126c0:	adcscc	r4, r8, #120, 8	; 0x78000000
   126c4:			; <UNDEFINED> instruction: 0xf91ef7fa
   126c8:	vqdmulh.s<illegal width 8>	d20, d0, d28
   126cc:	stmdbmi	ip!, {r1, r2, r3, r5, r7, r9, ip, sp}
   126d0:	ldrbtmi	r4, [fp], #-2092	; 0xfffff7d4
   126d4:			; <UNDEFINED> instruction: 0x33a84479
   126d8:			; <UNDEFINED> instruction: 0xf7f04478
   126dc:	blmi	accf14 <ftello64@plt+0xaca414>
   126e0:	adcscc	pc, r3, #64, 4
   126e4:	stmdami	sl!, {r0, r3, r5, r8, fp, lr}
   126e8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   126ec:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   126f0:	b	506b8 <ftello64@plt+0x4dbb8>
   126f4:			; <UNDEFINED> instruction: 0xf44f4b27
   126f8:	stmdbmi	r7!, {r0, r1, r2, r6, r9, ip, sp, lr}
   126fc:	ldrbtmi	r4, [fp], #-2087	; 0xfffff7d9
   12700:			; <UNDEFINED> instruction: 0x33a84479
   12704:			; <UNDEFINED> instruction: 0xf7f04478
   12708:	blmi	98cee8 <ftello64@plt+0x98a3e8>
   1270c:	addscc	pc, r6, #64, 4
   12710:	stmdami	r5!, {r2, r5, r8, fp, lr}
   12714:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   12718:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   1271c:	stmib	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12720:	andeq	r6, r1, r8, lsl #24
   12724:	andeq	r5, r0, lr, asr #18
   12728:	andeq	r0, r0, r4, lsr #6
   1272c:	andeq	r5, r0, r6, lsl #15
   12730:	andeq	r5, r0, r2, asr #12
   12734:	strdeq	r5, [r0], -r2
   12738:	andeq	r5, r0, lr, ror #13
   1273c:	andeq	r5, r0, lr, lsr #13
   12740:	andeq	r5, r0, sl, ror #13
   12744:	andeq	r5, r0, r8, asr #13
   12748:	andeq	r5, r0, sl, asr #10
   1274c:	andeq	r5, r0, sl, asr #17
   12750:			; <UNDEFINED> instruction: 0x00004bbc
   12754:			; <UNDEFINED> instruction: 0x000058b6
   12758:	andeq	r4, r0, r8, lsr #23
   1275c:	andeq	r5, r0, r4, ror r5
   12760:	andeq	r5, r0, r0, lsr #17
   12764:	muleq	r0, r2, fp
   12768:	andeq	r5, r0, r2, asr r5
   1276c:	andeq	r5, r0, ip, lsl #17
   12770:	andeq	r4, r0, lr, ror fp
   12774:	andeq	r5, r0, sl, ror r8
   12778:	andeq	r4, r0, ip, ror #22
   1277c:	andeq	r5, r0, r6, ror #16
   12780:	andeq	r4, r0, r8, asr fp
   12784:	strdeq	r5, [r0], -r0
   12788:	andeq	r5, r0, r0, asr r8
   1278c:	andeq	r4, r0, r2, asr #22
   12790:	andeq	r5, r0, r6, ror #9
   12794:	andeq	r5, r0, sl, lsr r8
   12798:	andeq	r4, r0, ip, lsr #22
   1279c:	andeq	r5, r0, r0, asr #7
   127a0:	andeq	r5, r0, r4, lsr #16
   127a4:	andeq	r4, r0, r6, lsl fp
   127a8:	andeq	r5, r0, sl, lsl #9
   127ac:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   127b0:	addlt	r2, r2, r1, lsl #22
   127b4:	strmi	sp, [r4], -ip, lsl #18
   127b8:	tstls	r1, r8, lsl #12
   127bc:	svc	0x00a4f7ef
   127c0:	strmi	r9, [r2], -r1, lsl #18
   127c4:	andlt	r4, r2, r0, lsr #12
   127c8:			; <UNDEFINED> instruction: 0x4010e8bd
   127cc:	mcrrlt	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
   127d0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   127d4:			; <UNDEFINED> instruction: 0xff8ef7f9
   127d8:	andeq	r5, r0, sl, asr #9
   127dc:			; <UNDEFINED> instruction: 0x4615b570
   127e0:	addlt	r4, ip, fp, lsl sl
   127e4:			; <UNDEFINED> instruction: 0x46044b1b
   127e8:			; <UNDEFINED> instruction: 0x460e447a
   127ec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   127f0:			; <UNDEFINED> instruction: 0xf04f930b
   127f4:	and	r0, r0, r0, lsl #6
   127f8:			; <UNDEFINED> instruction: 0x4620461c
   127fc:			; <UNDEFINED> instruction: 0xff70f7fd
   12800:			; <UNDEFINED> instruction: 0x6ce3b9b0
   12804:	mvnsle	r2, r0, lsl #22
   12808:	ldrtmi	r6, [r0], -r3, ror #21
   1280c:	addsmi	r6, sp, #33792	; 0x8400
   12810:	ldrmi	fp, [sp], -r8, lsr #30
   12814:			; <UNDEFINED> instruction: 0xf7ef462a
   12818:	bmi	40dfb0 <ftello64@plt+0x40b4b0>
   1281c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   12820:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12824:	subsmi	r9, sl, fp, lsl #22
   12828:			; <UNDEFINED> instruction: 0x4628d110
   1282c:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
   12830:	stmdbge	r3, {r1, r5, r6, r8, sl, fp, sp, lr}
   12834:	stcvs	6, cr4, [r5, #-128]!	; 0xffffff80
   12838:			; <UNDEFINED> instruction: 0xf7fe9201
   1283c:	bls	90f28 <ftello64@plt+0x8e428>
   12840:	strmi	r4, [r3], -r9, lsr #12
   12844:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   12848:			; <UNDEFINED> instruction: 0xff54f7f9
   1284c:	cdp	7, 2, cr15, cr4, cr15, {7}
   12850:	andeq	r6, r1, r8, ror #9
   12854:	strdeq	r0, [r0], -r4
   12858:			; <UNDEFINED> instruction: 0x000164b2
   1285c:	andeq	r5, r0, r6, lsl #9
   12860:	mvnsmi	lr, #737280	; 0xb4000
   12864:	blcs	6c898 <ftello64@plt+0x69d98>
   12868:	stmdavs	r3, {r0, r3, r4, r5, fp, ip, lr, pc}
   1286c:	blcs	a4274 <ftello64@plt+0xa1774>
   12870:	blvs	fe186d20 <ftello64@plt+0xfe184220>
   12874:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   12878:	vst2.<illegal width 64>	{d27,d29}, [pc :256], r5
   1287c:	strmi	r4, [r9], r0
   12880:	stcl	7, cr15, [r4], {239}	; 0xef
   12884:	strmi	r4, [r6], -pc, lsr #12
   12888:	adcmi	lr, r5, #9
   1288c:	ldrtmi	r4, [r1], -r2, lsl #12
   12890:	svclt	0x00384640
   12894:			; <UNDEFINED> instruction: 0xf7ff4625
   12898:	stmdblt	r8, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   1289c:	vst3.8	{d20-d22}, [pc :128], r7
   128a0:	ldrtmi	r4, [r1], -r0, lsl #4
   128a4:			; <UNDEFINED> instruction: 0xf7ff4648
   128a8:	mcrrne	10, 12, pc, r3, cr15	; <UNPREDICTABLE>
   128ac:	mvnle	r4, r4, lsl #12
   128b0:	ldrtmi	fp, [r0], -sp, lsr #18
   128b4:	ldc	7, cr15, [sl, #956]!	; 0x3bc
   128b8:	pop	{r3, r4, r5, r9, sl, lr}
   128bc:			; <UNDEFINED> instruction: 0x462983f8
   128c0:			; <UNDEFINED> instruction: 0xf7fa4630
   128c4:	ldrb	pc, [r4, r3, lsr #27]!	; <UNPREDICTABLE>
   128c8:			; <UNDEFINED> instruction: 0xf6404b0a
   128cc:	stmdbmi	sl, {r0, r1, r2, r3, r5, r7, r9}
   128d0:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
   128d4:	biccc	r4, r8, #2030043136	; 0x79000000
   128d8:			; <UNDEFINED> instruction: 0xf7f04478
   128dc:	blmi	24cd14 <ftello64@plt+0x24a214>
   128e0:	adceq	pc, lr, #64, 12	; 0x4000000
   128e4:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   128e8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   128ec:	ldrbtmi	r3, [r8], #-968	; 0xfffffc38
   128f0:	stmdb	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   128f4:	andeq	r5, r0, r6, ror #12
   128f8:	andeq	r4, r0, r8, asr r9
   128fc:	andeq	r5, r0, ip, ror r4
   12900:	andeq	r5, r0, r0, asr r6
   12904:	andeq	r4, r0, r2, asr #18
   12908:	andeq	r5, r0, r6, lsr #8
   1290c:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   12910:	stmdble	fp, {r0, r8, r9, fp, sp}
   12914:	strmi	r6, [r4], -r3, asr #25
   12918:	blvs	ff87ee0c <ftello64@plt+0xff87c30c>
   1291c:	strtmi	r2, [r0], -r0, lsl #4
   12920:			; <UNDEFINED> instruction: 0xf93af7ff
   12924:	blcs	2dcb8 <ftello64@plt+0x2b1b8>
   12928:	ldfltd	f5, [r0, #-988]	; 0xfffffc24
   1292c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   12930:	mcr2	7, 7, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
   12934:	andeq	r5, r0, r6, ror #8
   12938:	stmdavs	fp, {r3, r4, r5, r8, sl, ip, sp, pc}
   1293c:	blcs	6154c <ftello64@plt+0x5ea4c>
   12940:	stmdavs	r3, {r0, r1, r2, r3, fp, ip, lr, pc}
   12944:	blcc	a4160 <ftello64@plt+0xa1660>
   12948:	ldmdale	r5, {r0, r8, r9, fp, sp}
   1294c:	strmi	r4, [r8], -ip, lsl #12
   12950:			; <UNDEFINED> instruction: 0xffdcf7ff
   12954:	ldrdcs	lr, [fp, -r4]
   12958:	pop	{r3, r5, r9, sl, lr}
   1295c:			; <UNDEFINED> instruction: 0xf7ff4038
   12960:	blmi	30174c <ftello64@plt+0x2fec4c>
   12964:	andvs	pc, r8, #1325400064	; 0x4f000000
   12968:	stmdami	fp, {r1, r3, r8, fp, lr}
   1296c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   12970:	ldrbtmi	r3, [r8], #-980	; 0xfffffc2c
   12974:	ldm	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12978:			; <UNDEFINED> instruction: 0xf6404b08
   1297c:	stmdbmi	r8, {r0, r7, r9}
   12980:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   12984:	bicscc	r4, r4, #2030043136	; 0x79000000
   12988:			; <UNDEFINED> instruction: 0xf7f04478
   1298c:	svclt	0x0000e8b4
   12990:	andeq	r5, r0, ip, asr #11
   12994:			; <UNDEFINED> instruction: 0x000048be
   12998:	andeq	r5, r0, r2, asr r4
   1299c:			; <UNDEFINED> instruction: 0x000055b6
   129a0:	andeq	r4, r0, r8, lsr #17
   129a4:	andeq	r5, r0, ip, ror r4
   129a8:	b	14bfb70 <ftello64@plt+0x14bd070>
   129ac:	stmdbvs	r5, {r0, r1, sl}
   129b0:	svclt	0x00186981
   129b4:	stmibvs	r4, {r0, r9, sl, sp}^
   129b8:	strcs	fp, [r0], -r8, lsl #30
   129bc:	stmdbne	r9, {r1, r7, sp, lr}^
   129c0:	sbcvs	r6, r3, r2, asr #18
   129c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   129c8:	streq	lr, [r4], #-2882	; 0xfffff4be
   129cc:	andcs	r6, r0, #1610612736	; 0x60000000
   129d0:	orrvs	r6, r1, r4, asr #3
   129d4:	stmib	r0, {r4, r5, r6, sl, fp, ip, sp, pc}^
   129d8:	ldrbmi	r2, [r0, -r4, lsl #6]!
   129dc:	blmi	7e525c <ftello64@plt+0x7e275c>
   129e0:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   129e4:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
   129e8:	tstls	fp, #1769472	; 0x1b0000
   129ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   129f0:	movwcs	fp, #265	; 0x109
   129f4:	strmi	r6, [r3], -fp
   129f8:	stmdacs	r0, {r6, r7, sl, fp, sp, lr}
   129fc:	bmi	6471f0 <ftello64@plt+0x6446f0>
   12a00:	ldrbtmi	r6, [sl], #-3033	; 0xfffff427
   12a04:	svclt	0x001c4291
   12a08:	mrscs	r2, (UNDEF: 0)
   12a0c:	bmi	586a3c <ftello64@plt+0x583f3c>
   12a10:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   12a14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12a18:	subsmi	r9, sl, fp, lsl fp
   12a1c:	andslt	sp, sp, r9, lsl r1
   12a20:	blx	150b9e <ftello64@plt+0x14e09e>
   12a24:			; <UNDEFINED> instruction: 0x466a6c1b
   12a28:	ldmdavs	r9, {r0, r1, sp}
   12a2c:	stc	7, cr15, [sl, #956]	; 0x3bc
   12a30:	ldmib	sp, {r4, r8, fp, ip, sp, pc}^
   12a34:	strb	r0, [sl, ip, lsl #2]!
   12a38:	cdp	7, 9, cr15, cr14, cr15, {7}
   12a3c:			; <UNDEFINED> instruction: 0xf7ef6800
   12a40:	strmi	lr, [r1], -r4, lsl #28
   12a44:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   12a48:	ldc2l	7, cr15, [lr, #996]	; 0x3e4
   12a4c:	mrscs	r2, (UNDEF: 0)
   12a50:			; <UNDEFINED> instruction: 0xf7efe7dd
   12a54:	svclt	0x0000ed22
   12a58:	strdeq	r6, [r1], -r0
   12a5c:	strdeq	r0, [r0], -r4
   12a60:			; <UNDEFINED> instruction: 0xffffddab
   12a64:			; <UNDEFINED> instruction: 0x000162be
   12a68:	strdeq	r5, [r0], -sl
   12a6c:	stclvs	6, cr4, [r0], {3}
   12a70:	mvnsle	r2, r0, lsl #16
   12a74:	blvs	ff66528c <ftello64@plt+0xff66278c>
   12a78:	addsmi	r4, r1, #2046820352	; 0x7a000000
   12a7c:	ldcvs	15, cr11, [fp], {6}
   12a80:			; <UNDEFINED> instruction: 0xf04f6818
   12a84:			; <UNDEFINED> instruction: 0x477030ff
   12a88:			; <UNDEFINED> instruction: 0xffffdd35
   12a8c:	stmdbvs	r2, {r0, r1, r7, r8, fp, sp, lr}
   12a90:	ldrlt	r6, [r0], #-2369	; 0xfffff6bf
   12a94:	ldmne	r8, {r2, r6, r7, r8, fp, sp, lr}
   12a98:	tsteq	r1, r4, asr #22
   12a9c:	blmi	150c18 <ftello64@plt+0x14e118>
   12aa0:	svclt	0x00004770
   12aa4:	ldrblt	r6, [r0, #2049]!	; 0x801
   12aa8:			; <UNDEFINED> instruction: 0xf031461e
   12aac:	addlt	r0, r3, r2, lsl #6
   12ab0:	ldrmi	r4, [r7], -r4, lsl #12
   12ab4:	stclvs	0, cr13, [r2], #120	; 0x78
   12ab8:	andcs	r2, r0, r0, lsl #6
   12abc:			; <UNDEFINED> instruction: 0x61a72100
   12ac0:	adcvs	r6, r3, #-2147483591	; 0x80000039
   12ac4:			; <UNDEFINED> instruction: 0x63a36223
   12ac8:	smlabteq	r4, r4, r9, lr
   12acc:	smlabteq	r2, r4, r9, lr
   12ad0:	ldmdami	ip, {r1, r3, r5, r6, r8, ip, sp, pc}
   12ad4:			; <UNDEFINED> instruction: 0xf7f94478
   12ad8:	stclvs	14, cr15, [r3], #188	; 0xbc
   12adc:	blvs	ff87efd0 <ftello64@plt+0xff87c4d0>
   12ae0:	strtmi	r2, [r0], -r0, lsl #4
   12ae4:			; <UNDEFINED> instruction: 0xf858f7ff
   12ae8:	blcs	2de7c <ftello64@plt+0x2b37c>
   12aec:	strdcs	sp, [r0], -r7
   12af0:	ldcllt	0, cr11, [r0, #12]!
   12af4:	stclvs	6, cr4, [r4], #148	; 0x94
   12af8:	mvnsle	r2, r0, lsl #24
   12afc:	blvs	ffaa574c <ftello64@plt+0xffaa2c4c>
   12b00:	addsmi	r4, sl, #2063597568	; 0x7b000000
   12b04:	stfvsd	f5, [r9], #-104	; 0xffffff98
   12b08:			; <UNDEFINED> instruction: 0x4633463a
   12b0c:	strls	r6, [r0], #-2056	; 0xfffff7f8
   12b10:	ldc	7, cr15, [r6, #-956]!	; 0xfffffc44
   12b14:	svclt	0x000e3101
   12b18:	svccc	0x00fff1b0
   12b1c:	strtmi	r6, [ip], -ip, ror #5
   12b20:			; <UNDEFINED> instruction: 0xf7efd1c9
   12b24:	stmdavs	r0, {r1, r3, r5, r9, sl, fp, sp, lr, pc}
   12b28:	stc	7, cr15, [lr, #956]	; 0x3bc
   12b2c:	stmdami	r7, {r0, r9, sl, lr}
   12b30:			; <UNDEFINED> instruction: 0xf7f94478
   12b34:			; <UNDEFINED> instruction: 0xf04ffd69
   12b38:			; <UNDEFINED> instruction: 0xe7d930ff
   12b3c:	rscscc	pc, pc, pc, asr #32
   12b40:	svclt	0x0000e7d6
   12b44:	muleq	r0, r4, r3
   12b48:			; <UNDEFINED> instruction: 0xffffdcad
   12b4c:	andeq	r5, r0, r4, lsr #6
   12b50:	smlabblt	fp, r3, ip, r6
   12b54:			; <UNDEFINED> instruction: 0x47704618
   12b58:	bllt	feed0b58 <ftello64@plt+0xfeece058>
   12b5c:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   12b60:	stfvsp	f3, [r3], {32}
   12b64:			; <UNDEFINED> instruction: 0x4618b11b
   12b68:	mvnsle	r2, r0, lsl #16
   12b6c:	blvs	ff064934 <ftello64@plt+0xff061e34>
   12b70:	svclt	0x00064291
   12b74:	andscc	r6, r4, r0, lsl #24
   12b78:			; <UNDEFINED> instruction: 0x47704618
   12b7c:			; <UNDEFINED> instruction: 0xffffdc4f
   12b80:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
   12b84:	stfvsp	f3, [r3], {32}
   12b88:	ldrmi	fp, [r8], -fp, lsr #2
   12b8c:	mvnsle	r2, r0, lsl #16
   12b90:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   12b94:	blvs	ff0e495c <ftello64@plt+0xff0e1e5c>
   12b98:			; <UNDEFINED> instruction: 0xd1f94293
   12b9c:	andscc	r6, r4, r0, lsl #24
   12ba0:	svclt	0x00004770
   12ba4:			; <UNDEFINED> instruction: 0xffffdc2b
   12ba8:	andeq	r5, r0, lr, lsl #6
   12bac:			; <UNDEFINED> instruction: 0x4604b570
   12bb0:	stmdavs	r3, {r0, r3, r7, r8, fp, ip, sp, pc}
   12bb4:	blmi	5ff108 <ftello64@plt+0x5fc608>
   12bb8:	ldrbtmi	r6, [fp], #-3041	; 0xfffff41f
   12bbc:			; <UNDEFINED> instruction: 0xd11e4299
   12bc0:	andcs	r4, r0, #32, 12	; 0x2000000
   12bc4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   12bc8:	svclt	0x00e6f7fe
   12bcc:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   12bd0:	ldc2	7, cr15, [r2, #996]!	; 0x3e4
   12bd4:	strmi	lr, [sp], -pc, ror #15
   12bd8:			; <UNDEFINED> instruction: 0x21202001
   12bdc:	svc	0x001cf7ef
   12be0:	tstcs	r1, r6, lsr #16
   12be4:	strmi	r2, [r2], -r0, lsl #6
   12be8:	sbcsvs	r4, r1, r0, lsr #12
   12bec:	orrsvs	r4, r5, fp, lsl #18
   12bf0:	ldrbtmi	r6, [r9], #-22	; 0xffffffea
   12bf4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   12bf8:			; <UNDEFINED> instruction: 0xf7fe6053
   12bfc:	blmi	242858 <ftello64@plt+0x23fd58>
   12c00:	andsvs	pc, lr, #1325400064	; 0x4f000000
   12c04:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   12c08:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   12c0c:	ldrbtmi	r3, [r8], #-1000	; 0xfffffc18
   12c10:	mcr2	7, 4, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
   12c14:			; <UNDEFINED> instruction: 0xfffff4f7
   12c18:	ldrdeq	r5, [r0], -r6
   12c1c:			; <UNDEFINED> instruction: 0xfffff4bf
   12c20:	andeq	r5, r0, r0, lsr r3
   12c24:	andeq	r4, r0, r2, lsr #12
   12c28:	ldrdeq	r5, [r0], -sl
   12c2c:	svcmi	0x00f0e92d
   12c30:			; <UNDEFINED> instruction: 0xf8d1b083
   12c34:	ldrmi	fp, [r1], r0
   12c38:	ldrdge	pc, [r0], -r2
   12c3c:	movwls	r4, #5658	; 0x161a
   12c40:			; <UNDEFINED> instruction: 0xf38bfabb
   12c44:			; <UNDEFINED> instruction: 0x46046817
   12c48:	tstls	r0, fp, asr r9
   12c4c:	svceq	0x0001f1ba
   12c50:	sadd8mi	fp, sl, r4
   12c54:	andeq	pc, r1, #67	; 0x43
   12c58:	svccs	0x0001b992
   12c5c:	adchi	pc, r0, r0, asr #4
   12c60:	svcvc	0x0080f5b7
   12c64:			; <UNDEFINED> instruction: 0x465846ba
   12c68:			; <UNDEFINED> instruction: 0xf44fbf28
   12c6c:	ldrbmi	r7, [r1], -r0, lsl #21
   12c70:	stcl	7, cr15, [sl], {239}	; 0xef
   12c74:	strmi	r9, [r3], r0, lsl #22
   12c78:			; <UNDEFINED> instruction: 0xf8c96018
   12c7c:	and	sl, r6, r0
   12c80:	svceq	0x0001f1ba
   12c84:			; <UNDEFINED> instruction: 0xf043bf98
   12c88:	blcs	13894 <ftello64@plt+0x10d94>
   12c8c:	bvs	907434 <ftello64@plt+0x904934>
   12c90:	ldrbmi	r2, [r8], r0, lsl #10
   12c94:	ldmib	r4, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, pc}^
   12c98:	addsmi	r1, r9, #671088640	; 0x28000000
   12c9c:	stmdbvs	r3!, {r0, r3, r4, r9, ip, lr, pc}
   12ca0:	stmdbvs	r6!, {r3, r6, sl, fp, ip}^
   12ca4:	movwcc	r3, #5377	; 0x1501
   12ca8:	blvs	8eb13c <ftello64@plt+0x8e863c>
   12cac:	streq	pc, [r0], -r6, asr #2
   12cb0:	cmnvs	r6, r0, lsr #5
   12cb4:	mrrcpl	6, 4, r4, fp, cr6
   12cb8:	stmdacs	sl, {r3, r4, r9, sl, lr}
   12cbc:	blcc	90cdc <ftello64@plt+0x8e1dc>
   12cc0:			; <UNDEFINED> instruction: 0xf10ad014
   12cc4:	adcmi	r3, fp, #-67108861	; 0xfc000003
   12cc8:	ssatmi	sp, #17, r6
   12ccc:	blcs	2d560 <ftello64@plt+0x2aa60>
   12cd0:	strtmi	sp, [r0], -r1, ror #1
   12cd4:			; <UNDEFINED> instruction: 0xf85ef7ff
   12cd8:	suble	r1, r0, r3, asr #24
   12cdc:	strbmi	r2, [r6], -sl, lsl #16
   12ce0:			; <UNDEFINED> instruction: 0xf105b2c3
   12ce4:			; <UNDEFINED> instruction: 0xf8060501
   12ce8:	mvnle	r3, r1, lsl #22
   12cec:	strtmi	r2, [r8], -r0, lsl #6
   12cf0:	andlt	r7, r3, r3, lsr r0
   12cf4:	svchi	0x00f0e8bd
   12cf8:			; <UNDEFINED> instruction: 0xd01d45ba
   12cfc:	svcvs	0x0080f5ba
   12d00:	svclt	0x00344658
   12d04:	orrvc	pc, r0, pc, asr #8
   12d08:	orrvs	pc, r0, pc, asr #8
   12d0c:	ldrmi	r4, [sl, #1162]!	; 0x48a
   12d10:	ldrtmi	fp, [sl], r8, lsr #30
   12d14:			; <UNDEFINED> instruction: 0xf7ef4651
   12d18:	blls	4df00 <ftello64@plt+0x4b400>
   12d1c:	andsvs	r1, r8, r6, asr #18
   12d20:			; <UNDEFINED> instruction: 0xf8c94683
   12d24:	ldrtmi	sl, [r0], r0
   12d28:			; <UNDEFINED> instruction: 0x4620e7d0
   12d2c:			; <UNDEFINED> instruction: 0xf832f7ff
   12d30:	andsle	r1, fp, r2, asr #24
   12d34:	andsle	r2, r9, sl, lsl #16
   12d38:	blcs	2d5cc <ftello64@plt+0x2aacc>
   12d3c:	ldmib	r4, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   12d40:	addsmi	r0, r8, #671088640	; 0x28000000
   12d44:	stmdbvs	r3!, {r0, r4, r5, r6, r7, r9, ip, lr, pc}
   12d48:	blvs	859e6c <ftello64@plt+0x85736c>
   12d4c:			; <UNDEFINED> instruction: 0x61233301
   12d50:	adcvs	r6, r7, #1622016	; 0x18c000
   12d54:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   12d58:	stfpls	f6, [r8], {99}	; 0x63
   12d5c:	strbmi	lr, [r6], -sl, ror #15
   12d60:	strtmi	r2, [r8], -r0, lsl #6
   12d64:	andlt	r7, r3, r3, lsr r0
   12d68:	svchi	0x00f0e8bd
   12d6c:	andle	r4, fp, #750780416	; 0x2cc00000
   12d70:	tstcs	sl, r1, lsl #20
   12d74:			; <UNDEFINED> instruction: 0xf8882300
   12d78:	strtmi	r1, [r8], -r0
   12d7c:	movwcs	r6, #19
   12d80:	andlt	r7, r3, r3, lsr r0
   12d84:	svchi	0x00f0e8bd
   12d88:			; <UNDEFINED> instruction: 0xf6404b0b
   12d8c:	stmdbmi	fp, {r0, r5, r9, sp}
   12d90:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   12d94:			; <UNDEFINED> instruction: 0xf5034479
   12d98:	ldrbtmi	r7, [r8], #-902	; 0xfffffc7a
   12d9c:	cdp	7, 10, cr15, cr10, cr15, {7}
   12da0:			; <UNDEFINED> instruction: 0xf44f4b08
   12da4:	stmdbmi	r8, {r5, r9, sp, lr}
   12da8:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   12dac:			; <UNDEFINED> instruction: 0xf5034479
   12db0:	ldrbtmi	r7, [r8], #-902	; 0xfffffc7a
   12db4:	cdp	7, 9, cr15, cr14, cr15, {7}
   12db8:	andeq	r5, r0, r6, lsr #3
   12dbc:	muleq	r0, r8, r4
   12dc0:	muleq	r0, r2, r1
   12dc4:	andeq	r5, r0, lr, lsl #3
   12dc8:	andeq	r4, r0, r0, lsl #9
   12dcc:	andeq	r5, r0, r2, asr r1
   12dd0:			; <UNDEFINED> instruction: 0x4604b538
   12dd4:			; <UNDEFINED> instruction: 0x460dbb9a
   12dd8:	bvs	8ff4e4 <ftello64@plt+0x8fc9e4>
   12ddc:	bllt	fe4e4664 <ftello64@plt+0xfe4e1b64>
   12de0:	andne	lr, sl, #212, 18	; 0x350000
   12de4:	bl	fe8a3830 <ftello64@plt+0xfe8a0d30>
   12de8:	eorle	r0, ip, #67108864	; 0x4000000
   12dec:	svclt	0x002842ab
   12df0:	ldrmi	r4, [r8], -fp, lsr #12
   12df4:	movwcs	lr, #18900	; 0x49d4
   12df8:	strmi	r1, [r1], #-2605	; 0xfffff5d3
   12dfc:	adcvs	r1, r1, #1179648	; 0x120000
   12e00:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   12e04:	movwcs	lr, #18884	; 0x49c4
   12e08:	mvnle	r2, r0, lsl #26
   12e0c:	bvs	ff8c22f4 <ftello64@plt+0xff8bf7f4>
   12e10:	addsmi	r6, r3, #667648	; 0xa3000
   12e14:	movweq	lr, #15266	; 0x3ba2
   12e18:	ldmib	r4, {r2, r3, r9, ip, lr, pc}^
   12e1c:	adcvs	r0, r2, #4, 2
   12e20:	bvs	fe8d9128 <ftello64@plt+0xfe8d6628>
   12e24:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   12e28:	smlabteq	r4, r4, r9, lr
   12e2c:	bl	fe8a3880 <ftello64@plt+0xfe8a0d80>
   12e30:	mvnsle	r0, #201326592	; 0xc000000
   12e34:			; <UNDEFINED> instruction: 0xf7fe4620
   12e38:	andcc	pc, r1, sp, lsr #31
   12e3c:	bvs	9071dc <ftello64@plt+0x9046dc>
   12e40:	mvnsle	r2, r0, lsl #22
   12e44:			; <UNDEFINED> instruction: 0xf7fee7e3
   12e48:	stccc	15, cr15, [r1, #-660]	; 0xfffffd6c
   12e4c:	sbcsle	r3, sp, r1
   12e50:	bicle	r2, r2, r0, lsl #26
   12e54:	svclt	0x0000e7da
   12e58:	andcs	r4, r1, #2048	; 0x800
   12e5c:	andsvs	r4, sl, fp, ror r4
   12e60:	svclt	0x00004770
   12e64:	ldrdeq	r6, [r1], -r4
   12e68:			; <UNDEFINED> instruction: 0x460db570
   12e6c:	sbclt	r4, r8, r4, lsl r9
   12e70:			; <UNDEFINED> instruction: 0x46044b14
   12e74:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   12e78:	movtls	r6, #30747	; 0x781b
   12e7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12e80:	mcrge	1, 0, fp, cr1, cr10, {1}
   12e84:	ldrtmi	r2, [r2], -r0, lsl #2
   12e88:	bl	18d0e4c <ftello64@plt+0x18ce34c>
   12e8c:	blcs	6cf60 <ftello64@plt+0x6a460>
   12e90:	stmdage	r5!, {r0, r3, ip, lr, pc}
   12e94:			; <UNDEFINED> instruction: 0xf7ef9524
   12e98:	andcs	lr, r0, #2432	; 0x980
   12e9c:	strtmi	sl, [r0], -r4, lsr #18
   12ea0:			; <UNDEFINED> instruction: 0xf7ef9245
   12ea4:	bmi	24dc04 <ftello64@plt+0x24b104>
   12ea8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   12eac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12eb0:	subsmi	r9, sl, r7, asr #22
   12eb4:	sublt	sp, r8, r1, lsl #2
   12eb8:			; <UNDEFINED> instruction: 0xf7efbd70
   12ebc:	svclt	0x0000eaee
   12ec0:	andeq	r5, r1, ip, asr lr
   12ec4:	strdeq	r0, [r0], -r4
   12ec8:	andeq	r5, r1, r6, lsr #28
   12ecc:	push	{r1, r2, r3, r6, r8, r9, fp, lr}
   12ed0:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   12ed4:	addlt	r4, r3, sp, asr #28
   12ed8:			; <UNDEFINED> instruction: 0x4605685b
   12edc:	blcs	240dc <ftello64@plt+0x215dc>
   12ee0:	addhi	pc, r7, r0, asr #32
   12ee4:	tstcs	r1, sl, asr #22
   12ee8:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   12eec:	qaddlt	r6, r9, r2
   12ef0:	stmdbmi	r8, {r4, r7, r8, r9, sl, lr}^
   12ef4:	andcs	r2, r2, r1, lsl #4
   12ef8:			; <UNDEFINED> instruction: 0xf7ef4479
   12efc:	andcs	lr, r0, sl, lsl #25
   12f00:	blx	fe2d0eec <ftello64@plt+0xfe2ce3ec>
   12f04:	teqlt	r0, r4, lsl #12
   12f08:	bl	fffd0ecc <ftello64@plt+0xfffce3cc>
   12f0c:	strmi	r4, [r2], -r1, lsr #12
   12f10:			; <UNDEFINED> instruction: 0xf7ef2002
   12f14:	stmdbmi	r0, {r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}^
   12f18:	andcs	r2, r2, r9, lsl #4
   12f1c:			; <UNDEFINED> instruction: 0xf7ef4479
   12f20:	stclcs	12, cr14, [r0, #-480]	; 0xfffffe20
   12f24:	blmi	f8905c <ftello64@plt+0xf8655c>
   12f28:			; <UNDEFINED> instruction: 0xf85358f3
   12f2c:	stmdbcs	r0, {r0, r2, r5, ip}
   12f30:	blmi	f074c0 <ftello64@plt+0xf049c0>
   12f34:	ldrvc	pc, [r0], #-578	; 0xfffffdbe
   12f38:	ldrdge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   12f3c:	adcsmi	r4, r4, #48234496	; 0x2e00000
   12f40:	vqshl.s8	q10, <illegal reg q13.5>, q3
   12f44:	strmi	r6, [pc], -r7, ror #18
   12f48:	ldrbtmi	r9, [sl], #769	; 0x301
   12f4c:	stmdbvs	r6!, {r1, r2, r6, r7, r9, ip, sp, lr, pc}^
   12f50:	movweq	pc, #4103	; 0x1007	; <UNPREDICTABLE>
   12f54:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   12f58:	stccs	13, cr13, [r1], {34}	; 0x22
   12f5c:			; <UNDEFINED> instruction: 0xf043bf08
   12f60:	strtmi	r0, [r1], -r1, lsl #6
   12f64:	blcs	2482c <ftello64@plt+0x21d2c>
   12f68:			; <UNDEFINED> instruction: 0xf001d041
   12f6c:	andcs	pc, r1, #23808	; 0x5d00
   12f70:			; <UNDEFINED> instruction: 0x46034651
   12f74:	ldmdblt	r3!, {r1, sp}
   12f78:	mcrr	7, 14, pc, sl, cr15	; <UNPREDICTABLE>
   12f7c:			; <UNDEFINED> instruction: 0x46214630
   12f80:	ldc2	0, cr15, [ip, #4]
   12f84:	blx	fe2647c6 <ftello64@plt+0xfe261cc6>
   12f88:			; <UNDEFINED> instruction: 0xf1b82304
   12f8c:	b	13d4f98 <ftello64@plt+0x13d2498>
   12f90:	bl	ff130328 <ftello64@plt+0xff12d828>
   12f94:	andsle	r0, r9, r3, lsr #9
   12f98:			; <UNDEFINED> instruction: 0xf00742b4
   12f9c:	ldclle	3, cr0, [ip], {1}
   12fa0:	ldrtmi	r4, [r0], -r1, lsr #12
   12fa4:	mcrr2	0, 0, pc, r0, cr1	; <UNPREDICTABLE>
   12fa8:	andcs	r9, r1, #1024	; 0x400
   12fac:	pkhbtmi	r1, r3, r9, lsl #16
   12fb0:			; <UNDEFINED> instruction: 0xf7ef2002
   12fb4:			; <UNDEFINED> instruction: 0xf1bbec2e
   12fb8:	svclt	0x00180f00
   12fbc:	ldrb	r2, [sp, r1, lsl #14]
   12fc0:	andcs	r4, r1, #409600	; 0x64000
   12fc4:	andcs	r4, r2, r9, ror r4
   12fc8:	stc	7, cr15, [r2], #-956	; 0xfffffc44
   12fcc:	andscs	r4, r4, #376832	; 0x5c000
   12fd0:	ldrbtmi	r2, [r9], #-2
   12fd4:	ldc	7, cr15, [ip], {239}	; 0xef
   12fd8:	strtmi	r2, [r8], -r0, lsl #4
   12fdc:			; <UNDEFINED> instruction: 0xf7ff4611
   12fe0:	strtmi	pc, [r8], -r3, asr #30
   12fe4:	pop	{r0, r1, ip, sp, pc}
   12fe8:			; <UNDEFINED> instruction: 0xf7ef4ff0
   12fec:			; <UNDEFINED> instruction: 0x461fb91b
   12ff0:			; <UNDEFINED> instruction: 0xf7efe7c9
   12ff4:			; <UNDEFINED> instruction: 0xe775e91a
   12ff8:	tstls	r1, r8, lsl #12
   12ffc:	bl	fe150fc0 <ftello64@plt+0xfe14e4c0>
   13000:	strmi	r9, [r2], -r1, lsl #18
   13004:	svclt	0x0000e7df
   13008:	andeq	r6, r1, lr, asr r4
   1300c:	strdeq	r5, [r1], -r4
   13010:	andeq	r6, r1, r8, asr #8
   13014:	andeq	r4, r0, r0, asr #15
   13018:	andeq	r5, r0, r8, lsr r1
   1301c:	andeq	r0, r0, r0, lsl #6
   13020:	andeq	r5, r0, r0, lsr #2
   13024:	andeq	r5, r0, r6, lsl r1
   13028:			; <UNDEFINED> instruction: 0x000045bc
   1302c:	muleq	r0, sl, r0
   13030:	addlt	fp, r2, r0, ror r5
   13034:	blmi	701ddc <ftello64@plt+0x6ff2dc>
   13038:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx4
   1303c:	ldrbtmi	r4, [fp], #-1549	; 0xfffff9f3
   13040:	ldrbtmi	r2, [lr], #-513	; 0xfffffdff
   13044:	ldrmi	r2, [r9], -r2
   13048:	adcsvs	r9, r5, r1, lsl #6
   1304c:			; <UNDEFINED> instruction: 0xff0cf7ff
   13050:	stmdbls	r1, {r0, r9, sp}
   13054:			; <UNDEFINED> instruction: 0xf7ff4610
   13058:	stmdbls	r1, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
   1305c:	andcs	r2, pc, r1, lsl #4
   13060:			; <UNDEFINED> instruction: 0xff02f7ff
   13064:	andcs	r9, r1, #16384	; 0x4000
   13068:			; <UNDEFINED> instruction: 0xf7ff2003
   1306c:	stmdbls	r1, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   13070:	andcs	r2, fp, r1, lsl #4
   13074:	mrc2	7, 7, pc, cr8, cr15, {7}
   13078:	strtmi	r4, [r2], -ip, lsl #18
   1307c:	ldrbtmi	r2, [r9], #-10
   13080:	mrc2	7, 7, pc, cr2, cr15, {7}
   13084:	tstcs	r1, r2, lsr #12
   13088:	andlt	r2, r2, sp
   1308c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   13090:	blmi	20cc40 <ftello64@plt+0x20a140>
   13094:	stmdbmi	r7, {r0, r3, r5, r7, r9, sp}
   13098:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
   1309c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   130a0:	stc	7, cr15, [r8, #-956]!	; 0xfffffc44
   130a4:			; <UNDEFINED> instruction: 0xfffffe8b
   130a8:	andeq	r6, r1, lr, ror #5
   130ac:			; <UNDEFINED> instruction: 0xfffffdd7
   130b0:	andeq	r5, r0, r6, asr #32
   130b4:	andeq	r4, r0, r8, ror #31
   130b8:	strdeq	r4, [r0], -lr
   130bc:	adclt	fp, r5, r0, lsr r5
   130c0:	bmi	566118 <ftello64@plt+0x563618>
   130c4:	ldrbtmi	r4, [ip], #-2837	; 0xfffff4eb
   130c8:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}^
   130cc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   130d0:			; <UNDEFINED> instruction: 0xf04f9323
   130d4:	ldmiblt	r5!, {r8, r9}
   130d8:	tstls	r1, r3, lsl #18
   130dc:			; <UNDEFINED> instruction: 0xf7ef4608
   130e0:			; <UNDEFINED> instruction: 0xf104eb3a
   130e4:	stmdbls	r1, {r4, r9}
   130e8:			; <UNDEFINED> instruction: 0xf7ef4628
   130ec:	bmi	34d5cc <ftello64@plt+0x34aacc>
   130f0:	rscvs	r2, r3, r1, lsl #6
   130f4:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   130f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   130fc:	subsmi	r9, sl, r3, lsr #22
   13100:	eorlt	sp, r5, r5, lsl #2
   13104:	stmdami	r7, {r4, r5, r8, sl, fp, ip, sp, pc}
   13108:			; <UNDEFINED> instruction: 0xf7f94478
   1310c:			; <UNDEFINED> instruction: 0xf7effaf3
   13110:	svclt	0x0000e9c4
   13114:	andeq	r6, r1, sl, ror #4
   13118:	andeq	r5, r1, r8, lsl #24
   1311c:	strdeq	r0, [r0], -r4
   13120:	ldrdeq	r5, [r1], -sl
   13124:	muleq	r0, ip, pc	; <UNPREDICTABLE>
   13128:	cfstr32mi	mvfx11, [r8], {16}
   1312c:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   13130:			; <UNDEFINED> instruction: 0xf104b143
   13134:	andcs	r0, r0, #16, 2
   13138:			; <UNDEFINED> instruction: 0xf7ef2002
   1313c:	movwcs	lr, #2318	; 0x90e
   13140:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
   13144:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   13148:	blx	ff551134 <ftello64@plt+0xff54e634>
   1314c:	andeq	r6, r1, r4, lsl #4
   13150:	andeq	r4, r0, lr, ror pc
   13154:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   13158:	ldrlt	r4, [r0, #-1539]	; 0xfffff9fd
   1315c:	cfldrsmi	mvf4, [r6], {252}	; 0xfc
   13160:	bmi	5bf370 <ftello64@plt+0x5bc870>
   13164:	strbtmi	r2, [r8], -r0, lsl #2
   13168:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   1316c:	stmdavs	r4!, {r1, r3, r4, r5, r6, sl, lr}
   13170:			; <UNDEFINED> instruction: 0xf04f9401
   13174:			; <UNDEFINED> instruction: 0xf7ef0400
   13178:	strcs	lr, [r0], #-2956	; 0xfffff474
   1317c:	bmi	43f6c4 <ftello64@plt+0x43cbc4>
   13180:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   13184:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13188:	subsmi	r9, sl, r1, lsl #22
   1318c:	strtmi	sp, [r0], -pc, lsl #2
   13190:	ldclt	0, cr11, [r0, #-8]
   13194:	strmi	r4, [r1], -r2, lsl #12
   13198:			; <UNDEFINED> instruction: 0xf7ef9800
   1319c:			; <UNDEFINED> instruction: 0x4604e996
   131a0:	stmdals	r0, {sl, fp, ip, sp}
   131a4:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   131a8:	stmdb	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   131ac:			; <UNDEFINED> instruction: 0xf7efe7e7
   131b0:	svclt	0x0000e974
   131b4:	andeq	r5, r1, r4, ror fp
   131b8:	strdeq	r0, [r0], -r4
   131bc:	andeq	r4, r0, r8, lsl #31
   131c0:	andeq	r5, r1, lr, asr #22
   131c4:	svcmi	0x00f0e92d
   131c8:	strmi	fp, [fp], -r5, lsl #1
   131cc:	tstls	r1, fp, ror #20
   131d0:	stmdbmi	fp!, {sl, sp}^
   131d4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   131d8:	andls	r6, r3, #1179648	; 0x120000
   131dc:	andeq	pc, r0, #79	; 0x4f
   131e0:	stmdacs	r0, {r2, r3, r4, sp, lr}
   131e4:	adcshi	pc, r3, r0
   131e8:	strmi	r7, [r6], -r3, lsl #16
   131ec:			; <UNDEFINED> instruction: 0xf0002b00
   131f0:			; <UNDEFINED> instruction: 0xf7ef80ae
   131f4:	andcc	lr, r3, sl, lsl #21
   131f8:	stmda	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   131fc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   13200:	adcshi	pc, r6, r0
   13204:	ldmibpl	r7!, {r1, r2, r6, r9, sl, ip, sp, lr, pc}
   13208:	beq	24f644 <ftello64@plt+0x24cb44>
   1320c:	ldmibvs	fp, {r0, r1, r3, r6, r7, r9, ip, sp, lr, pc}^
   13210:	strcs	r4, [r1, #-1696]	; 0xfffff960
   13214:	stccs	0, cr14, [r2], {16}
   13218:			; <UNDEFINED> instruction: 0xf1b8d141
   1321c:	rsble	r0, r6, r2, lsl #30
   13220:	vadd.i8	d2, d0, d23
   13224:	bl	233440 <ftello64@plt+0x230940>
   13228:	bl	14050 <ftello64@plt+0x11550>
   1322c:	ldrbpl	r0, [r8, #-195]!	; 0xffffff3d
   13230:	strcc	r7, [r1, #-2059]	; 0xfffff7f5
   13234:	tstle	r9, lr, lsr #22
   13238:	ldrbmi	r2, [r1], -sl, lsl #4
   1323c:	strcc	r4, [r1], #-1584	; 0xfffff9d0
   13240:	b	1751204 <ftello64@plt+0x174e704>
   13244:	blcc	c31318 <ftello64@plt+0xc2e818>
   13248:	ldmdale	r1!, {r0, r3, r8, r9, fp, sp}^
   1324c:	stmdavc	fp, {r1, r8, fp, ip, pc}
   13250:	svclt	0x00182b2e
   13254:	cmnle	fp, r0, lsl #22
   13258:	svclt	0x00082b2e
   1325c:	stccs	12, cr1, [r1], {78}	; 0x4e
   13260:	stmdacs	r2, {r0, r3, r4, r6, r7, r8, ip, lr, pc}
   13264:	blcs	bc93fc <ftello64@plt+0xbc68fc>
   13268:	rscle	r4, r5, r0, lsl #13
   1326c:	streq	pc, [r1], #-420	; 0xfffffe5c
   13270:	blx	fed1ad18 <ftello64@plt+0xfed18218>
   13274:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
   13278:	svclt	0x008828fc
   1327c:	streq	pc, [r1], #-68	; 0xffffffbc
   13280:	cmple	r5, r0, lsl #24
   13284:	rsceq	r1, sl, fp, ror #28
   13288:			; <UNDEFINED> instruction: 0x4639703b
   1328c:			; <UNDEFINED> instruction: 0xf7ef4620
   13290:	blls	8e260 <ftello64@plt+0x8b760>
   13294:	stmdacs	r0, {r3, r4, sp, lr}
   13298:	strtmi	sp, [r0], -r7, rrx
   1329c:			; <UNDEFINED> instruction: 0xf1b0e04c
   132a0:	andle	r5, fp, #128, 30	; 0x200
   132a4:	svcne	0x0000f5b0
   132a8:			; <UNDEFINED> instruction: 0xf5b0d236
   132ac:	subsle	r4, r0, #128, 30	; 0x200
   132b0:	svclt	0x0088287f
   132b4:	cdpeq	0, 0, cr15, cr7, cr15, {2}
   132b8:	ands	sp, r4, r2, lsl #16
   132bc:	cdpeq	0, 1, cr15, cr12, cr15, {2}
   132c0:			; <UNDEFINED> instruction: 0x0c05eb07
   132c4:	blx	824c98 <ftello64@plt+0x822198>
   132c8:			; <UNDEFINED> instruction: 0xf062f203
   132cc:			; <UNDEFINED> instruction: 0xf80c0b7f
   132d0:	addsmi	fp, sl, r1, lsl #22
   132d4:	bl	fe821ef8 <ftello64@plt+0xfe81f3f8>
   132d8:	mvnsle	r0, r2
   132dc:	mvfeqdp	f7, #0.5
   132e0:	blx	2606ee <ftello64@plt+0x25dbee>
   132e4:	ldrbpl	r5, [r8, #-1294]!	; 0xfffffaf2
   132e8:	stmdavc	fp, {r0, r8, sl, ip, sp}
   132ec:	subscc	lr, r0, r2, lsr #15
   132f0:	svcpl	0x0080f1b0
   132f4:			; <UNDEFINED> instruction: 0xf04fd313
   132f8:	bl	1d6b70 <ftello64@plt+0x1d4070>
   132fc:	ldrbtmi	r0, [r3], -r5, lsl #24
   13300:	vpmax.s8	d15, d3, d16
   13304:	bleq	200f494 <ftello64@plt+0x200c994>
   13308:	bllt	91340 <ftello64@plt+0x8e840>
   1330c:	blcc	1e357c <ftello64@plt+0x1e0a7c>
   13310:	andeq	lr, r2, r0, lsr #23
   13314:			; <UNDEFINED> instruction: 0xe7e1d1f4
   13318:	cdpeq	0, 1, cr15, cr5, cr15, {2}
   1331c:			; <UNDEFINED> instruction: 0xf5b0e7d0
   13320:	andsle	r1, r9, #0, 30
   13324:	svcmi	0x0080f5b0
   13328:			; <UNDEFINED> instruction: 0xf04fd319
   1332c:	strb	r0, [r4, lr, lsl #28]!
   13330:			; <UNDEFINED> instruction: 0xf7ef4638
   13334:	adccs	lr, r0, ip, ror r8
   13338:	blmi	425b88 <ftello64@plt+0x423088>
   1333c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13340:	blls	ed3b0 <ftello64@plt+0xea8b0>
   13344:	tstle	r7, sl, asr r0
   13348:	pop	{r0, r2, ip, sp, pc}
   1334c:	ldrshtcs	r8, [r7], -r0
   13350:			; <UNDEFINED> instruction: 0xf04fe7f2
   13354:	ldr	r0, [r3, lr, lsl #28]!
   13358:	cdpeq	0, 1, cr15, cr5, cr15, {2}
   1335c:	ldmdacs	pc!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   13360:			; <UNDEFINED> instruction: 0xf04fbf88
   13364:	stmiale	r8, {r0, r1, r2, r9, sl, fp}^
   13368:			; <UNDEFINED> instruction: 0x4638e7bd
   1336c:	ldmda	lr, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13370:	stmib	r4!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13374:	ldrb	fp, [pc, r0, lsl #5]
   13378:	stm	lr, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1337c:	strdeq	r0, [r0], -r4
   13380:	strdeq	r5, [r1], -ip
   13384:	muleq	r1, r4, r9
   13388:	svcmi	0x00f0e92d
   1338c:	stmdbcs	r0, {r0, r1, r7, ip, sp, pc}
   13390:	stmdavc	r4, {r3, r4, r5, ip, lr, pc}
   13394:	strmi	r1, [r7], -sp, asr #28
   13398:	teqle	r3, ip, lsr #5
   1339c:	andcc	r0, r3, r0, lsr #1
   133a0:	svc	0x0056f7ee
   133a4:	orrslt	r4, r0, #128, 12	; 0x8000000
   133a8:	rsbsle	r2, sl, r0, lsl #24
   133ac:			; <UNDEFINED> instruction: 0xf107787a
   133b0:	bcs	9d5bbc <ftello64@plt+0x9d30bc>
   133b4:	bcs	14099a4 <ftello64@plt+0x1406ea4>
   133b8:	ldreq	sp, [r4], -sp, lsr #18
   133bc:	cmneq	pc, #2	; <UNPREDICTABLE>
   133c0:	addhi	pc, pc, r0, asr #2
   133c4:			; <UNDEFINED> instruction: 0xf0002d01
   133c8:	ldrbmi	r8, [r1], -sl, lsl #1
   133cc:	and	r2, r5, r1, lsl #12
   133d0:	adcmi	r3, lr, #1048576	; 0x100000
   133d4:			; <UNDEFINED> instruction: 0xf013d00a
   133d8:	tstle	r9, lr, ror pc
   133dc:	svccs	0x0001f811
   133e0:	rsbseq	pc, pc, r2
   133e4:	bicne	lr, r3, #64, 20	; 0x40000
   133e8:	ldrbtle	r0, [r1], #1552	; 0x610
   133ec:	stmdale	r3!, {r0, r1, r2, r3, r6, r8, r9, fp, sp}^
   133f0:			; <UNDEFINED> instruction: 0xf7ef4640
   133f4:	ldmdami	ip!, {r2, r3, r4, fp, sp, lr, pc}
   133f8:	andlt	r4, r3, r8, ror r4
   133fc:	svcmi	0x00f0e8bd
   13400:	bllt	1ad13c4 <ftello64@plt+0x1ace8c4>
   13404:			; <UNDEFINED> instruction: 0xf04f2016
   13408:			; <UNDEFINED> instruction: 0xf7ef0800
   1340c:	strbmi	lr, [r0], -ip, lsl #21
   13410:	pop	{r0, r1, ip, sp, pc}
   13414:	blmi	d773dc <ftello64@plt+0xd748dc>
   13418:	andls	r3, r0, #40, 20	; 0x28000
   1341c:	rscscc	pc, pc, #79	; 0x4f
   13420:	tstcs	r1, fp, ror r4
   13424:			; <UNDEFINED> instruction: 0xf7ef460c
   13428:			; <UNDEFINED> instruction: 0x4626e9b4
   1342c:	stmdbeq	r0, {r3, r8, r9, fp, sp, lr, pc}
   13430:	stmdble	pc!, {r0, r2, r5, r7, r9, lr}	; <UNPREDICTABLE>
   13434:	ldrsbtlt	pc, [r8], pc	; <UNPREDICTABLE>
   13438:			; <UNDEFINED> instruction: 0xf91a44fb
   1343c:	ldclne	0, cr1, [r2], #-24	; 0xffffffe8
   13440:	andcc	pc, r4, sl, lsl r8	; <UNPREDICTABLE>
   13444:	ldrmi	r2, [r4], -r0, lsl #18
   13448:	cmneq	pc, #3	; <UNPREDICTABLE>
   1344c:	addsmi	sp, r5, #77824	; 0x13000
   13450:	ldmne	r8!, {r2, r5, r8, fp, ip, lr, pc}
   13454:	adcmi	lr, r5, #4
   13458:			; <UNDEFINED> instruction: 0xf013d920
   1345c:	bicle	r4, r7, lr, ror pc
   13460:	svcne	0x0001f810
   13464:			; <UNDEFINED> instruction: 0x46161c54
   13468:	ldcleq	0, cr15, [pc], #-4	; 1346c <ftello64@plt+0x1096c>
   1346c:	b	1314c98 <ftello64@plt+0x1312198>
   13470:	strtmi	r1, [r2], -r3, asr #7
   13474:	strtmi	sp, [r6], -pc, ror #9
   13478:	rscscc	pc, pc, #79	; 0x4f
   1347c:	strbmi	r2, [r8], -r1, lsl #2
   13480:	ldrbmi	r9, [fp], -r0, lsl #6
   13484:	stmib	r4, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13488:			; <UNDEFINED> instruction: 0xf7ef4648
   1348c:	adcmi	lr, r5, #1015808	; 0xf8000
   13490:	ldmle	r2, {r0, r7, sl, lr}^
   13494:			; <UNDEFINED> instruction: 0xf8892300
   13498:	ldr	r3, [r8, r0]!
   1349c:	ldrtmi	r3, [r4], -r2, lsl #12
   134a0:	andvc	lr, r4, sl, ror #15
   134a4:	andlt	r4, r3, r0, asr #12
   134a8:	svchi	0x00f0e8bd
   134ac:	andls	r4, r0, #17408	; 0x4400
   134b0:	rscscc	pc, pc, #79	; 0x4f
   134b4:			; <UNDEFINED> instruction: 0xe7b4447b
   134b8:	subseq	pc, r0, #-1073741784	; 0xc0000028
   134bc:	tstcs	r1, lr, lsl #22
   134c0:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
   134c4:	rscscc	pc, pc, #79	; 0x4f
   134c8:	strmi	r4, [lr], #-1600	; 0xfffff9c0
   134cc:	stmdb	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   134d0:			; <UNDEFINED> instruction: 0xf7ef4640
   134d4:			; <UNDEFINED> instruction: 0x4634e91a
   134d8:	stmdbeq	r0, {r3, r8, r9, fp, sp, lr, pc}
   134dc:	strtmi	lr, [lr], -r8, lsr #15
   134e0:	strcs	lr, [r0], -r4, lsl #15
   134e4:	svclt	0x0000e782
   134e8:	andeq	r4, r0, r8, lsr sp
   134ec:	strdeq	r4, [r0], -r8
   134f0:	strdeq	r4, [r0], -r0
   134f4:	andeq	r4, r0, ip, asr ip
   134f8:	andeq	r4, r0, lr, asr ip
   134fc:	blmi	625d60 <ftello64@plt+0x623260>
   13500:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   13504:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   13508:	movwls	r6, #14363	; 0x381b
   1350c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13510:	smlattcs	r2, r8, r1, fp
   13514:			; <UNDEFINED> instruction: 0xf7ee4604
   13518:	biclt	lr, r0, r8, asr pc
   1351c:	strtmi	sl, [r0], -r2, lsl #18
   13520:			; <UNDEFINED> instruction: 0xf7ef9101
   13524:	orrslt	lr, r0, ip, asr sl
   13528:	strtmi	r9, [r0], -r1, lsl #18
   1352c:	b	15d14f0 <ftello64@plt+0x15ce9f0>
   13530:	tstcc	r7, r2, lsl #18
   13534:			; <UNDEFINED> instruction: 0xf7ff08c9
   13538:	bmi	2d31dc <ftello64@plt+0x2d06dc>
   1353c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   13540:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13544:	subsmi	r9, sl, r3, lsl #22
   13548:	andlt	sp, r4, r6, lsl #2
   1354c:	andscs	fp, r6, r0, lsl sp
   13550:	stmib	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13554:	ldrb	r2, [r0, r0]!
   13558:	svc	0x009ef7ee
   1355c:	ldrdeq	r5, [r1], -r0
   13560:	strdeq	r0, [r0], -r4
   13564:	muleq	r1, r2, r7
   13568:	smlatbeq	sl, r1, r1, pc	; <UNPREDICTABLE>
   1356c:			; <UNDEFINED> instruction: 0xf181fab1
   13570:	stmdacs	r0, {r0, r3, r6, r8, fp}
   13574:	tstcs	r0, r8, lsl #30
   13578:	stmdbmi	r6, {r0, r3, r6, r8, ip, sp, pc}
   1357c:	strlt	r2, [r8, #-522]	; 0xfffffdf6
   13580:			; <UNDEFINED> instruction: 0xf7ee4479
   13584:	blx	fec4f2fc <ftello64@plt+0xfec4c7fc>
   13588:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1358c:	strmi	fp, [r8], -r8, lsl #26
   13590:	svclt	0x00004770
   13594:	andeq	r4, r0, r4, lsr sp
   13598:	blmi	525dec <ftello64@plt+0x5232ec>
   1359c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   135a0:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   135a4:	movwls	r6, #6171	; 0x181b
   135a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   135ac:	tstcs	r2, r0, lsr #2
   135b0:			; <UNDEFINED> instruction: 0xf7ee4604
   135b4:	ldmdblt	r0, {r1, r3, r8, r9, sl, fp, sp, lr, pc}^
   135b8:	bmi	35b5c0 <ftello64@plt+0x358ac0>
   135bc:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   135c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   135c4:	subsmi	r9, sl, r1, lsl #22
   135c8:	andlt	sp, r2, fp, lsl #2
   135cc:			; <UNDEFINED> instruction: 0x4669bd10
   135d0:			; <UNDEFINED> instruction: 0xf7ef4620
   135d4:	stmdbls	r0, {r2, r9, fp, sp, lr, pc}
   135d8:	stmiaeq	r9, {r0, r1, r2, r8, ip, sp}^
   135dc:			; <UNDEFINED> instruction: 0xffc4f7ff
   135e0:			; <UNDEFINED> instruction: 0xf7eee7eb
   135e4:	svclt	0x0000ef5a
   135e8:	andeq	r5, r1, r4, lsr r7
   135ec:	strdeq	r0, [r0], -r4
   135f0:	andeq	r5, r1, r2, lsl r7
   135f4:	smlatbeq	fp, r1, r1, pc	; <UNPREDICTABLE>
   135f8:			; <UNDEFINED> instruction: 0xf181fab1
   135fc:	stmdacs	r0, {r0, r3, r6, r8, fp}
   13600:	tstcs	r0, r8, lsl #30
   13604:	stmdbmi	r6, {r0, r4, r6, r8, ip, sp, pc}
   13608:	strlt	r2, [r8, #-523]	; 0xfffffdf5
   1360c:	tstcc	ip, r9, ror r4
   13610:	svc	0x0014f7ee
   13614:			; <UNDEFINED> instruction: 0xf080fab0
   13618:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   1361c:	ldrbmi	r4, [r0, -r8, lsl #12]!
   13620:	andeq	r4, r0, r8, lsr #25
   13624:	blmi	525e78 <ftello64@plt+0x523378>
   13628:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   1362c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   13630:	movwls	r6, #6171	; 0x181b
   13634:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13638:	tstcs	r2, r0, lsr #2
   1363c:			; <UNDEFINED> instruction: 0xf7ee4604
   13640:	ldmdblt	r0, {r2, r6, r7, r9, sl, fp, sp, lr, pc}^
   13644:	bmi	35b64c <ftello64@plt+0x358b4c>
   13648:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   1364c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13650:	subsmi	r9, sl, r1, lsl #22
   13654:	andlt	sp, r2, fp, lsl #2
   13658:			; <UNDEFINED> instruction: 0x4669bd10
   1365c:			; <UNDEFINED> instruction: 0xf7ef4620
   13660:	stmdbls	r0, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
   13664:	stmiaeq	r9, {r0, r1, r2, r8, ip, sp}^
   13668:			; <UNDEFINED> instruction: 0xffc4f7ff
   1366c:			; <UNDEFINED> instruction: 0xf7eee7eb
   13670:	svclt	0x0000ef14
   13674:	andeq	r5, r1, r8, lsr #13
   13678:	strdeq	r0, [r0], -r4
   1367c:	andeq	r5, r1, r6, lsl #13
   13680:	mvnsmi	lr, sp, lsr #18
   13684:	strmi	r4, [r5], -pc, lsl #12
   13688:	eorsle	r2, r9, r0, lsl #16
   1368c:	ldrsbthi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   13690:	ldmdami	pc, {r9, sl, sp}	; <UNPREDICTABLE>
   13694:	ldrbtmi	r4, [r8], #-1272	; 0xfffffb08
   13698:	and	r4, r8, r4, asr #12
   1369c:	tstlt	r0, r0, ror #17
   136a0:	cdp	7, 0, cr15, cr14, cr14, {7}
   136a4:			; <UNDEFINED> instruction: 0xf854b148
   136a8:			; <UNDEFINED> instruction: 0x36010f14
   136ac:	strtmi	fp, [r9], -r8, lsl #3
   136b0:	cdp	7, 0, cr15, cr6, cr14, {7}
   136b4:	stmdacs	r0, {r0, r3, r5, r9, sl, lr}
   136b8:	blmi	5c7e80 <ftello64@plt+0x5c5380>
   136bc:	ldrbtmi	r2, [fp], #-532	; 0xfffffdec
   136c0:	movwcc	pc, #27394	; 0x6b02	; <UNPREDICTABLE>
   136c4:	movwvs	lr, #6611	; 0x19d3
   136c8:	eorsvs	fp, fp, r7, lsl #2
   136cc:	pop	{r4, r5, r9, sl, lr}
   136d0:	mrcmi	1, 0, r8, cr1, cr0, {7}
   136d4:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
   136d8:			; <UNDEFINED> instruction: 0xf858e005
   136dc:	strcc	r6, [r1], #-3860	; 0xfffff0ec
   136e0:			; <UNDEFINED> instruction: 0xf8d8b18e
   136e4:	ldrtmi	r6, [r1], -r4
   136e8:			; <UNDEFINED> instruction: 0xf7ee4628
   136ec:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   136f0:	stmdami	sl, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
   136f4:	ldrbtmi	r2, [r8], #-788	; 0xfffffcec
   136f8:	andeq	pc, r4, r3, lsl #22
   136fc:	strb	r6, [r3, r3, lsl #17]!
   13700:	strmi	r4, [r3], -r6, lsl #12
   13704:	ldrtmi	lr, [r3], -r0, ror #15
   13708:	svclt	0x0000e7de
   1370c:	andeq	r5, r1, ip, lsl #8
   13710:			; <UNDEFINED> instruction: 0x00004aba
   13714:	andeq	r5, r1, r2, ror #7
   13718:	andeq	r4, r0, r6, lsl #21
   1371c:	andeq	r5, r1, sl, lsr #7
   13720:	mvnsmi	lr, sp, lsr #18
   13724:	movwlt	r4, #34311	; 0x8607
   13728:	pkhbtmi	r4, r8, r1, lsl #24
   1372c:			; <UNDEFINED> instruction: 0x26004811
   13730:	ldrbtmi	r4, [ip], #-3345	; 0xfffff2ef
   13734:	ldrbtmi	r4, [sp], #-1144	; 0xfffffb88
   13738:			; <UNDEFINED> instruction: 0xf854e004
   1373c:			; <UNDEFINED> instruction: 0x36015f14
   13740:	stmdavs	r0!, {r0, r2, r3, r7, r8, ip, sp, pc}^
   13744:			; <UNDEFINED> instruction: 0xf7ee4639
   13748:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   1374c:			; <UNDEFINED> instruction: 0xf1b8d1f5
   13750:	tstle	r8, r0, lsl #30
   13754:	andscs	r4, r4, #9216	; 0x2400
   13758:	blx	a494e <ftello64@plt+0xa1e4e>
   1375c:	ldmvs	r3!, {r1, r2, r9, sl, ip, sp}^
   13760:	svclt	0x00182b00
   13764:			; <UNDEFINED> instruction: 0x4628461d
   13768:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1376c:	ldrb	r4, [sl, r5, lsl #12]!
   13770:	andeq	r5, r1, lr, ror #6
   13774:	andeq	r4, r0, r8, lsr #20
   13778:	andeq	r4, r0, sl, lsl sl
   1377c:	andeq	r5, r1, r8, asr #6
   13780:			; <UNDEFINED> instruction: 0x4607b5f8
   13784:	cdpcs	8, 0, cr6, cr9, cr6, {0}
   13788:	ldcmi	8, cr13, [r0], {17}
   1378c:	ldrbtmi	r2, [ip], #-788	; 0xfffffcec
   13790:	strmi	pc, [r6], #-2819	; 0xfffff4fd
   13794:			; <UNDEFINED> instruction: 0xf7ffe006
   13798:	ldclne	12, cr15, [r3], #-884	; 0xfffffc8c
   1379c:	blcs	2c1ce4 <ftello64@plt+0x2bf1e4>
   137a0:	andle	r4, r4, lr, lsl r6
   137a4:	ldrcc	r6, [r4], #-2085	; 0xfffff7db
   137a8:	stccs	6, cr4, [r0, #-160]	; 0xffffff60
   137ac:	strdcs	sp, [r0], -r3
   137b0:	ldcllt	0, cr6, [r8, #248]!	; 0xf8
   137b4:	andscs	r4, r4, #98304	; 0x18000
   137b8:	ldrbtmi	r6, [r9], #-59	; 0xffffffc5
   137bc:	strne	pc, [r6], -r2, lsl #22
   137c0:	stmdacs	r0, {r4, r5, r6, r7, fp, sp, lr}
   137c4:	strtmi	fp, [r8], -r8, lsl #30
   137c8:	svclt	0x0000bdf8
   137cc:	andeq	r5, r1, r2, lsl r3
   137d0:	andeq	r5, r1, r6, ror #5
   137d4:	mvnsmi	lr, #737280	; 0xb4000
   137d8:	ldrmi	r4, [r0], r7, lsl #12
   137dc:	smlabblt	r9, r9, r6, r4
   137e0:	andvs	r2, fp, r0, lsl #6
   137e4:	svceq	0x0000f1b8
   137e8:	movwcs	sp, #2
   137ec:	andcc	pc, r0, r8, asr #17
   137f0:	strcs	r4, [r0, #-3611]	; 0xfffff1e5
   137f4:	ldrbtmi	r4, [lr], #-3099	; 0xfffff3e5
   137f8:	and	r4, r2, ip, ror r4
   137fc:	svcmi	0x0014f856
   13800:			; <UNDEFINED> instruction: 0x4621b19c
   13804:			; <UNDEFINED> instruction: 0xf7ee4638
   13808:			; <UNDEFINED> instruction: 0x4603ed5c
   1380c:			; <UNDEFINED> instruction: 0xb1234638
   13810:	teqlt	r1, r1	; <illegal shifter operand>
   13814:	ldcl	7, cr15, [r4, #-952]	; 0xfffffc48
   13818:			; <UNDEFINED> instruction: 0x4620b918
   1381c:	ldc2	7, cr15, [sl], {255}	; 0xff
   13820:	strcc	fp, [r1, #-2352]	; 0xfffff6d0
   13824:	mvnle	r2, sl, lsl #26
   13828:	strtmi	r2, [r0], -r0, lsl #8
   1382c:	mvnshi	lr, #12386304	; 0xbd0000
   13830:	svceq	0x0000f1b9
   13834:	blmi	347858 <ftello64@plt+0x344d58>
   13838:	ldrbtmi	r2, [fp], #-532	; 0xfffffdec
   1383c:	movwcc	pc, #23298	; 0x5b02	; <UNPREDICTABLE>
   13840:			; <UNDEFINED> instruction: 0xf8c9691b
   13844:			; <UNDEFINED> instruction: 0xf1b83000
   13848:	rscle	r0, lr, r0, lsl #30
   1384c:	andscs	r4, r4, #7168	; 0x1c00
   13850:	blx	a4a46 <ftello64@plt+0xa1f46>
   13854:	stmiavs	fp!, {r0, r2, r8, sl, ip, sp}
   13858:	andcc	pc, r0, r8, asr #17
   1385c:	svclt	0x0000e7e5
   13860:	andeq	r5, r1, sl, lsr #5
   13864:	andeq	r4, r0, r8, asr r9
   13868:	andeq	r5, r1, r6, ror #4
   1386c:	andeq	r5, r1, r0, asr r2
   13870:	svcmi	0x00f0e92d
   13874:	strmi	fp, [fp], r3, lsl #1
   13878:	stmib	sp, {r6, r8, sp}^
   1387c:			; <UNDEFINED> instruction: 0xf7eeb200
   13880:			; <UNDEFINED> instruction: 0xf8dfef50
   13884:			; <UNDEFINED> instruction: 0xf8df9088
   13888:	ldrbtmi	r8, [r9], #136	; 0x88
   1388c:			; <UNDEFINED> instruction: 0x460544f8
   13890:	stfnep	f3, [lr], #-564	; 0xfffffdcc
   13894:	ldrtmi	r2, [r0], -r0, asr #2
   13898:	svc	0x0042f7ee
   1389c:	blcc	1071a50 <ftello64@plt+0x106ef50>
   138a0:			; <UNDEFINED> instruction: 0x46042b19
   138a4:	ldmdblt	r8, {r2, fp, ip, lr, pc}^
   138a8:	andlt	r4, r3, r0, lsr #12
   138ac:	svchi	0x00f0e8bd
   138b0:	stccs	6, cr4, [r0, #-148]	; 0xffffff6c
   138b4:	strtmi	sp, [ip], -sp, ror #3
   138b8:	andlt	r4, r3, r0, lsr #12
   138bc:	svchi	0x00f0e8bd
   138c0:	strbmi	r1, [fp], r7, lsl #23
   138c4:			; <UNDEFINED> instruction: 0xf04f2005
   138c8:	and	r0, r9, r0, lsl #20
   138cc:	beq	8fcfc <ftello64@plt+0x8d1fc>
   138d0:	svceq	0x000af1ba
   138d4:			; <UNDEFINED> instruction: 0xf858d0ec
   138d8:			; <UNDEFINED> instruction: 0x4658b03a
   138dc:	svc	0x0014f7ee
   138e0:	mvnsle	r4, r7, lsl #5
   138e4:			; <UNDEFINED> instruction: 0x463a4658
   138e8:			; <UNDEFINED> instruction: 0xf7ee4631
   138ec:	stmdacs	r0, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
   138f0:	blls	480a8 <ftello64@plt+0x455a8>
   138f4:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   138f8:	bl	ab974 <ftello64@plt+0xa8e74>
   138fc:	bls	5482c <ftello64@plt+0x51d2c>
   13900:	ldmdavs	ip, {r2, r4, sp, lr}^
   13904:	andlt	r4, r3, r0, lsr #12
   13908:	svchi	0x00f0e8bd
   1390c:	andeq	r4, r0, r2, asr #20
   13910:	ldrdeq	r5, [r1], -ip
   13914:	andeq	r5, r1, r2, ror r2
   13918:	str	fp, [r9, r0, lsl #2]!
   1391c:	svclt	0x00004770
   13920:	bmi	ee5e10 <ftello64@plt+0xee3310>
   13924:	blmi	ee4b10 <ftello64@plt+0xee2010>
   13928:	mvnsmi	lr, #737280	; 0xb4000
   1392c:	stmpl	sl, {r0, r3, r7, ip, sp, pc}
   13930:			; <UNDEFINED> instruction: 0x4606447b
   13934:	andls	r6, r7, #1179648	; 0x120000
   13938:	andeq	pc, r0, #79	; 0x4f
   1393c:	orrlt	r6, r3, fp, lsl r8
   13940:	addsmi	r6, r6, #5898240	; 0x5a0000
   13944:	ldmvs	ip, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   13948:	bmi	cfff00 <ftello64@plt+0xcfd400>
   1394c:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
   13950:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13954:	subsmi	r9, sl, r7, lsl #22
   13958:	strtmi	sp, [r0], -ip, asr #2
   1395c:	pop	{r0, r3, ip, sp, pc}
   13960:	mcrcs	3, 0, r8, cr0, cr0, {7}
   13964:			; <UNDEFINED> instruction: 0xf10dd044
   13968:	svcge	0x00010808
   1396c:			; <UNDEFINED> instruction: 0x46424630
   13970:			; <UNDEFINED> instruction: 0xf7ff4639
   13974:			; <UNDEFINED> instruction: 0x4605ff7d
   13978:	eorsle	r2, r9, r0, lsl #16
   1397c:			; <UNDEFINED> instruction: 0xf10d4630
   13980:			; <UNDEFINED> instruction: 0xf7ee090c
   13984:	ldrtmi	lr, [r4], -r2, asr #29
   13988:	strbmi	r4, [r8], -r1, lsl #12
   1398c:			; <UNDEFINED> instruction: 0xf0003164
   13990:	bls	92d7c <ftello64@plt+0x9027c>
   13994:	strbmi	r4, [r8], -r1, lsr #12
   13998:			; <UNDEFINED> instruction: 0xf0001b12
   1399c:	strtmi	pc, [r9], -r7, lsr #26
   139a0:			; <UNDEFINED> instruction: 0xf0004648
   139a4:	stcls	13, cr15, [r2], {93}	; 0x5d
   139a8:	ldrtmi	r4, [r9], -r2, asr #12
   139ac:	strtmi	r3, [r0], -r1, lsl #8
   139b0:			; <UNDEFINED> instruction: 0xff5ef7ff
   139b4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   139b8:	strtmi	sp, [r1], -fp, ror #3
   139bc:			; <UNDEFINED> instruction: 0xf0004648
   139c0:	ldmdbmi	r6, {r0, r1, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
   139c4:	strbmi	r2, [r8], -r1, lsl #4
   139c8:			; <UNDEFINED> instruction: 0xf0004479
   139cc:	strtmi	pc, [r9], -pc, lsl #26
   139d0:			; <UNDEFINED> instruction: 0xf0004648
   139d4:	strmi	pc, [r4], -r5, lsr #27
   139d8:	andcs	fp, ip, r0, ror r1
   139dc:	ldc	7, cr15, [r6], {238}	; 0xee
   139e0:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
   139e4:	stmib	r0, {r1, r3, r4, fp, sp, lr}^
   139e8:	andsvs	r6, r8, r1, lsl #8
   139ec:	str	r6, [ip, r2]!
   139f0:			; <UNDEFINED> instruction: 0xe7aa4634
   139f4:	ldcl	7, cr15, [r0, #-952]	; 0xfffffc48
   139f8:	cdp	7, 11, cr15, cr14, cr14, {7}
   139fc:			; <UNDEFINED> instruction: 0xf7ee6800
   13a00:	strmi	lr, [r1], -r4, lsr #28
   13a04:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   13a08:	mrc2	7, 1, pc, cr10, cr8, {7}
   13a0c:	andeq	r5, r1, ip, lsr #7
   13a10:	strdeq	r0, [r0], -r4
   13a14:	muleq	r1, r0, sl
   13a18:	andeq	r5, r1, r2, lsl #7
   13a1c:	andeq	r2, r0, ip, lsr r4
   13a20:	ldrdeq	r5, [r1], -lr
   13a24:	andeq	r4, r0, lr, asr #17
   13a28:			; <UNDEFINED> instruction: 0x4607b5f8
   13a2c:	ldrmi	r4, [r5], -lr, lsl #12
   13a30:	cdp	7, 10, cr15, cr2, cr14, {7}
   13a34:	blcs	5ada48 <ftello64@plt+0x5aaf48>
   13a38:	blmi	887ac8 <ftello64@plt+0x884fc8>
   13a3c:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
   13a40:			; <UNDEFINED> instruction: 0xb1786898
   13a44:	andcs	r4, r1, #31744	; 0x7c00
   13a48:	addsvs	r4, sl, fp, ror r4
   13a4c:	bmi	7bff88 <ftello64@plt+0x7bd488>
   13a50:	blmi	79ba58 <ftello64@plt+0x798f58>
   13a54:	ldrbtmi	r4, [sl], #-2334	; 0xfffff6e2
   13a58:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   13a5c:	stmib	r3, {r0, r4, sp, lr}^
   13a60:	ldcllt	0, cr0, [r8, #12]!
   13a64:	andcs	r4, r5, #442368	; 0x6c000
   13a68:			; <UNDEFINED> instruction: 0xf7ee4479
   13a6c:			; <UNDEFINED> instruction: 0x4606ed10
   13a70:			; <UNDEFINED> instruction: 0xf7ee6820
   13a74:	strmi	lr, [r1], -sl, ror #27
   13a78:			; <UNDEFINED> instruction: 0xf7f84630
   13a7c:			; <UNDEFINED> instruction: 0xe7e1fd93
   13a80:	ldmdbmi	r5, {r0, r1, r2, r4, r5, r7, r8, ip, sp, pc}
   13a84:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   13a88:	ldc	7, cr15, [sl], {238}	; 0xee
   13a8c:	blmi	502094 <ftello64@plt+0x4ff594>
   13a90:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   13a94:	andsvs	r6, sl, r8, lsl r8
   13a98:	bicsle	r2, r7, r0, lsl #16
   13a9c:	andcs	r4, r5, #16, 18	; 0x40000
   13aa0:			; <UNDEFINED> instruction: 0xf7ee4479
   13aa4:			; <UNDEFINED> instruction: 0x463aecf4
   13aa8:			; <UNDEFINED> instruction: 0xf7f84631
   13aac:			; <UNDEFINED> instruction: 0xe7cdfd7b
   13ab0:	andcs	r4, r1, #12, 22	; 0x3000
   13ab4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   13ab8:	stmdacs	r0, {r1, r3, r4, r6, sp, lr}
   13abc:	strb	sp, [sp, r6, asr #3]!
   13ac0:	andeq	r5, r1, r6, lsl #19
   13ac4:	andeq	r5, r1, ip, ror r9
   13ac8:	andeq	r5, r1, r2, lsl r7
   13acc:	andeq	r5, r1, ip, ror #18
   13ad0:	andeq	r2, r0, lr, asr r3
   13ad4:	andeq	r4, r0, ip, asr r9
   13ad8:	andeq	r2, r0, r2, lsr r3
   13adc:	andeq	r5, r1, r2, lsr r9
   13ae0:	strdeq	r4, [r0], -r8
   13ae4:	andeq	r5, r1, r0, lsl r9
   13ae8:	svcmi	0x00f0e92d
   13aec:	stc	7, cr2, [sp, #-0]
   13af0:	ldrtmi	r8, [r8], r2, lsl #22
   13af4:	strbtmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   13af8:	addslt	r4, r3, ip, ror r4
   13afc:			; <UNDEFINED> instruction: 0xf8df9204
   13b00:	movwls	r2, #38116	; 0x94e4
   13b04:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   13b08:	strls	r4, [r8], #-1146	; 0xfffffb86
   13b0c:	andne	lr, r6, sp, asr #19
   13b10:	strvc	lr, [r2, -sp, asr #19]
   13b14:			; <UNDEFINED> instruction: 0xf8df58d3
   13b18:	ldmdavs	fp, {r2, r4, r6, r7, sl, lr}
   13b1c:			; <UNDEFINED> instruction: 0xf04f9311
   13b20:	blls	194728 <ftello64@plt+0x191c28>
   13b24:	mcr	4, 0, r4, cr8, cr12, {3}
   13b28:	blcs	26370 <ftello64@plt+0x23870>
   13b2c:	bls	207c5c <ftello64@plt+0x20515c>
   13b30:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   13b34:	strbmi	r9, [lr], -r3, lsl #24
   13b38:	beq	10e748 <ftello64@plt+0x10bc48>
   13b3c:			; <UNDEFINED> instruction: 0x46431e55
   13b40:	bcc	ff70 <ftello64@plt+0xd470>
   13b44:	ldrmi	r4, [pc], -r8, asr #13
   13b48:	svccc	0x0001f815
   13b4c:			; <UNDEFINED> instruction: 0xf103b157
   13b50:	ldmibeq	sl, {r6, r8}^
   13b54:	ldmdbcs	sp!, {r0, r3, r6, r7, r9, ip, sp, pc}
   13b58:	andcs	fp, r0, #148, 30	; 0x250
   13b5c:	andeq	pc, r1, #2
   13b60:	cmple	ip, r0, lsl #20
   13b64:	svceq	0x0000f1b8
   13b68:	ldreq	sp, [pc], -r1, ror #2
   13b6c:	addhi	pc, fp, r0, lsl #2
   13b70:	mrrcne	10, 0, r9, r0, cr4
   13b74:	andsle	r4, r1, r1, lsl r6
   13b78:	svclt	0x00182b7f
   13b7c:	vpadd.i8	d18, d0, d15
   13b80:	addsmi	r8, r3, #170	; 0xaa
   13b84:	adchi	pc, r7, r0
   13b88:	subseq	pc, ip, #-1073741784	; 0xc0000028
   13b8c:			; <UNDEFINED> instruction: 0xf282fab2
   13b90:	stmdbcs	r0, {r1, r4, r6, r8, fp}
   13b94:	andcs	fp, r0, #8, 30
   13b98:	cmple	r0, r0, lsl #20
   13b9c:			; <UNDEFINED> instruction: 0xf804b10c
   13ba0:	ldrbmi	r3, [r5, #-2817]	; 0xfffff4ff
   13ba4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   13ba8:	streq	pc, [r0, -pc, asr #32]
   13bac:	blls	1082e4 <ftello64@plt+0x1057e4>
   13bb0:	stmdblt	fp!, {r3, r4, r5, r7, r9, sl, lr}^
   13bb4:	andeq	pc, r1, r9, lsl #2
   13bb8:	bl	a51b78 <ftello64@plt+0xa4f078>
   13bbc:	andls	r9, r3, r6, lsl #22
   13bc0:			; <UNDEFINED> instruction: 0xd1b42b00
   13bc4:			; <UNDEFINED> instruction: 0x9c039b03
   13bc8:			; <UNDEFINED> instruction: 0x9018f8dd
   13bcc:	rscsle	r2, r1, r0, lsl #22
   13bd0:	blcs	3a7fc <ftello64@plt+0x37cfc>
   13bd4:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
   13bd8:	eorvc	r9, r3, r9, lsl #22
   13bdc:	ldrcs	pc, [r0], #-2271	; 0xfffff721
   13be0:	strcc	pc, [r4], #-2271	; 0xfffff721
   13be4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13be8:	blls	46dc58 <ftello64@plt+0x46b158>
   13bec:			; <UNDEFINED> instruction: 0xf040405a
   13bf0:	stmdals	r3, {r2, r3, r5, r6, r7, r8, pc}
   13bf4:	ldc	0, cr11, [sp], #76	; 0x4c
   13bf8:	pop	{r1, r8, r9, fp, pc}
   13bfc:	strdlt	r8, [ip, #-240]	; 0xffffff10
   13c00:	strtmi	r9, [r0], -r0, lsl #6
   13c04:			; <UNDEFINED> instruction: 0xf04f4bfb
   13c08:	strdcs	r3, [r1, -pc]
   13c0c:	ldrbtmi	r3, [fp], #-1028	; 0xfffffbfc
   13c10:	ldc	7, cr15, [lr, #952]!	; 0x3b8
   13c14:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
   13c18:	orrsle	r4, r5, r5, asr r5
   13c1c:	stccs	7, cr14, [r0], {199}	; 0xc7
   13c20:	teqhi	r7, r0	; <UNPREDICTABLE>
   13c24:	cmpcs	ip, #32, 12	; 0x2000000
   13c28:	blcc	91c30 <ftello64@plt+0x8f130>
   13c2c:			; <UNDEFINED> instruction: 0xf083e137
   13c30:			; <UNDEFINED> instruction: 0xf1060280
   13c34:	bcs	fd6840 <ftello64@plt+0xfd3d40>
   13c38:			; <UNDEFINED> instruction: 0x2c00d908
   13c3c:	addshi	pc, r4, r0, asr #32
   13c40:	bl	25d448 <ftello64@plt+0x25a948>
   13c44:	ldrtmi	r0, [r0], fp, lsl #19
   13c48:	strb	r2, [r5, r1, lsl #14]!
   13c4c:			; <UNDEFINED> instruction: 0xf0039902
   13c50:			; <UNDEFINED> instruction: 0xf1b8023f
   13c54:	b	1095c60 <ftello64@plt+0x1093160>
   13c58:	andls	r1, r2, #268435464	; 0x10000008
   13c5c:	svclt	0x0018aa12
   13c60:	ldrtmi	r2, [r2], #-1792	; 0xfffff900
   13c64:	uadd16mi	fp, lr, r8
   13c68:	stccc	8, cr15, [ip], {2}
   13c6c:	blls	2483c4 <ftello64@plt+0x2458c4>
   13c70:	svccs	0x000068df
   13c74:	adchi	pc, fp, r0
   13c78:			; <UNDEFINED> instruction: 0xf0402c00
   13c7c:			; <UNDEFINED> instruction: 0x270080d5
   13c80:			; <UNDEFINED> instruction: 0x463e44d9
   13c84:			; <UNDEFINED> instruction: 0xf003e7c8
   13c88:	bcs	ff014810 <ftello64@plt+0xff011d10>
   13c8c:	addshi	pc, r6, r0
   13c90:	rscseq	pc, r0, #3
   13c94:			; <UNDEFINED> instruction: 0xf0002ae0
   13c98:			; <UNDEFINED> instruction: 0xf00380a2
   13c9c:	bcs	ffc14884 <ftello64@plt+0xffc11d84>
   13ca0:	adcshi	pc, r8, r0
   13ca4:	rscseq	pc, ip, #3
   13ca8:			; <UNDEFINED> instruction: 0xf0002af8
   13cac:			; <UNDEFINED> instruction: 0xf00380c8
   13cb0:	bcs	fff148b0 <ftello64@plt+0xfff11db0>
   13cb4:	rschi	pc, r1, r0
   13cb8:	movwls	fp, #332	; 0x14c
   13cbc:	blmi	ff3a5544 <ftello64@plt+0xff3a2a44>
   13cc0:	rscscc	pc, pc, #79	; 0x4f
   13cc4:	strcc	r2, [r4], #-257	; 0xfffffeff
   13cc8:			; <UNDEFINED> instruction: 0xf7ee447b
   13ccc:			; <UNDEFINED> instruction: 0xf109ed62
   13cd0:	strcs	r0, [r1, -r4, lsl #18]
   13cd4:			; <UNDEFINED> instruction: 0xb3bce7a0
   13cd8:	eorvc	r2, r2, ip, asr r2
   13cdc:	vqdmulh.s<illegal width 8>	d2, d0, d13
   13ce0:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
   13ce4:	blle	acfcf8 <ftello64@plt+0xacd1f8>
   13ce8:	blle	ff70ac5c <ftello64@plt+0xff70815c>
   13cec:	blle	90ac60 <ftello64@plt+0x908160>
   13cf0:	smladeq	lr, ip, r5, r1
   13cf4:			; <UNDEFINED> instruction: 0xf1092372
   13cf8:	rsbvc	r0, r3, r2, lsl #18
   13cfc:	strcc	r2, [r2], #-1792	; 0xfffff900
   13d00:	cmncs	r6, #36175872	; 0x2280000
   13d04:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   13d08:	strcs	r7, [r0, -r3, rrx]
   13d0c:	str	r3, [r3, r2, lsl #8]
   13d10:			; <UNDEFINED> instruction: 0xf1092376
   13d14:	rsbvc	r0, r3, r2, lsl #18
   13d18:	strcc	r2, [r2], #-1792	; 0xfffff900
   13d1c:	cmncs	lr, #124, 14	; 0x1f00000
   13d20:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   13d24:	strcs	r7, [r0, -r3, rrx]
   13d28:	ldrb	r3, [r5, -r2, lsl #8]!
   13d2c:			; <UNDEFINED> instruction: 0xf1092362
   13d30:	rsbvc	r0, r3, r2, lsl #18
   13d34:	strcc	r2, [r2], #-1792	; 0xfffff900
   13d38:	teqcs	r0, #28835840	; 0x1b80000
   13d3c:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   13d40:	strcs	r7, [r0, -r3, rrx]
   13d44:	strb	r3, [r7, -r2, lsl #8]!
   13d48:	vqdmulh.s<illegal width 8>	d2, d0, d13
   13d4c:	ldm	pc, {r1, r5, r7, pc}^	; <UNPREDICTABLE>
   13d50:	andge	pc, r7, r3
   13d54:	adcge	sl, r0, r0, lsr #1
   13d58:	andge	sl, r7, r0, lsr #1
   13d5c:	streq	r0, [r7, -r7, lsl #14]
   13d60:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   13d64:	ldrb	r2, [r7, -r0, lsl #14]
   13d68:			; <UNDEFINED> instruction: 0xf0002e00
   13d6c:			; <UNDEFINED> instruction: 0xf8df8090
   13d70:	bl	1347a8 <ftello64@plt+0x131ca8>
   13d74:	svcge	0x000f0686
   13d78:	andslt	pc, r4, sp, asr #17
   13d7c:			; <UNDEFINED> instruction: 0x46d344f8
   13d80:			; <UNDEFINED> instruction: 0xf81746aa
   13d84:	strtmi	r5, [r0], -r1, lsl #22
   13d88:	strcc	r4, [r4], #-1603	; 0xfffff9bd
   13d8c:	rscscc	pc, pc, #79	; 0x4f
   13d90:	strls	r2, [r0, #-257]	; 0xfffffeff
   13d94:	ldcl	7, cr15, [ip], #952	; 0x3b8
   13d98:	ldrhle	r4, [r2, #36]!	; 0x24
   13d9c:			; <UNDEFINED> instruction: 0x46da4655
   13da0:			; <UNDEFINED> instruction: 0xf8dd782b
   13da4:	movwls	fp, #20
   13da8:	blmi	fe565670 <ftello64@plt+0xfe562b70>
   13dac:	rscscc	pc, pc, #79	; 0x4f
   13db0:	ldfnes	f2, [r4, #-4]!
   13db4:			; <UNDEFINED> instruction: 0xf7ee447b
   13db8:	strb	lr, [r1, -ip, ror #25]
   13dbc:	strbmi	r2, [r7], -r1, lsl #12
   13dc0:	eorscc	pc, ip, sp, lsl #17
   13dc4:			; <UNDEFINED> instruction: 0xf00346b0
   13dc8:	movwls	r0, #8991	; 0x231f
   13dcc:	blls	28da64 <ftello64@plt+0x28af64>
   13dd0:	stfcsd	f3, [r0], {123}	; 0x7b
   13dd4:	strcs	sp, [r0], -r6, asr #2
   13dd8:	ssatmi	r4, #17, r9, asr #9
   13ddc:			; <UNDEFINED> instruction: 0x4647e71c
   13de0:	eorscc	pc, ip, sp, lsl #17
   13de4:			; <UNDEFINED> instruction: 0xf0032601
   13de8:			; <UNDEFINED> instruction: 0xf04f030f
   13dec:	movwls	r0, #10242	; 0x2802
   13df0:	bls	cda40 <ftello64@plt+0xcaf40>
   13df4:	orreq	pc, r0, #-2147483608	; 0x80000028
   13df8:	stmdale	sl!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp}
   13dfc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   13e00:	stccs	6, cr4, [r0], {94}	; 0x5e
   13e04:	adchi	pc, pc, r0
   13e08:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
   13e0c:	blcs	91e24 <ftello64@plt+0x8f324>
   13e10:	str	r4, [r1, -r7, asr #12]
   13e14:			; <UNDEFINED> instruction: 0xf88d4647
   13e18:			; <UNDEFINED> instruction: 0x2601303c
   13e1c:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
   13e20:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   13e24:	ldrbt	r9, [r7], r2, lsl #6
   13e28:	bge	3e4ec8 <ftello64@plt+0x3e23c8>
   13e2c:			; <UNDEFINED> instruction: 0xf8121e63
   13e30:			; <UNDEFINED> instruction: 0xf8031b01
   13e34:	addsmi	r1, lr, #1, 30
   13e38:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
   13e3c:			; <UNDEFINED> instruction: 0x4647e71f
   13e40:	eorscc	pc, ip, sp, lsl #17
   13e44:			; <UNDEFINED> instruction: 0xf0032601
   13e48:			; <UNDEFINED> instruction: 0xf04f0303
   13e4c:	movwls	r0, #10244	; 0x2804
   13e50:	b	140d9e0 <ftello64@plt+0x140aee0>
   13e54:			; <UNDEFINED> instruction: 0x2c000b8b
   13e58:	strcs	sp, [r0, -pc, ror #2]
   13e5c:			; <UNDEFINED> instruction: 0x463e44d9
   13e60:			; <UNDEFINED> instruction: 0xe6d946b8
   13e64:	bge	3e4f04 <ftello64@plt+0x3e2404>
   13e68:			; <UNDEFINED> instruction: 0xf8121e63
   13e6c:			; <UNDEFINED> instruction: 0xf8031b01
   13e70:	adcsmi	r1, r3, #1, 30
   13e74:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
   13e78:	strbmi	lr, [r7], -sp, lsr #15
   13e7c:	eorscc	pc, ip, sp, lsl #17
   13e80:			; <UNDEFINED> instruction: 0xf0032601
   13e84:			; <UNDEFINED> instruction: 0xf04f0301
   13e88:	movwls	r0, #10245	; 0x2805
   13e8c:	strtmi	lr, [r6], -r4, asr #13
   13e90:	strcs	lr, [r0, -r9, lsl #15]
   13e94:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
   13e98:			; <UNDEFINED> instruction: 0xe6bd463c
   13e9c:	movwls	r1, #3168	; 0xc60
   13ea0:	rscscc	pc, pc, #79	; 0x4f
   13ea4:	tstcs	r1, r7, asr fp
   13ea8:			; <UNDEFINED> instruction: 0xf1091cc4
   13eac:	ldrbtmi	r0, [fp], #-2308	; 0xfffff6fc
   13eb0:			; <UNDEFINED> instruction: 0xf7ee2700
   13eb4:	strt	lr, [pc], lr, ror #24
   13eb8:			; <UNDEFINED> instruction: 0x26004f53
   13ebc:	ldrdhi	pc, [ip, #-143]	; 0xffffff71
   13ec0:	eorvc	r4, r6, pc, ror r4
   13ec4:			; <UNDEFINED> instruction: 0x463944f8
   13ec8:	ldrdeq	pc, [r0], -r8
   13ecc:	bl	fec51e8c <ftello64@plt+0xfec4f38c>
   13ed0:	strmi	r1, [r5], -r3, asr #24
   13ed4:	blls	108074 <ftello64@plt+0x105574>
   13ed8:	strls	r1, [sp], #-2788	; 0xfffff51c
   13edc:	stclne	3, cr9, [r3], #-44	; 0xffffffd4
   13ee0:	andls	r0, lr, r8, lsl r1
   13ee4:	svcne	0x0010ebb3
   13ee8:			; <UNDEFINED> instruction: 0xf7eed171
   13eec:	bge	3ce534 <ftello64@plt+0x3cba34>
   13ef0:	andls	sl, r0, #12, 22	; 0x3000
   13ef4:	bge	37e328 <ftello64@plt+0x37b828>
   13ef8:	strtmi	r4, [r8], -r4, lsl #12
   13efc:			; <UNDEFINED> instruction: 0xf7ee940c
   13f00:	ldrdcc	lr, [r1], -r2
   13f04:	blmi	10c83d4 <ftello64@plt+0x10c58d4>
   13f08:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   13f0c:	eorsle	r2, r4, r0, lsl #16
   13f10:	andcs	r4, r1, #64, 22	; 0x10000
   13f14:	ldrbtmi	r9, [fp], #-2051	; 0xfffff7fd
   13f18:			; <UNDEFINED> instruction: 0xf7ee615a
   13f1c:	strtmi	lr, [r0], -r8, lsl #21
   13f20:	b	fe151ee0 <ftello64@plt+0xfe14f3e0>
   13f24:	ldmib	sp, {r2, r9, fp, ip, pc}^
   13f28:	movwcs	r1, #6
   13f2c:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
   13f30:	strtmi	r9, [r8], -r3
   13f34:	stmib	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13f38:	strls	lr, [r5, #-1616]	; 0xfffff9b0
   13f3c:	streq	lr, [fp, -r4, lsl #22]
   13f40:	bpl	44f7a8 <ftello64@plt+0x44cca8>
   13f44:	ldrtmi	sl, [r8], pc, lsl #28
   13f48:	blvc	91fa8 <ftello64@plt+0x8f4a8>
   13f4c:	strtmi	r4, [fp], -r0, lsr #12
   13f50:			; <UNDEFINED> instruction: 0xf04f3404
   13f54:	strdcs	r3, [r1, -pc]
   13f58:			; <UNDEFINED> instruction: 0xf7ee9700
   13f5c:	strbmi	lr, [r4, #-3098]	; 0xfffff3e6
   13f60:	stflsd	f5, [r5, #-968]	; 0xfffffc38
   13f64:			; <UNDEFINED> instruction: 0x4627e779
   13f68:	ldrb	r4, [r5], -r0, lsr #13
   13f6c:	stmdals	r3, {r2, r3, r8, r9, fp, ip, pc}
   13f70:	andsvc	r9, lr, r3, lsl #8
   13f74:	b	16d1f34 <ftello64@plt+0x16cf434>
   13f78:	stmdbmi	r7!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   13f7c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   13f80:	b	fe151f40 <ftello64@plt+0xfe14f440>
   13f84:			; <UNDEFINED> instruction: 0xf7ee4606
   13f88:			; <UNDEFINED> instruction: 0xf8d8ebf8
   13f8c:	andls	r2, r2, #0
   13f90:			; <UNDEFINED> instruction: 0xf7ee6800
   13f94:	bls	ced04 <ftello64@plt+0xcc204>
   13f98:			; <UNDEFINED> instruction: 0x46034639
   13f9c:			; <UNDEFINED> instruction: 0xf7f84630
   13fa0:	ldr	pc, [r5, r1, lsl #22]!
   13fa4:	andcs	r4, r1, #59768832	; 0x3900000
   13fa8:	ldrdeq	pc, [r0], -r8
   13fac:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
   13fb0:			; <UNDEFINED> instruction: 0xf7ee9803
   13fb4:	blmi	68e8ac <ftello64@plt+0x68bdac>
   13fb8:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
   13fbc:	ldrdne	lr, [r6], -sp
   13fc0:			; <UNDEFINED> instruction: 0xf7ff691b
   13fc4:	mulls	r3, r1, sp
   13fc8:			; <UNDEFINED> instruction: 0xf7eee608
   13fcc:	bmi	54e96c <ftello64@plt+0x54be6c>
   13fd0:	orrcs	pc, r3, r0, asr #4
   13fd4:	ldrbtmi	r4, [sl], #-2067	; 0xfffff7ed
   13fd8:			; <UNDEFINED> instruction: 0xf7f84478
   13fdc:	svclt	0x0000fc93
   13fe0:	andeq	r5, r1, ip, asr #17
   13fe4:	andeq	r5, r1, r8, asr #3
   13fe8:	strdeq	r0, [r0], -r4
   13fec:			; <UNDEFINED> instruction: 0x000048b8
   13ff0:	andeq	r5, r1, ip, ror #1
   13ff4:	andeq	r4, r0, lr, asr #15
   13ff8:	andeq	r4, r0, r4, lsl r7
   13ffc:	andeq	r4, r0, r0, ror #12
   14000:	andeq	r4, r0, r8, lsr #12
   14004:			; <UNDEFINED> instruction: 0x000016b2
   14008:	strdeq	r1, [r0], -r8
   1400c:	andeq	r5, r1, r4, lsr #5
   14010:			; <UNDEFINED> instruction: 0x000154bc
   14014:	andeq	r5, r1, lr, lsr #9
   14018:	andeq	r4, r0, lr, ror r4
   1401c:	andeq	r5, r1, sl, lsl #8
   14020:	andeq	r4, r0, r6, lsl #9
   14024:	andeq	r4, r0, ip, lsl #8
   14028:			; <UNDEFINED> instruction: 0x4604b570
   1402c:	subsle	r2, r4, r0, lsl #16
   14030:			; <UNDEFINED> instruction: 0xf7ee4620
   14034:	stmdacs	r3, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}
   14038:	stmdavc	r3!, {r1, r2, r3, fp, ip, lr, pc}
   1403c:	stmiblt	fp!, {r0, r2, r5, r9, sl, lr}^
   14040:	andcs	r4, r0, #1081344	; 0x108000
   14044:	ldrmi	r4, [r0], -r2, asr #22
   14048:	cfstrdmi	mvd4, [r2], {121}	; 0x79
   1404c:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
   14050:	stmib	r3, {r2, r3, sp, lr}^
   14054:	lfmlt	f2, 2, [r0, #-12]!
   14058:	andcs	r4, r3, #1032192	; 0xfc000
   1405c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14060:	stc2	7, cr15, [r6], {245}	; 0xf5
   14064:	mvnle	r2, r0, lsl #16
   14068:	blcs	17f23fc <ftello64@plt+0x17ef8fc>
   1406c:	blcs	b83cd4 <ftello64@plt+0xb811d4>
   14070:	stclne	15, cr11, [r5], #72	; 0x48
   14074:	stmdbvc	r3!, {r0, r2, r5, r8, sl, fp, ip}
   14078:	rscle	r2, r1, r0, lsl #22
   1407c:			; <UNDEFINED> instruction: 0x46284937
   14080:			; <UNDEFINED> instruction: 0xf7f54479
   14084:	stmdacs	r0, {r0, r1, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   14088:	ldmdbmi	r5!, {r1, r3, r4, r6, r7, ip, lr, pc}
   1408c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   14090:	blx	fe35206e <ftello64@plt+0xfe34f56e>
   14094:	sbcsle	r2, r3, r0, lsl #16
   14098:			; <UNDEFINED> instruction: 0x46284932
   1409c:			; <UNDEFINED> instruction: 0xf7f54479
   140a0:	stmdacs	r0, {r0, r2, r7, r8, r9, fp, ip, sp, lr, pc}
   140a4:	ldmdbmi	r0!, {r2, r3, r6, r7, ip, lr, pc}
   140a8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   140ac:	blx	1fd208a <ftello64@plt+0x1fcf58a>
   140b0:	sbcle	r2, r5, r0, lsl #16
   140b4:	strtmi	r4, [r8], -sp, lsr #18
   140b8:			; <UNDEFINED> instruction: 0xf7f54479
   140bc:	stmiblt	r8, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   140c0:	strcs	r4, [r0], #-2603	; 0xfffff5d5
   140c4:	strcs	r4, [r1, #-2859]	; 0xfffff4d5
   140c8:	stmdbmi	fp!, {r1, r3, r4, r5, r6, sl, lr}
   140cc:			; <UNDEFINED> instruction: 0x4620447b
   140d0:	andsvs	r4, r1, r9, ror r4
   140d4:	strpl	lr, [r3], #-2499	; 0xfffff63d
   140d8:	andcs	fp, lr, r0, ror sp
   140dc:	ldc	7, cr15, [r6], {238}	; 0xee
   140e0:	str	r4, [r5, r4, lsl #12]!
   140e4:	strtmi	r4, [r8], -r5, lsr #28
   140e8:			; <UNDEFINED> instruction: 0x4631447e
   140ec:	blx	17d20ca <ftello64@plt+0x17cf5ca>
   140f0:	rscle	r2, r5, r0, lsl #16
   140f4:			; <UNDEFINED> instruction: 0x46204631
   140f8:	b	fe6d20b8 <ftello64@plt+0xfe6cf5b8>
   140fc:	strmi	r1, [r5], -r2, asr #24
   14100:			; <UNDEFINED> instruction: 0xf7eed015
   14104:	strtmi	lr, [r1], -r8, asr #17
   14108:			; <UNDEFINED> instruction: 0xf7ee4630
   1410c:	mcrrne	10, 9, lr, r3, cr2
   14110:	andsle	r4, r3, r5, lsl #12
   14114:	ldm	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14118:	blmi	6a6984 <ftello64@plt+0x6a3e84>
   1411c:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   14120:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
   14124:	andsvs	r4, r4, r8, lsl #12
   14128:	strne	lr, [r3, #-2499]	; 0xfffff63d
   1412c:			; <UNDEFINED> instruction: 0x4620bd70
   14130:	andcs	r4, r0, #51380224	; 0x3100000
   14134:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
   14138:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   1413c:			; <UNDEFINED> instruction: 0x46214630
   14140:			; <UNDEFINED> instruction: 0xf7ff2200
   14144:			; <UNDEFINED> instruction: 0x4628fc71
   14148:	svclt	0x0000bd70
   1414c:	andeq	r5, r1, r0, lsr #2
   14150:	andeq	r5, r1, r8, ror r3
   14154:	ldrdeq	r4, [r0], -lr
   14158:	andeq	r4, r0, sl, asr #7
   1415c:			; <UNDEFINED> instruction: 0x000043b0
   14160:	andeq	r4, r0, sl, lsr #7
   14164:	andeq	r4, r0, r0, lsr #7
   14168:	muleq	r0, sl, r3
   1416c:	muleq	r0, ip, r3
   14170:	andeq	r5, r1, r0, lsr #1
   14174:	strdeq	r5, [r1], -r8
   14178:	andeq	r1, r0, r8, ror #25
   1417c:	ldrdeq	r1, [r0], -r0
   14180:	andeq	r5, r1, sl, asr #32
   14184:	andeq	r5, r1, r2, lsr #5
   14188:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1418c:			; <UNDEFINED> instruction: 0x47706818
   14190:	ldrdeq	r4, [r1], -lr
   14194:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   14198:			; <UNDEFINED> instruction: 0x477068d8
   1419c:	andeq	r5, r1, lr, lsr #4
   141a0:	ldmdbmi	lr, {r0, r2, r3, r4, r6, r8, r9, fp, lr}^
   141a4:	ldrbtmi	r4, [fp], #-2654	; 0xfffff5a2
   141a8:	push	{r0, r3, r4, r5, r6, sl, lr}
   141ac:	strdlt	r4, [sl], r0
   141b0:	stmpl	sl, {r1, r2, r3, r4, r6, r7, fp, sp, lr}
   141b4:	andls	r6, r9, #1179648	; 0x120000
   141b8:	andeq	pc, r0, #79	; 0x4f
   141bc:	cmnle	r1, r0, lsl #28
   141c0:	ldmdbvs	r8, {r2, r9, sl, lr}
   141c4:	teqle	r7, r0, lsl #16
   141c8:	blcs	3225c <ftello64@plt+0x2f75c>
   141cc:	addshi	pc, sp, r0
   141d0:	ldreq	r4, [r9], -r2, lsr #12
   141d4:	svccc	0x0001f812
   141d8:	andcc	fp, r1, r4, asr pc
   141dc:	blcs	201ec <ftello64@plt+0x1d6ec>
   141e0:	strdcc	sp, [r1], -r7
   141e4:	ldmda	r2, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   141e8:	strmi	r7, [r5], -r3, lsr #16
   141ec:			; <UNDEFINED> instruction: 0xb1ab4602
   141f0:	stmdbcs	r0, {r0, r3, r4, r6, r9, ip, sp, pc}
   141f4:			; <UNDEFINED> instruction: 0xf802bfa8
   141f8:	ble	2e2e04 <ftello64@plt+0x2e0304>
   141fc:	ldmibeq	fp, {r4, r9, sl, lr}
   14200:	teqeq	pc, r1	; <UNPREDICTABLE>
   14204:	teqeq	pc, #99	; 0x63	; <UNPREDICTABLE>
   14208:	cmneq	pc, r1, rrx	; <UNPREDICTABLE>
   1420c:	blcc	d2214 <ftello64@plt+0xcf714>
   14210:			; <UNDEFINED> instruction: 0x46027051
   14214:	svccc	0x0001f814
   14218:	mvnle	r2, r0, lsl #22
   1421c:	andsvc	r2, r3, r0, lsl #6
   14220:	blmi	fe6b28 <ftello64@plt+0xfe4028>
   14224:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14228:	blls	26e298 <ftello64@plt+0x26b798>
   1422c:	cmnle	r1, sl, asr r0
   14230:	andlt	r4, sl, r8, lsr #12
   14234:	ldrhhi	lr, [r0, #141]!	; 0x8d
   14238:	ldrdhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   1423c:	ldrbtmi	r4, [r8], #3387	; 0xd3b
   14240:			; <UNDEFINED> instruction: 0xf8d8447d
   14244:	strtmi	r1, [r8], -r0
   14248:	ldmib	r2!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1424c:	strmi	r1, [r7], -r2, asr #24
   14250:	stmdavc	r3!, {r4, r6, ip, lr, pc}
   14254:	blcs	25ae4 <ftello64@plt+0x22fe4>
   14258:			; <UNDEFINED> instruction: 0x061bd059
   1425c:	svccc	0x0001f812
   14260:			; <UNDEFINED> instruction: 0x3601bf54
   14264:	blcs	21a84 <ftello64@plt+0x1ef84>
   14268:	ldfnep	f5, [r0], #-988	; 0xfffffc24
   1426c:	svc	0x00cef7ed
   14270:	strmi	r9, [r5], -r5, lsl #8
   14274:			; <UNDEFINED> instruction: 0xf7ee4620
   14278:	bge	24eba0 <ftello64@plt+0x24c0a0>
   1427c:	andls	sl, r0, #6144	; 0x1800
   14280:	bge	1fe69c <ftello64@plt+0x1fbb9c>
   14284:	strmi	r9, [r4], r6, lsl #10
   14288:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   1428c:			; <UNDEFINED> instruction: 0xf7eec607
   14290:	andcc	lr, r1, sl, lsl #16
   14294:	blls	1c82c4 <ftello64@plt+0x1c57c4>
   14298:	andsvc	r2, sl, r0, lsl #4
   1429c:			; <UNDEFINED> instruction: 0xf7ed4638
   142a0:			; <UNDEFINED> instruction: 0xe7bdeffa
   142a4:	b	ff3d2264 <ftello64@plt+0xff3cf764>
   142a8:	ldr	r4, [r9, r5, lsl #12]!
   142ac:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
   142b0:			; <UNDEFINED> instruction: 0xb1406998
   142b4:			; <UNDEFINED> instruction: 0x46214b1f
   142b8:	andcs	r4, r1, #40, 12	; 0x2800000
   142bc:	orrsvs	r4, sl, fp, ror r4
   142c0:	stmdb	sl!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   142c4:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   142c8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   142cc:	ldm	lr, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   142d0:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
   142d4:	tstls	r3, r9, lsl r8
   142d8:			; <UNDEFINED> instruction: 0xf7ee4606
   142dc:	stmdavs	r0, {r1, r2, r3, r6, r9, fp, sp, lr, pc}
   142e0:	ldmib	r2!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   142e4:	stmdbls	r3, {r1, r2, r4, r9, fp, lr}
   142e8:			; <UNDEFINED> instruction: 0x4603447a
   142ec:			; <UNDEFINED> instruction: 0xf7f84630
   142f0:			; <UNDEFINED> instruction: 0xe7dff959
   142f4:			; <UNDEFINED> instruction: 0xf8d84628
   142f8:	andcs	r1, r1, #0
   142fc:	blx	fe552302 <ftello64@plt+0xfe54f802>
   14300:			; <UNDEFINED> instruction: 0xf7ff4620
   14304:	strmi	pc, [r5], -sp, asr #30
   14308:	andcs	lr, r1, sl, lsl #15
   1430c:	ldrmi	lr, [lr], -sl, ror #14
   14310:	str	r2, [fp, r1]!
   14314:	stmia	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14318:	andeq	r5, r1, lr, lsl r2
   1431c:	andeq	r4, r1, r8, lsr #22
   14320:	strdeq	r0, [r0], -r4
   14324:	andeq	r4, r1, ip, lsr #21
   14328:	andeq	r4, r1, sl, lsr #30
   1432c:	andeq	r1, r0, r8, ror fp
   14330:	andeq	r5, r1, r6, lsl r1
   14334:	andeq	r5, r1, r8, lsl #2
   14338:	andeq	r4, r0, r2, lsr r1
   1433c:	muleq	r1, r6, lr
   14340:	ldrdeq	r1, [r0], -r0
   14344:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   14348:			; <UNDEFINED> instruction: 0xf7ff691b
   1434c:	svclt	0x0000bbcd
   14350:	andeq	r5, r1, lr, ror r0
   14354:	stmdblt	sl!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14358:	svclt	0x00a2f7ed
   1435c:	svclt	0x0098f7ed
   14360:			; <UNDEFINED> instruction: 0x4604b510
   14364:	teqlt	r8, r0, lsl #17
   14368:			; <UNDEFINED> instruction: 0xf7f96821
   1436c:	stmiavs	r0!, {r0, r1, r2, r3, r6, fp, ip, sp, lr, pc}
   14370:	ldmda	ip, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14374:	adcvs	r2, r3, r0, lsl #6
   14378:			; <UNDEFINED> instruction: 0xf7ee68e0
   1437c:	ldrdcs	lr, [r0], -r4
   14380:	svclt	0x0000bd10
   14384:			; <UNDEFINED> instruction: 0x4604b510
   14388:	strmi	r2, [r8], -r0, lsl #6
   1438c:	eorvs	r6, r3, r1, rrx
   14390:			; <UNDEFINED> instruction: 0xf7ed60e3
   14394:	adcvs	lr, r0, lr, asr pc
   14398:	ldfltd	f3, [r0, #-0]
   1439c:	stmib	ip!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   143a0:	rscvs	r6, r3, r3, lsl #16
   143a4:	svclt	0x0000bd10
   143a8:			; <UNDEFINED> instruction: 0x4604b510
   143ac:	strmi	r2, [r8], -r0, lsl #6
   143b0:	eorvs	r6, r3, r1, rrx
   143b4:			; <UNDEFINED> instruction: 0xf7ee60e3
   143b8:	adcvs	lr, r0, r2, lsr #18
   143bc:	ldfltd	f3, [r0, #-0]
   143c0:	ldmib	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   143c4:	rscvs	r6, r3, r3, lsl #16
   143c8:	svclt	0x0000bd10
   143cc:	stmdblt	r3!, {r0, r1, r6, r7, fp, sp, lr}
   143d0:	addmi	r6, sl, #131072	; 0x20000
   143d4:	andvs	sp, r3, r2, lsl #16
   143d8:			; <UNDEFINED> instruction: 0x47704770
   143dc:	bne	14ae5f0 <ftello64@plt+0x14abaf0>
   143e0:	ldrmi	r6, [r9], #-2
   143e4:			; <UNDEFINED> instruction: 0xf7ed4618
   143e8:	svclt	0x0000bfbd
   143ec:			; <UNDEFINED> instruction: 0xf382fab2
   143f0:			; <UNDEFINED> instruction: 0x4604b570
   143f4:	ldmdbeq	fp, {r6, r7, fp, sp, lr}^
   143f8:	svclt	0x00182800
   143fc:	tstlt	r3, r1, lsl #6
   14400:			; <UNDEFINED> instruction: 0x4615bd70
   14404:	andcc	lr, r0, #212, 18	; 0x350000
   14408:	stmiavs	r0!, {r1, r2, r3, r9, sl, lr}
   1440c:	addsmi	r1, r1, #1458176	; 0x164000
   14410:			; <UNDEFINED> instruction: 0xf505d308
   14414:	ldrmi	r6, [r1], #-384	; 0xfffffe80
   14418:			; <UNDEFINED> instruction: 0xf7ee6061
   1441c:	cmplt	r0, r6, lsr #20
   14420:	adcvs	r6, r0, r3, lsr #16
   14424:	ldrmi	r4, [r8], #-1578	; 0xfffff9d6
   14428:			; <UNDEFINED> instruction: 0xf7ed4631
   1442c:	stmdavs	r2!, {r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   14430:	eorvs	r4, r2, sl, lsr #8
   14434:			; <UNDEFINED> instruction: 0xf7eebd70
   14438:	stmdavs	r1!, {r5, r7, r8, fp, sp, lr, pc}
   1443c:	stmiavs	r0!, {r0, r1, fp, sp, lr}
   14440:	svclt	0x00082b00
   14444:	rscvs	r2, r3, ip, lsl #6
   14448:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1444c:	svclt	0x00def7f8
   14450:	strlt	fp, [r8, #-289]	; 0xfffffedf
   14454:			; <UNDEFINED> instruction: 0xffcaf7ff
   14458:	stclt	0, cr2, [r8, #-0]
   1445c:	ldrbmi	r2, [r0, -r0]!
   14460:	addlt	fp, r2, r0, lsl r5
   14464:	strmi	r4, [r8], -r4, lsl #12
   14468:			; <UNDEFINED> instruction: 0xf7ee9101
   1446c:	stmdbls	r1, {r1, r2, r3, r6, r8, fp, sp, lr, pc}
   14470:	strtmi	r4, [r0], -r2, lsl #12
   14474:	pop	{r1, ip, sp, pc}
   14478:			; <UNDEFINED> instruction: 0xf7ff4010
   1447c:	svclt	0x0000bfb7
   14480:			; <UNDEFINED> instruction: 0xf8dfb40e
   14484:	ldrlt	ip, [r0, #-116]	; 0xffffff8c
   14488:	bge	2806ac <ftello64@plt+0x27dbac>
   1448c:	ldrbtmi	r4, [ip], #2843	; 0xb1b
   14490:			; <UNDEFINED> instruction: 0xf8524604
   14494:	stmdage	r4, {r2, r8, r9, fp, ip}
   14498:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   1449c:	movwls	r6, #22555	; 0x581b
   144a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   144a4:			; <UNDEFINED> instruction: 0xf7ee9203
   144a8:	stmdacs	r0, {r2, r3, r4, r7, r8, fp, sp, lr, pc}
   144ac:	stmdbls	r4, {r0, r3, r4, r8, r9, fp, ip, lr, pc}
   144b0:	tstls	r1, r8, lsl #12
   144b4:	stmdb	r8!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   144b8:	strmi	r9, [r2], -r1, lsl #18
   144bc:			; <UNDEFINED> instruction: 0xf7ff4620
   144c0:	stmdals	r4, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   144c4:	svc	0x00b2f7ed
   144c8:	blmi	326d04 <ftello64@plt+0x324204>
   144cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   144d0:	blls	16e540 <ftello64@plt+0x16ba40>
   144d4:	qaddle	r4, sl, ip
   144d8:	pop	{r0, r1, r2, ip, sp, pc}
   144dc:	andlt	r4, r3, r0, lsl r0
   144e0:			; <UNDEFINED> instruction: 0xf7ee4770
   144e4:	stmdavs	r3, {r1, r3, r6, r8, fp, sp, lr, pc}
   144e8:	svclt	0x00082b00
   144ec:	rscvs	r2, r3, ip, lsl #6
   144f0:			; <UNDEFINED> instruction: 0xf7ede7ea
   144f4:	svclt	0x0000efd2
   144f8:	andeq	r4, r1, r2, asr #16
   144fc:	strdeq	r0, [r0], -r4
   14500:	andeq	r4, r1, r4, lsl #16
   14504:	strmi	r6, [r3], -r2, asr #17
   14508:	stmvs	r0, {r1, r6, r8, fp, ip, sp, pc}
   1450c:	ldmdavs	sl, {r0, r3, r8, ip, sp, pc}
   14510:	tstcs	r0, sl
   14514:	stmib	r3, {r2, r3, r9, sp}^
   14518:	ldrbmi	r1, [r0, -r2, lsl #4]!
   1451c:	svclt	0x0000e720
   14520:	blmi	6a6d8c <ftello64@plt+0x6a428c>
   14524:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   14528:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   1452c:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
   14530:			; <UNDEFINED> instruction: 0xf04f9301
   14534:	mvnlt	r0, r0, lsl #6
   14538:	ldmiblt	r3!, {r0, r1, r6, r7, fp, sp, lr}^
   1453c:	andcs	r6, ip, #65536	; 0x10000
   14540:	eorvs	r6, r9, r4, lsl #17
   14544:	andcc	lr, r2, #192, 18	; 0x300000
   14548:	stmdavs	r9!, {r2, r3, r8, ip, sp, pc}
   1454c:	bmi	442a98 <ftello64@plt+0x43ff98>
   14550:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   14554:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14558:	subsmi	r9, sl, r1, lsl #22
   1455c:			; <UNDEFINED> instruction: 0x4620d111
   14560:	ldclt	0, cr11, [r0, #-12]!
   14564:			; <UNDEFINED> instruction: 0xf7ee4620
   14568:	stmdacs	r0, {r7, r8, fp, sp, lr, pc}
   1456c:			; <UNDEFINED> instruction: 0x4604bf18
   14570:	stmiavs	r3, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   14574:	blcs	25f30 <ftello64@plt+0x23430>
   14578:			; <UNDEFINED> instruction: 0xf7ffd0e0
   1457c:			; <UNDEFINED> instruction: 0x4604fef1
   14580:			; <UNDEFINED> instruction: 0xf7ede7e2
   14584:	svclt	0x0000ef8a
   14588:	andeq	r4, r1, ip, lsr #15
   1458c:	strdeq	r0, [r0], -r4
   14590:	andeq	r4, r1, lr, ror r7
   14594:	strmi	fp, [r3], -r8, lsl #10
   14598:	stmdblt	r0!, {r6, r7, fp, sp, lr}
   1459c:			; <UNDEFINED> instruction: 0xb1096898
   145a0:	andvs	r6, fp, fp, lsl r8
   145a4:			; <UNDEFINED> instruction: 0xf7eebd08
   145a8:			; <UNDEFINED> instruction: 0x2000e9be
   145ac:	svclt	0x0000bd08
   145b0:	svclt	0x00081e4a
   145b4:			; <UNDEFINED> instruction: 0xf0c04770
   145b8:	addmi	r8, r8, #36, 2
   145bc:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   145c0:			; <UNDEFINED> instruction: 0xf0004211
   145c4:	blx	fec34a28 <ftello64@plt+0xfec31f28>
   145c8:	blx	fec913d0 <ftello64@plt+0xfec8e8d0>
   145cc:	bl	fe8d0fd8 <ftello64@plt+0xfe8ce4d8>
   145d0:			; <UNDEFINED> instruction: 0xf1c30303
   145d4:	andge	r0, r4, #2080374784	; 0x7c000000
   145d8:	movwne	lr, #15106	; 0x3b02
   145dc:	andeq	pc, r0, #79	; 0x4f
   145e0:	svclt	0x0000469f
   145e4:	andhi	pc, r0, pc, lsr #7
   145e8:	svcvc	0x00c1ebb0
   145ec:	bl	10c41f4 <ftello64@plt+0x10c16f4>
   145f0:	svclt	0x00280202
   145f4:	sbcvc	lr, r1, r0, lsr #23
   145f8:	svcvc	0x0081ebb0
   145fc:	bl	10c4204 <ftello64@plt+0x10c1704>
   14600:	svclt	0x00280202
   14604:	addvc	lr, r1, r0, lsr #23
   14608:	svcvc	0x0041ebb0
   1460c:	bl	10c4214 <ftello64@plt+0x10c1714>
   14610:	svclt	0x00280202
   14614:	subvc	lr, r1, r0, lsr #23
   14618:	svcvc	0x0001ebb0
   1461c:	bl	10c4224 <ftello64@plt+0x10c1724>
   14620:	svclt	0x00280202
   14624:	andvc	lr, r1, r0, lsr #23
   14628:	svcvs	0x00c1ebb0
   1462c:	bl	10c4234 <ftello64@plt+0x10c1734>
   14630:	svclt	0x00280202
   14634:	sbcvs	lr, r1, r0, lsr #23
   14638:	svcvs	0x0081ebb0
   1463c:	bl	10c4244 <ftello64@plt+0x10c1744>
   14640:	svclt	0x00280202
   14644:	addvs	lr, r1, r0, lsr #23
   14648:	svcvs	0x0041ebb0
   1464c:	bl	10c4254 <ftello64@plt+0x10c1754>
   14650:	svclt	0x00280202
   14654:	subvs	lr, r1, r0, lsr #23
   14658:	svcvs	0x0001ebb0
   1465c:	bl	10c4264 <ftello64@plt+0x10c1764>
   14660:	svclt	0x00280202
   14664:	andvs	lr, r1, r0, lsr #23
   14668:	svcpl	0x00c1ebb0
   1466c:	bl	10c4274 <ftello64@plt+0x10c1774>
   14670:	svclt	0x00280202
   14674:	sbcpl	lr, r1, r0, lsr #23
   14678:	svcpl	0x0081ebb0
   1467c:	bl	10c4284 <ftello64@plt+0x10c1784>
   14680:	svclt	0x00280202
   14684:	addpl	lr, r1, r0, lsr #23
   14688:	svcpl	0x0041ebb0
   1468c:	bl	10c4294 <ftello64@plt+0x10c1794>
   14690:	svclt	0x00280202
   14694:	subpl	lr, r1, r0, lsr #23
   14698:	svcpl	0x0001ebb0
   1469c:	bl	10c42a4 <ftello64@plt+0x10c17a4>
   146a0:	svclt	0x00280202
   146a4:	andpl	lr, r1, r0, lsr #23
   146a8:	svcmi	0x00c1ebb0
   146ac:	bl	10c42b4 <ftello64@plt+0x10c17b4>
   146b0:	svclt	0x00280202
   146b4:	sbcmi	lr, r1, r0, lsr #23
   146b8:	svcmi	0x0081ebb0
   146bc:	bl	10c42c4 <ftello64@plt+0x10c17c4>
   146c0:	svclt	0x00280202
   146c4:	addmi	lr, r1, r0, lsr #23
   146c8:	svcmi	0x0041ebb0
   146cc:	bl	10c42d4 <ftello64@plt+0x10c17d4>
   146d0:	svclt	0x00280202
   146d4:	submi	lr, r1, r0, lsr #23
   146d8:	svcmi	0x0001ebb0
   146dc:	bl	10c42e4 <ftello64@plt+0x10c17e4>
   146e0:	svclt	0x00280202
   146e4:	andmi	lr, r1, r0, lsr #23
   146e8:	svccc	0x00c1ebb0
   146ec:	bl	10c42f4 <ftello64@plt+0x10c17f4>
   146f0:	svclt	0x00280202
   146f4:	sbccc	lr, r1, r0, lsr #23
   146f8:	svccc	0x0081ebb0
   146fc:	bl	10c4304 <ftello64@plt+0x10c1804>
   14700:	svclt	0x00280202
   14704:	addcc	lr, r1, r0, lsr #23
   14708:	svccc	0x0041ebb0
   1470c:	bl	10c4314 <ftello64@plt+0x10c1814>
   14710:	svclt	0x00280202
   14714:	subcc	lr, r1, r0, lsr #23
   14718:	svccc	0x0001ebb0
   1471c:	bl	10c4324 <ftello64@plt+0x10c1824>
   14720:	svclt	0x00280202
   14724:	andcc	lr, r1, r0, lsr #23
   14728:	svccs	0x00c1ebb0
   1472c:	bl	10c4334 <ftello64@plt+0x10c1834>
   14730:	svclt	0x00280202
   14734:	sbccs	lr, r1, r0, lsr #23
   14738:	svccs	0x0081ebb0
   1473c:	bl	10c4344 <ftello64@plt+0x10c1844>
   14740:	svclt	0x00280202
   14744:	addcs	lr, r1, r0, lsr #23
   14748:	svccs	0x0041ebb0
   1474c:	bl	10c4354 <ftello64@plt+0x10c1854>
   14750:	svclt	0x00280202
   14754:	subcs	lr, r1, r0, lsr #23
   14758:	svccs	0x0001ebb0
   1475c:	bl	10c4364 <ftello64@plt+0x10c1864>
   14760:	svclt	0x00280202
   14764:	andcs	lr, r1, r0, lsr #23
   14768:	svcne	0x00c1ebb0
   1476c:	bl	10c4374 <ftello64@plt+0x10c1874>
   14770:	svclt	0x00280202
   14774:	sbcne	lr, r1, r0, lsr #23
   14778:	svcne	0x0081ebb0
   1477c:	bl	10c4384 <ftello64@plt+0x10c1884>
   14780:	svclt	0x00280202
   14784:	addne	lr, r1, r0, lsr #23
   14788:	svcne	0x0041ebb0
   1478c:	bl	10c4394 <ftello64@plt+0x10c1894>
   14790:	svclt	0x00280202
   14794:	subne	lr, r1, r0, lsr #23
   14798:	svcne	0x0001ebb0
   1479c:	bl	10c43a4 <ftello64@plt+0x10c18a4>
   147a0:	svclt	0x00280202
   147a4:	andne	lr, r1, r0, lsr #23
   147a8:	svceq	0x00c1ebb0
   147ac:	bl	10c43b4 <ftello64@plt+0x10c18b4>
   147b0:	svclt	0x00280202
   147b4:	sbceq	lr, r1, r0, lsr #23
   147b8:	svceq	0x0081ebb0
   147bc:	bl	10c43c4 <ftello64@plt+0x10c18c4>
   147c0:	svclt	0x00280202
   147c4:	addeq	lr, r1, r0, lsr #23
   147c8:	svceq	0x0041ebb0
   147cc:	bl	10c43d4 <ftello64@plt+0x10c18d4>
   147d0:	svclt	0x00280202
   147d4:	subeq	lr, r1, r0, lsr #23
   147d8:	svceq	0x0001ebb0
   147dc:	bl	10c43e4 <ftello64@plt+0x10c18e4>
   147e0:	svclt	0x00280202
   147e4:	andeq	lr, r1, r0, lsr #23
   147e8:			; <UNDEFINED> instruction: 0x47704610
   147ec:	andcs	fp, r1, ip, lsl #30
   147f0:	ldrbmi	r2, [r0, -r0]!
   147f4:			; <UNDEFINED> instruction: 0xf281fab1
   147f8:	andseq	pc, pc, #-2147483600	; 0x80000030
   147fc:			; <UNDEFINED> instruction: 0xf002fa20
   14800:	tstlt	r8, r0, ror r7
   14804:	rscscc	pc, pc, pc, asr #32
   14808:	stmiblt	lr, {ip, sp, lr, pc}^
   1480c:	rscsle	r2, r8, r0, lsl #18
   14810:	andmi	lr, r3, sp, lsr #18
   14814:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   14818:			; <UNDEFINED> instruction: 0x4006e8bd
   1481c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   14820:	smlatbeq	r3, r1, fp, lr
   14824:	svclt	0x00004770
   14828:			; <UNDEFINED> instruction: 0xf0002900
   1482c:	b	fe034d2c <ftello64@plt+0xfe03222c>
   14830:	svclt	0x00480c01
   14834:	cdpne	2, 4, cr4, cr10, cr9, {2}
   14838:	tsthi	pc, r0	; <UNPREDICTABLE>
   1483c:	svclt	0x00480003
   14840:	addmi	r4, fp, #805306372	; 0x30000004
   14844:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   14848:			; <UNDEFINED> instruction: 0xf0004211
   1484c:	blx	fecf4ce0 <ftello64@plt+0xfecf21e0>
   14850:	blx	fec91264 <ftello64@plt+0xfec8e764>
   14854:	bl	fe850a60 <ftello64@plt+0xfe84df60>
   14858:			; <UNDEFINED> instruction: 0xf1c20202
   1485c:	andge	r0, r4, pc, lsl r2
   14860:	andne	lr, r2, #0, 22
   14864:	andeq	pc, r0, pc, asr #32
   14868:	svclt	0x00004697
   1486c:	andhi	pc, r0, pc, lsr #7
   14870:	svcvc	0x00c1ebb3
   14874:	bl	104447c <ftello64@plt+0x104197c>
   14878:	svclt	0x00280000
   1487c:	bicvc	lr, r1, #166912	; 0x28c00
   14880:	svcvc	0x0081ebb3
   14884:	bl	104448c <ftello64@plt+0x104198c>
   14888:	svclt	0x00280000
   1488c:	orrvc	lr, r1, #166912	; 0x28c00
   14890:	svcvc	0x0041ebb3
   14894:	bl	104449c <ftello64@plt+0x104199c>
   14898:	svclt	0x00280000
   1489c:	movtvc	lr, #7075	; 0x1ba3
   148a0:	svcvc	0x0001ebb3
   148a4:	bl	10444ac <ftello64@plt+0x10419ac>
   148a8:	svclt	0x00280000
   148ac:	movwvc	lr, #7075	; 0x1ba3
   148b0:	svcvs	0x00c1ebb3
   148b4:	bl	10444bc <ftello64@plt+0x10419bc>
   148b8:	svclt	0x00280000
   148bc:	bicvs	lr, r1, #166912	; 0x28c00
   148c0:	svcvs	0x0081ebb3
   148c4:	bl	10444cc <ftello64@plt+0x10419cc>
   148c8:	svclt	0x00280000
   148cc:	orrvs	lr, r1, #166912	; 0x28c00
   148d0:	svcvs	0x0041ebb3
   148d4:	bl	10444dc <ftello64@plt+0x10419dc>
   148d8:	svclt	0x00280000
   148dc:	movtvs	lr, #7075	; 0x1ba3
   148e0:	svcvs	0x0001ebb3
   148e4:	bl	10444ec <ftello64@plt+0x10419ec>
   148e8:	svclt	0x00280000
   148ec:	movwvs	lr, #7075	; 0x1ba3
   148f0:	svcpl	0x00c1ebb3
   148f4:	bl	10444fc <ftello64@plt+0x10419fc>
   148f8:	svclt	0x00280000
   148fc:	bicpl	lr, r1, #166912	; 0x28c00
   14900:	svcpl	0x0081ebb3
   14904:	bl	104450c <ftello64@plt+0x1041a0c>
   14908:	svclt	0x00280000
   1490c:	orrpl	lr, r1, #166912	; 0x28c00
   14910:	svcpl	0x0041ebb3
   14914:	bl	104451c <ftello64@plt+0x1041a1c>
   14918:	svclt	0x00280000
   1491c:	movtpl	lr, #7075	; 0x1ba3
   14920:	svcpl	0x0001ebb3
   14924:	bl	104452c <ftello64@plt+0x1041a2c>
   14928:	svclt	0x00280000
   1492c:	movwpl	lr, #7075	; 0x1ba3
   14930:	svcmi	0x00c1ebb3
   14934:	bl	104453c <ftello64@plt+0x1041a3c>
   14938:	svclt	0x00280000
   1493c:	bicmi	lr, r1, #166912	; 0x28c00
   14940:	svcmi	0x0081ebb3
   14944:	bl	104454c <ftello64@plt+0x1041a4c>
   14948:	svclt	0x00280000
   1494c:	orrmi	lr, r1, #166912	; 0x28c00
   14950:	svcmi	0x0041ebb3
   14954:	bl	104455c <ftello64@plt+0x1041a5c>
   14958:	svclt	0x00280000
   1495c:	movtmi	lr, #7075	; 0x1ba3
   14960:	svcmi	0x0001ebb3
   14964:	bl	104456c <ftello64@plt+0x1041a6c>
   14968:	svclt	0x00280000
   1496c:	movwmi	lr, #7075	; 0x1ba3
   14970:	svccc	0x00c1ebb3
   14974:	bl	104457c <ftello64@plt+0x1041a7c>
   14978:	svclt	0x00280000
   1497c:	biccc	lr, r1, #166912	; 0x28c00
   14980:	svccc	0x0081ebb3
   14984:	bl	104458c <ftello64@plt+0x1041a8c>
   14988:	svclt	0x00280000
   1498c:	orrcc	lr, r1, #166912	; 0x28c00
   14990:	svccc	0x0041ebb3
   14994:	bl	104459c <ftello64@plt+0x1041a9c>
   14998:	svclt	0x00280000
   1499c:	movtcc	lr, #7075	; 0x1ba3
   149a0:	svccc	0x0001ebb3
   149a4:	bl	10445ac <ftello64@plt+0x1041aac>
   149a8:	svclt	0x00280000
   149ac:	movwcc	lr, #7075	; 0x1ba3
   149b0:	svccs	0x00c1ebb3
   149b4:	bl	10445bc <ftello64@plt+0x1041abc>
   149b8:	svclt	0x00280000
   149bc:	biccs	lr, r1, #166912	; 0x28c00
   149c0:	svccs	0x0081ebb3
   149c4:	bl	10445cc <ftello64@plt+0x1041acc>
   149c8:	svclt	0x00280000
   149cc:	orrcs	lr, r1, #166912	; 0x28c00
   149d0:	svccs	0x0041ebb3
   149d4:	bl	10445dc <ftello64@plt+0x1041adc>
   149d8:	svclt	0x00280000
   149dc:	movtcs	lr, #7075	; 0x1ba3
   149e0:	svccs	0x0001ebb3
   149e4:	bl	10445ec <ftello64@plt+0x1041aec>
   149e8:	svclt	0x00280000
   149ec:	movwcs	lr, #7075	; 0x1ba3
   149f0:	svcne	0x00c1ebb3
   149f4:	bl	10445fc <ftello64@plt+0x1041afc>
   149f8:	svclt	0x00280000
   149fc:	bicne	lr, r1, #166912	; 0x28c00
   14a00:	svcne	0x0081ebb3
   14a04:	bl	104460c <ftello64@plt+0x1041b0c>
   14a08:	svclt	0x00280000
   14a0c:	orrne	lr, r1, #166912	; 0x28c00
   14a10:	svcne	0x0041ebb3
   14a14:	bl	104461c <ftello64@plt+0x1041b1c>
   14a18:	svclt	0x00280000
   14a1c:	movtne	lr, #7075	; 0x1ba3
   14a20:	svcne	0x0001ebb3
   14a24:	bl	104462c <ftello64@plt+0x1041b2c>
   14a28:	svclt	0x00280000
   14a2c:	movwne	lr, #7075	; 0x1ba3
   14a30:	svceq	0x00c1ebb3
   14a34:	bl	104463c <ftello64@plt+0x1041b3c>
   14a38:	svclt	0x00280000
   14a3c:	biceq	lr, r1, #166912	; 0x28c00
   14a40:	svceq	0x0081ebb3
   14a44:	bl	104464c <ftello64@plt+0x1041b4c>
   14a48:	svclt	0x00280000
   14a4c:	orreq	lr, r1, #166912	; 0x28c00
   14a50:	svceq	0x0041ebb3
   14a54:	bl	104465c <ftello64@plt+0x1041b5c>
   14a58:	svclt	0x00280000
   14a5c:	movteq	lr, #7075	; 0x1ba3
   14a60:	svceq	0x0001ebb3
   14a64:	bl	104466c <ftello64@plt+0x1041b6c>
   14a68:	svclt	0x00280000
   14a6c:	movweq	lr, #7075	; 0x1ba3
   14a70:	svceq	0x0000f1bc
   14a74:	submi	fp, r0, #72, 30	; 0x120
   14a78:	b	fe726840 <ftello64@plt+0xfe723d40>
   14a7c:	svclt	0x00480f00
   14a80:	ldrbmi	r4, [r0, -r0, asr #4]!
   14a84:	andcs	fp, r0, r8, lsr pc
   14a88:	b	14046a0 <ftello64@plt+0x1401ba0>
   14a8c:			; <UNDEFINED> instruction: 0xf04070ec
   14a90:	ldrbmi	r0, [r0, -r1]!
   14a94:			; <UNDEFINED> instruction: 0xf281fab1
   14a98:	andseq	pc, pc, #-2147483600	; 0x80000030
   14a9c:	svceq	0x0000f1bc
   14aa0:			; <UNDEFINED> instruction: 0xf002fa23
   14aa4:	submi	fp, r0, #72, 30	; 0x120
   14aa8:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   14aac:			; <UNDEFINED> instruction: 0xf06fbfc8
   14ab0:	svclt	0x00b84000
   14ab4:	andmi	pc, r0, pc, asr #32
   14ab8:	ldmdalt	r6!, {ip, sp, lr, pc}^
   14abc:	rscsle	r2, r4, r0, lsl #18
   14ac0:	andmi	lr, r3, sp, lsr #18
   14ac4:	mrc2	7, 5, pc, cr3, cr15, {7}
   14ac8:			; <UNDEFINED> instruction: 0x4006e8bd
   14acc:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   14ad0:	smlatbeq	r3, r1, fp, lr
   14ad4:	svclt	0x00004770
   14ad8:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   14adc:	svclt	0x00be2900
   14ae0:			; <UNDEFINED> instruction: 0xf04f2000
   14ae4:	and	r4, r6, r0, lsl #2
   14ae8:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   14aec:			; <UNDEFINED> instruction: 0xf06fbf1c
   14af0:			; <UNDEFINED> instruction: 0xf04f4100
   14af4:			; <UNDEFINED> instruction: 0xf00030ff
   14af8:			; <UNDEFINED> instruction: 0xf1adb857
   14afc:	stmdb	sp!, {r3, sl, fp}^
   14b00:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   14b04:	blcs	4b730 <ftello64@plt+0x48c30>
   14b08:			; <UNDEFINED> instruction: 0xf000db1a
   14b0c:			; <UNDEFINED> instruction: 0xf8ddf853
   14b10:	ldmib	sp, {r2, sp, lr, pc}^
   14b14:	andlt	r2, r4, r2, lsl #6
   14b18:	submi	r4, r0, #112, 14	; 0x1c00000
   14b1c:	cmpeq	r1, r1, ror #22
   14b20:	blle	6df728 <ftello64@plt+0x6dcc28>
   14b24:			; <UNDEFINED> instruction: 0xf846f000
   14b28:	ldrd	pc, [r4], -sp
   14b2c:	movwcs	lr, #10717	; 0x29dd
   14b30:	submi	fp, r0, #4
   14b34:	cmpeq	r1, r1, ror #22
   14b38:	bl	18e5488 <ftello64@plt+0x18e2988>
   14b3c:	ldrbmi	r0, [r0, -r3, asr #6]!
   14b40:	bl	18e5490 <ftello64@plt+0x18e2990>
   14b44:			; <UNDEFINED> instruction: 0xf0000343
   14b48:			; <UNDEFINED> instruction: 0xf8ddf835
   14b4c:	ldmib	sp, {r2, sp, lr, pc}^
   14b50:	andlt	r2, r4, r2, lsl #6
   14b54:	bl	186545c <ftello64@plt+0x186295c>
   14b58:	ldrbmi	r0, [r0, -r1, asr #2]!
   14b5c:	bl	18e54ac <ftello64@plt+0x18e29ac>
   14b60:			; <UNDEFINED> instruction: 0xf0000343
   14b64:			; <UNDEFINED> instruction: 0xf8ddf827
   14b68:	ldmib	sp, {r2, sp, lr, pc}^
   14b6c:	andlt	r2, r4, r2, lsl #6
   14b70:	bl	18e54c0 <ftello64@plt+0x18e29c0>
   14b74:	ldrbmi	r0, [r0, -r3, asr #6]!
   14b78:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   14b7c:	svclt	0x00082900
   14b80:	svclt	0x001c2800
   14b84:	mvnscc	pc, pc, asr #32
   14b88:	rscscc	pc, pc, pc, asr #32
   14b8c:	stmdalt	ip, {ip, sp, lr, pc}
   14b90:	stfeqd	f7, [r8], {173}	; 0xad
   14b94:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   14b98:			; <UNDEFINED> instruction: 0xf80cf000
   14b9c:	ldrd	pc, [r4], -sp
   14ba0:	movwcs	lr, #10717	; 0x29dd
   14ba4:	ldrbmi	fp, [r0, -r4]!
   14ba8:			; <UNDEFINED> instruction: 0xf04fb502
   14bac:			; <UNDEFINED> instruction: 0xf7ed0008
   14bb0:	vstrlt	d14, [r2, #-240]	; 0xffffff10
   14bb4:	svclt	0x00084299
   14bb8:	push	{r4, r7, r9, lr}
   14bbc:			; <UNDEFINED> instruction: 0x46044ff0
   14bc0:	andcs	fp, r0, r8, lsr pc
   14bc4:			; <UNDEFINED> instruction: 0xf8dd460d
   14bc8:	svclt	0x0038c024
   14bcc:	cmnle	fp, #1048576	; 0x100000
   14bd0:			; <UNDEFINED> instruction: 0x46994690
   14bd4:			; <UNDEFINED> instruction: 0xf283fab3
   14bd8:	rsbsle	r2, r0, r0, lsl #22
   14bdc:			; <UNDEFINED> instruction: 0xf385fab5
   14be0:	rsble	r2, r8, r0, lsl #26
   14be4:			; <UNDEFINED> instruction: 0xf1a21ad2
   14be8:	blx	258470 <ftello64@plt+0x255970>
   14bec:	blx	2537fc <ftello64@plt+0x250cfc>
   14bf0:			; <UNDEFINED> instruction: 0xf1c2f30e
   14bf4:	b	12d687c <ftello64@plt+0x12d3d7c>
   14bf8:	blx	a1780c <ftello64@plt+0xa14d0c>
   14bfc:	b	1311820 <ftello64@plt+0x130ed20>
   14c00:	blx	217814 <ftello64@plt+0x214d14>
   14c04:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   14c08:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   14c0c:	andcs	fp, r0, ip, lsr pc
   14c10:	movwle	r4, #42497	; 0xa601
   14c14:	bl	fed1cc20 <ftello64@plt+0xfed1a120>
   14c18:	blx	15c48 <ftello64@plt+0x13148>
   14c1c:	blx	85105c <ftello64@plt+0x84e55c>
   14c20:	bl	1991844 <ftello64@plt+0x198ed44>
   14c24:	tstmi	r9, #46137344	; 0x2c00000
   14c28:	bcs	24e70 <ftello64@plt+0x22370>
   14c2c:	b	1408d24 <ftello64@plt+0x1406224>
   14c30:	b	13d6da0 <ftello64@plt+0x13d42a0>
   14c34:	b	12171a8 <ftello64@plt+0x12146a8>
   14c38:	ldrmi	r7, [r6], -fp, asr #17
   14c3c:	bl	fed4cc70 <ftello64@plt+0xfed4a170>
   14c40:	bl	1955868 <ftello64@plt+0x1952d68>
   14c44:	ldmne	fp, {r0, r3, r9, fp}^
   14c48:	beq	2cf978 <ftello64@plt+0x2cce78>
   14c4c:			; <UNDEFINED> instruction: 0xf14a1c5c
   14c50:	cfsh32cc	mvfx0, mvfx1, #0
   14c54:	strbmi	sp, [sp, #-7]
   14c58:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   14c5c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   14c60:	adfccsz	f4, f1, #5.0
   14c64:	blx	189448 <ftello64@plt+0x186948>
   14c68:	blx	95288c <ftello64@plt+0x94fd8c>
   14c6c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   14c70:	vseleq.f32	s30, s28, s11
   14c74:	blx	95b07c <ftello64@plt+0x95857c>
   14c78:	b	1112c88 <ftello64@plt+0x1110188>
   14c7c:			; <UNDEFINED> instruction: 0xf1a2040e
   14c80:			; <UNDEFINED> instruction: 0xf1c20720
   14c84:	blx	21650c <ftello64@plt+0x213a0c>
   14c88:	blx	151898 <ftello64@plt+0x14ed98>
   14c8c:	blx	1528b0 <ftello64@plt+0x14fdb0>
   14c90:	b	11114a0 <ftello64@plt+0x110e9a0>
   14c94:	blx	9158b8 <ftello64@plt+0x912db8>
   14c98:	bl	11924b8 <ftello64@plt+0x118f9b8>
   14c9c:	teqmi	r3, #1073741824	; 0x40000000
   14ca0:	strbmi	r1, [r5], -r0, lsl #21
   14ca4:	tsteq	r3, r1, ror #22
   14ca8:	svceq	0x0000f1bc
   14cac:	stmib	ip, {r0, ip, lr, pc}^
   14cb0:	pop	{r8, sl, lr}
   14cb4:	blx	fed38c7c <ftello64@plt+0xfed3617c>
   14cb8:	msrcc	CPSR_, #132, 6	; 0x10000002
   14cbc:	blx	fee4eb0c <ftello64@plt+0xfee4c00c>
   14cc0:	blx	fed916e8 <ftello64@plt+0xfed8ebe8>
   14cc4:	eorcc	pc, r0, #335544322	; 0x14000002
   14cc8:	orrle	r2, fp, r0, lsl #26
   14ccc:	svclt	0x0000e7f3
   14cd0:	mvnsmi	lr, #737280	; 0xb4000
   14cd4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   14cd8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   14cdc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   14ce0:	b	fe152c9c <ftello64@plt+0xfe15019c>
   14ce4:	blne	1da5ee0 <ftello64@plt+0x1da33e0>
   14ce8:	strhle	r1, [sl], -r6
   14cec:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   14cf0:	svccc	0x0004f855
   14cf4:	strbmi	r3, [sl], -r1, lsl #8
   14cf8:	ldrtmi	r4, [r8], -r1, asr #12
   14cfc:	adcmi	r4, r6, #152, 14	; 0x2600000
   14d00:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   14d04:	svclt	0x000083f8
   14d08:			; <UNDEFINED> instruction: 0x00013db2
   14d0c:	andeq	r3, r1, r8, lsr #27
   14d10:	svclt	0x00004770
   14d14:	tstcs	r0, r2, lsl #22
   14d18:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   14d1c:	ldclt	7, cr15, [lr, #-948]!	; 0xfffffc4c
   14d20:	andeq	r4, r1, r8, ror #5

Disassembly of section .fini:

00014d24 <.fini>:
   14d24:	push	{r3, lr}
   14d28:	pop	{r3, pc}
