
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.948785                       # Number of seconds simulated
sim_ticks                                1948784860000                       # Number of ticks simulated
final_tick                               1948784860000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1009990                       # Simulator instruction rate (inst/s)
host_op_rate                                  1617944                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2112993499                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660256                       # Number of bytes of host memory used
host_seconds                                   922.29                       # Real time elapsed on the host
sim_insts                                   931499910                       # Number of instructions simulated
sim_ops                                    1492207794                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         6586304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6609024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       664128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          664128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           102911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              103266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10377                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10377                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              11659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            3379698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3391356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         11659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          340791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               340791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          340791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             11659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           3379698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3732147                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684118                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342491                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936609                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1422005638                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1948784860000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3897569720                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931499910                       # Number of instructions committed
system.cpu.committedOps                    1492207794                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491701080                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1967                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571460                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491701080                       # number of integer instructions
system.cpu.num_fp_insts                          1967                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935084                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545512944                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199327                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310526                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026603                       # number of memory refs
system.cpu.num_load_insts                   382684113                       # Number of load instructions
system.cpu.num_store_insts                   56342490                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3897569720                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742412                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 914844152     61.31%     61.34% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.07%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.65%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492207794                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.921536                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026609                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1767599                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            248.374552                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.921536                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999847                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999847                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1757874035                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1757874035                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    380933517                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       380933517                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56325492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56325492                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     437259009                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        437259009                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    437259009                       # number of overall hits
system.cpu.dcache.overall_hits::total       437259009                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1750601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1750601                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        16999                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16999                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1767600                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1767600                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1767600                       # number of overall misses
system.cpu.dcache.overall_misses::total       1767600                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  86403363500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86403363500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3056509500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3056509500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  89459873000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  89459873000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  89459873000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  89459873000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026609                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026609                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026609                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026609                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004575                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000302                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004026                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004026                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004026                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004026                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49356.400173                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49356.400173                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 179805.253250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 179805.253250                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 50610.926115                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50610.926115                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50610.926115                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50610.926115                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        59519                       # number of writebacks
system.cpu.dcache.writebacks::total             59519                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1750601                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1750601                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        16999                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16999                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1767600                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1767600                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1767600                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1767600                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  84652762500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  84652762500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3039510500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3039510500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  87692273000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  87692273000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  87692273000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  87692273000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004026                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004026                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004026                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004026                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 48356.400173                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48356.400173                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 178805.253250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 178805.253250                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49610.926115                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49610.926115                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49610.926115                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49610.926115                       # average overall mshr miss latency
system.cpu.dcache.replacements                1767087                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           308.933804                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1422005638                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4005649.684507                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   308.933804                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.603386                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.603386                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5688022907                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5688022907                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1422005283                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1422005283                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1422005283                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1422005283                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1422005283                       # number of overall hits
system.cpu.icache.overall_hits::total      1422005283                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     60700000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60700000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     60700000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60700000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     60700000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60700000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1422005638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1422005638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1422005638                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1422005638                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1422005638                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1422005638                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 170985.915493                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 170985.915493                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 170985.915493                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 170985.915493                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 170985.915493                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 170985.915493                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           13                       # number of writebacks
system.cpu.icache.writebacks::total                13                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     60345000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60345000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     60345000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60345000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     60345000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60345000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 169985.915493                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 169985.915493                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 169985.915493                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 169985.915493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 169985.915493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 169985.915493                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.559711                       # Cycle average of tags in use
system.l2.tags.total_refs                     3529002                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1712083                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.061233                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.099984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.467809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.991917                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999297                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          770                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1150                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15852303                       # Number of tag accesses
system.l2.tags.data_accesses                 15852303                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        59519                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            59519                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           13                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               13                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                  2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          56020                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             56020                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 56022                       # number of demand (read+write) hits
system.l2.demand_hits::total                    56022                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                56022                       # number of overall hits
system.l2.overall_hits::total                   56022                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16996                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16996                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694581                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694581                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711577                       # number of demand (read+write) misses
system.l2.demand_misses::total                1711932                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data            1711577                       # number of overall misses
system.l2.overall_misses::total               1711932                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   3013980500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3013980500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     59812000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59812000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  81438651000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  81438651000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      59812000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   84452631500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      84512443500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     59812000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  84452631500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     84512443500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        59519                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        59519                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           13                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           13                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          16998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1750601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1750601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1767599                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1767954                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1767599                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1767954                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.968000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.968000                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.968306                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.968313                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.968306                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.968313                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 177334.696399                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 177334.696399                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 168484.507042                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 168484.507042                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 48058.281664                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 48058.281664                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 168484.507042                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 49341.999513                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 49366.705862                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 168484.507042                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 49341.999513                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 49366.705862                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1517410                       # number of writebacks
system.l2.writebacks::total                   1517410                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         6053                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6053                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        16996                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16996                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694581                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694581                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711577                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1711932                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711577                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1711932                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   2844020500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2844020500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     56262000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56262000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  64492841000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  64492841000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     56262000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  67336861500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  67393123500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     56262000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  67336861500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  67393123500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.968000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.968000                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.968306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.968313                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.968306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.968313                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 167334.696399                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 167334.696399                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 158484.507042                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 158484.507042                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 38058.281664                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 38058.281664                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 158484.507042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 39341.999513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39366.705862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 158484.507042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 39341.999513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39366.705862                       # average overall mshr miss latency
system.l2.replacements                        1710035                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  8161.239363                       # Cycle average of tags in use
system.l3.tags.total_refs                     3381588                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    106917                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     31.628160                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1276.149208                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          2.197974                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       6882.892180                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.155780                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000268                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.840197                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.996245                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         7961                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  13796169                       # Number of tag accesses
system.l3.tags.data_accesses                 13796169                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1517410                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1517410                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1608665                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1608665                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1608666                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1608666                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1608666                       # number of overall hits
system.l3.overall_hits::total                 1608666                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        85916                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           86271                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              102911                       # number of demand (read+write) misses
system.l3.demand_misses::total                 103266                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data             102911                       # number of overall misses
system.l3.overall_misses::total                103266                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   2657054000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2657054000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     52357000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  28917410500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  28969767500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      52357000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   31574464500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      31626821500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     52357000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  31574464500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     31626821500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1517410                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1517410                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16996                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16996                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694581                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1694936                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711577                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1711932                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711577                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1711932                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.050700                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.050899                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.060126                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.060321                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.060126                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.060321                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 156343.277435                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 156343.277435                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 147484.507042                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 336577.709623                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 335799.602416                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 147484.507042                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 306813.309559                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 306265.581121                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 147484.507042                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 306813.309559                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 306265.581121                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                10377                       # number of writebacks
system.l3.writebacks::total                     10377                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks        40725                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         40725                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        85916                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        86271                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         102911                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            103266                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        102911                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           103266                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   2487104000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2487104000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     48807000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  28058250500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  28107057500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     48807000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  30545354500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  30594161500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     48807000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  30545354500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  30594161500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.050700                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.050899                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.060126                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.060321                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.060126                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.060321                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 146343.277435                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 146343.277435                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 137484.507042                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 326577.709623                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 325799.602416                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 137484.507042                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 296813.309559                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 296265.581121                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 137484.507042                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 296813.309559                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 296265.581121                       # average overall mshr miss latency
system.l3.replacements                          98725                       # number of replacements
system.membus.snoop_filter.tot_requests        198876                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        95610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              86271                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10377                       # Transaction distribution
system.membus.trans_dist::CleanEvict            84364                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16995                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         86271                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       301273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       301273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 301273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      7273152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      7273152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7273152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            103266                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  103266    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              103266                       # Request fanout histogram
system.membus.reqLayer2.occupancy           240548000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          516336000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3535055                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1767101                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           7509                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         7509                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1750956                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1587306                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           13                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1988541                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16998                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16998                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1750601                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5302287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5303010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        23552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    116935552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              116959104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1808760                       # Total snoops (count)
system.tol2bus.snoopTraffic                  97778368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3576715                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002099                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045771                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3569206     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7509      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3576715                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1827059500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2651399000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1948784860000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1694936                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1527787                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          281319                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16996                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16996                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1694936                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5134245                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    206677888                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           98725                       # Total snoops (count)
system.tol3bus.snoopTraffic                    664128                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3521054                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.028038                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.165083                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3422329     97.20%     97.20% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  98725      2.80%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3521054                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3228582484                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2567898016                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
