set tool_name "Active-HDL (Verilog)"
set corner_file_list {
    {{"Slow -6 1.2V 85 Model"} {sdr_tx_6_1200mv_85c_slow.vo sdr_tx_6_1200mv_85c_v_slow.sdo}}
    {{"Slow -6 1.2V 0 Model"} {sdr_tx_6_1200mv_0c_slow.vo sdr_tx_6_1200mv_0c_v_slow.sdo}}
    {{"Fast -M 1.2V 0 Model"} {sdr_tx_min_1200mv_0c_fast.vo sdr_tx_min_1200mv_0c_v_fast.sdo}}
}
