$comment
	File created using the following command:
		vcd file computador.msim.vcd -direction
$end
$date
	Wed Sep 29 21:05:04 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module computador_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " FPGA_RESET_N $end
$var wire 1 # HEX0 [6] $end
$var wire 1 $ HEX0 [5] $end
$var wire 1 % HEX0 [4] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [2] $end
$var wire 1 ( HEX0 [1] $end
$var wire 1 ) HEX0 [0] $end
$var wire 1 * HEX1 [6] $end
$var wire 1 + HEX1 [5] $end
$var wire 1 , HEX1 [4] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [2] $end
$var wire 1 / HEX1 [1] $end
$var wire 1 0 HEX1 [0] $end
$var wire 1 1 HEX2 [6] $end
$var wire 1 2 HEX2 [5] $end
$var wire 1 3 HEX2 [4] $end
$var wire 1 4 HEX2 [3] $end
$var wire 1 5 HEX2 [2] $end
$var wire 1 6 HEX2 [1] $end
$var wire 1 7 HEX2 [0] $end
$var wire 1 8 HEX3 [6] $end
$var wire 1 9 HEX3 [5] $end
$var wire 1 : HEX3 [4] $end
$var wire 1 ; HEX3 [3] $end
$var wire 1 < HEX3 [2] $end
$var wire 1 = HEX3 [1] $end
$var wire 1 > HEX3 [0] $end
$var wire 1 ? HEX4 [6] $end
$var wire 1 @ HEX4 [5] $end
$var wire 1 A HEX4 [4] $end
$var wire 1 B HEX4 [3] $end
$var wire 1 C HEX4 [2] $end
$var wire 1 D HEX4 [1] $end
$var wire 1 E HEX4 [0] $end
$var wire 1 F HEX5 [6] $end
$var wire 1 G HEX5 [5] $end
$var wire 1 H HEX5 [4] $end
$var wire 1 I HEX5 [3] $end
$var wire 1 J HEX5 [2] $end
$var wire 1 K HEX5 [1] $end
$var wire 1 L HEX5 [0] $end
$var wire 1 M KEY [3] $end
$var wire 1 N KEY [2] $end
$var wire 1 O KEY [1] $end
$var wire 1 P KEY [0] $end
$var wire 1 Q LEDR [9] $end
$var wire 1 R LEDR [8] $end
$var wire 1 S LEDR [7] $end
$var wire 1 T LEDR [6] $end
$var wire 1 U LEDR [5] $end
$var wire 1 V LEDR [4] $end
$var wire 1 W LEDR [3] $end
$var wire 1 X LEDR [2] $end
$var wire 1 Y LEDR [1] $end
$var wire 1 Z LEDR [0] $end
$var wire 1 [ SW [9] $end
$var wire 1 \ SW [8] $end
$var wire 1 ] SW [7] $end
$var wire 1 ^ SW [6] $end
$var wire 1 _ SW [5] $end
$var wire 1 ` SW [4] $end
$var wire 1 a SW [3] $end
$var wire 1 b SW [2] $end
$var wire 1 c SW [1] $end
$var wire 1 d SW [0] $end

$scope module i1 $end
$var wire 1 e gnd $end
$var wire 1 f vcc $end
$var wire 1 g unknown $end
$var wire 1 h devoe $end
$var wire 1 i devclrn $end
$var wire 1 j devpor $end
$var wire 1 k ww_devoe $end
$var wire 1 l ww_devclrn $end
$var wire 1 m ww_devpor $end
$var wire 1 n ww_CLOCK_50 $end
$var wire 1 o ww_KEY [3] $end
$var wire 1 p ww_KEY [2] $end
$var wire 1 q ww_KEY [1] $end
$var wire 1 r ww_KEY [0] $end
$var wire 1 s ww_FPGA_RESET_N $end
$var wire 1 t ww_SW [9] $end
$var wire 1 u ww_SW [8] $end
$var wire 1 v ww_SW [7] $end
$var wire 1 w ww_SW [6] $end
$var wire 1 x ww_SW [5] $end
$var wire 1 y ww_SW [4] $end
$var wire 1 z ww_SW [3] $end
$var wire 1 { ww_SW [2] $end
$var wire 1 | ww_SW [1] $end
$var wire 1 } ww_SW [0] $end
$var wire 1 ~ ww_HEX0 [6] $end
$var wire 1 !! ww_HEX0 [5] $end
$var wire 1 "! ww_HEX0 [4] $end
$var wire 1 #! ww_HEX0 [3] $end
$var wire 1 $! ww_HEX0 [2] $end
$var wire 1 %! ww_HEX0 [1] $end
$var wire 1 &! ww_HEX0 [0] $end
$var wire 1 '! ww_HEX1 [6] $end
$var wire 1 (! ww_HEX1 [5] $end
$var wire 1 )! ww_HEX1 [4] $end
$var wire 1 *! ww_HEX1 [3] $end
$var wire 1 +! ww_HEX1 [2] $end
$var wire 1 ,! ww_HEX1 [1] $end
$var wire 1 -! ww_HEX1 [0] $end
$var wire 1 .! ww_HEX2 [6] $end
$var wire 1 /! ww_HEX2 [5] $end
$var wire 1 0! ww_HEX2 [4] $end
$var wire 1 1! ww_HEX2 [3] $end
$var wire 1 2! ww_HEX2 [2] $end
$var wire 1 3! ww_HEX2 [1] $end
$var wire 1 4! ww_HEX2 [0] $end
$var wire 1 5! ww_HEX3 [6] $end
$var wire 1 6! ww_HEX3 [5] $end
$var wire 1 7! ww_HEX3 [4] $end
$var wire 1 8! ww_HEX3 [3] $end
$var wire 1 9! ww_HEX3 [2] $end
$var wire 1 :! ww_HEX3 [1] $end
$var wire 1 ;! ww_HEX3 [0] $end
$var wire 1 <! ww_HEX4 [6] $end
$var wire 1 =! ww_HEX4 [5] $end
$var wire 1 >! ww_HEX4 [4] $end
$var wire 1 ?! ww_HEX4 [3] $end
$var wire 1 @! ww_HEX4 [2] $end
$var wire 1 A! ww_HEX4 [1] $end
$var wire 1 B! ww_HEX4 [0] $end
$var wire 1 C! ww_HEX5 [6] $end
$var wire 1 D! ww_HEX5 [5] $end
$var wire 1 E! ww_HEX5 [4] $end
$var wire 1 F! ww_HEX5 [3] $end
$var wire 1 G! ww_HEX5 [2] $end
$var wire 1 H! ww_HEX5 [1] $end
$var wire 1 I! ww_HEX5 [0] $end
$var wire 1 J! ww_LEDR [9] $end
$var wire 1 K! ww_LEDR [8] $end
$var wire 1 L! ww_LEDR [7] $end
$var wire 1 M! ww_LEDR [6] $end
$var wire 1 N! ww_LEDR [5] $end
$var wire 1 O! ww_LEDR [4] $end
$var wire 1 P! ww_LEDR [3] $end
$var wire 1 Q! ww_LEDR [2] $end
$var wire 1 R! ww_LEDR [1] $end
$var wire 1 S! ww_LEDR [0] $end
$var wire 1 T! \HEX0[0]~output_o\ $end
$var wire 1 U! \HEX0[1]~output_o\ $end
$var wire 1 V! \HEX0[2]~output_o\ $end
$var wire 1 W! \HEX0[3]~output_o\ $end
$var wire 1 X! \HEX0[4]~output_o\ $end
$var wire 1 Y! \HEX0[5]~output_o\ $end
$var wire 1 Z! \HEX0[6]~output_o\ $end
$var wire 1 [! \HEX1[0]~output_o\ $end
$var wire 1 \! \HEX1[1]~output_o\ $end
$var wire 1 ]! \HEX1[2]~output_o\ $end
$var wire 1 ^! \HEX1[3]~output_o\ $end
$var wire 1 _! \HEX1[4]~output_o\ $end
$var wire 1 `! \HEX1[5]~output_o\ $end
$var wire 1 a! \HEX1[6]~output_o\ $end
$var wire 1 b! \HEX2[0]~output_o\ $end
$var wire 1 c! \HEX2[1]~output_o\ $end
$var wire 1 d! \HEX2[2]~output_o\ $end
$var wire 1 e! \HEX2[3]~output_o\ $end
$var wire 1 f! \HEX2[4]~output_o\ $end
$var wire 1 g! \HEX2[5]~output_o\ $end
$var wire 1 h! \HEX2[6]~output_o\ $end
$var wire 1 i! \HEX3[0]~output_o\ $end
$var wire 1 j! \HEX3[1]~output_o\ $end
$var wire 1 k! \HEX3[2]~output_o\ $end
$var wire 1 l! \HEX3[3]~output_o\ $end
$var wire 1 m! \HEX3[4]~output_o\ $end
$var wire 1 n! \HEX3[5]~output_o\ $end
$var wire 1 o! \HEX3[6]~output_o\ $end
$var wire 1 p! \HEX4[0]~output_o\ $end
$var wire 1 q! \HEX4[1]~output_o\ $end
$var wire 1 r! \HEX4[2]~output_o\ $end
$var wire 1 s! \HEX4[3]~output_o\ $end
$var wire 1 t! \HEX4[4]~output_o\ $end
$var wire 1 u! \HEX4[5]~output_o\ $end
$var wire 1 v! \HEX4[6]~output_o\ $end
$var wire 1 w! \HEX5[0]~output_o\ $end
$var wire 1 x! \HEX5[1]~output_o\ $end
$var wire 1 y! \HEX5[2]~output_o\ $end
$var wire 1 z! \HEX5[3]~output_o\ $end
$var wire 1 {! \HEX5[4]~output_o\ $end
$var wire 1 |! \HEX5[5]~output_o\ $end
$var wire 1 }! \HEX5[6]~output_o\ $end
$var wire 1 ~! \LEDR[0]~output_o\ $end
$var wire 1 !" \LEDR[1]~output_o\ $end
$var wire 1 "" \LEDR[2]~output_o\ $end
$var wire 1 #" \LEDR[3]~output_o\ $end
$var wire 1 $" \LEDR[4]~output_o\ $end
$var wire 1 %" \LEDR[5]~output_o\ $end
$var wire 1 &" \LEDR[6]~output_o\ $end
$var wire 1 '" \LEDR[7]~output_o\ $end
$var wire 1 (" \LEDR[8]~output_o\ $end
$var wire 1 )" \LEDR[9]~output_o\ $end
$var wire 1 *" \CLOCK_50~input_o\ $end
$var wire 1 +" \ROM|memROM~12_combout\ $end
$var wire 1 ," \ROM|memROM~1_combout\ $end
$var wire 1 -" \ROM|memROM~19_combout\ $end
$var wire 1 ." \ROM|memROM~2_combout\ $end
$var wire 1 /" \ROM|memROM~21_combout\ $end
$var wire 1 0" \ROM|memROM~3_combout\ $end
$var wire 1 1" \ROM|memROM~22_combout\ $end
$var wire 1 2" \ROM|memROM~4_combout\ $end
$var wire 1 3" \ROM|memROM~20_combout\ $end
$var wire 1 4" \CPU|DECODER|sinais_controle~0_combout\ $end
$var wire 1 5" \CPU|DECODER|HAB_A~0_combout\ $end
$var wire 1 6" \CPU|DECODER|OP_ULA[0]~2_combout\ $end
$var wire 1 7" \CPU|DECODER|ENABLE_READ~0_combout\ $end
$var wire 1 8" \ROM|memROM~8_combout\ $end
$var wire 1 9" \ROM|memROM~9_combout\ $end
$var wire 1 :" \ENABLE_SWR~0_combout\ $end
$var wire 1 ;" \ENABLE_SWR~2_combout\ $end
$var wire 1 <" \SW[4]~input_o\ $end
$var wire 1 =" \CPU|DECODER|SEL_MUX~0_combout\ $end
$var wire 1 >" \SW[3]~input_o\ $end
$var wire 1 ?" \ROM|memROM~15_combout\ $end
$var wire 1 @" \ROM|memROM~24_combout\ $end
$var wire 1 A" \ROM|memROM~10_combout\ $end
$var wire 1 B" \ROM|memROM~23_combout\ $end
$var wire 1 C" \RAM|ram~695_combout\ $end
$var wire 1 D" \CPU|DECODER|Equal5~0_combout\ $end
$var wire 1 E" \RAM|process_0~0_combout\ $end
$var wire 1 F" \RAM|ram~696_combout\ $end
$var wire 1 G" \RAM|ram~15_q\ $end
$var wire 1 H" \RAM|ram~697_combout\ $end
$var wire 1 I" \RAM|ram~698_combout\ $end
$var wire 1 J" \RAM|ram~271_q\ $end
$var wire 1 K" \RAM|ram~699_combout\ $end
$var wire 1 L" \RAM|ram~700_combout\ $end
$var wire 1 M" \RAM|ram~143_q\ $end
$var wire 1 N" \RAM|ram~701_combout\ $end
$var wire 1 O" \RAM|ram~702_combout\ $end
$var wire 1 P" \RAM|ram~399_q\ $end
$var wire 1 Q" \RAM|ram~527_combout\ $end
$var wire 1 R" \RAM|ram~703_combout\ $end
$var wire 1 S" \RAM|ram~704_combout\ $end
$var wire 1 T" \RAM|ram~47_q\ $end
$var wire 1 U" \RAM|ram~705_combout\ $end
$var wire 1 V" \RAM|ram~706_combout\ $end
$var wire 1 W" \RAM|ram~303_q\ $end
$var wire 1 X" \RAM|ram~707_combout\ $end
$var wire 1 Y" \RAM|ram~708_combout\ $end
$var wire 1 Z" \RAM|ram~175_q\ $end
$var wire 1 [" \RAM|ram~709_combout\ $end
$var wire 1 \" \RAM|ram~710_combout\ $end
$var wire 1 ]" \RAM|ram~431_q\ $end
$var wire 1 ^" \RAM|ram~528_combout\ $end
$var wire 1 _" \RAM|ram~711_combout\ $end
$var wire 1 `" \RAM|ram~712_combout\ $end
$var wire 1 a" \RAM|ram~79_q\ $end
$var wire 1 b" \RAM|ram~713_combout\ $end
$var wire 1 c" \RAM|ram~714_combout\ $end
$var wire 1 d" \RAM|ram~335_q\ $end
$var wire 1 e" \RAM|ram~715_combout\ $end
$var wire 1 f" \RAM|ram~716_combout\ $end
$var wire 1 g" \RAM|ram~207_q\ $end
$var wire 1 h" \RAM|ram~717_combout\ $end
$var wire 1 i" \RAM|ram~718_combout\ $end
$var wire 1 j" \RAM|ram~463_q\ $end
$var wire 1 k" \RAM|ram~529_combout\ $end
$var wire 1 l" \RAM|ram~719_combout\ $end
$var wire 1 m" \RAM|ram~720_combout\ $end
$var wire 1 n" \RAM|ram~111_q\ $end
$var wire 1 o" \RAM|ram~721_combout\ $end
$var wire 1 p" \RAM|ram~722_combout\ $end
$var wire 1 q" \RAM|ram~367_q\ $end
$var wire 1 r" \RAM|ram~723_combout\ $end
$var wire 1 s" \RAM|ram~724_combout\ $end
$var wire 1 t" \RAM|ram~239_q\ $end
$var wire 1 u" \RAM|ram~725_combout\ $end
$var wire 1 v" \RAM|ram~726_combout\ $end
$var wire 1 w" \RAM|ram~495_q\ $end
$var wire 1 x" \RAM|ram~530_combout\ $end
$var wire 1 y" \RAM|ram~531_combout\ $end
$var wire 1 z" \RAM|ram~727_combout\ $end
$var wire 1 {" \RAM|ram~728_combout\ $end
$var wire 1 |" \RAM|ram~23_q\ $end
$var wire 1 }" \RAM|ram~729_combout\ $end
$var wire 1 ~" \RAM|ram~730_combout\ $end
$var wire 1 !# \RAM|ram~279_q\ $end
$var wire 1 "# \RAM|ram~731_combout\ $end
$var wire 1 ## \RAM|ram~732_combout\ $end
$var wire 1 $# \RAM|ram~151_q\ $end
$var wire 1 %# \RAM|ram~733_combout\ $end
$var wire 1 &# \RAM|ram~734_combout\ $end
$var wire 1 '# \RAM|ram~407_q\ $end
$var wire 1 (# \RAM|ram~532_combout\ $end
$var wire 1 )# \RAM|ram~735_combout\ $end
$var wire 1 *# \RAM|ram~736_combout\ $end
$var wire 1 +# \RAM|ram~55_q\ $end
$var wire 1 ,# \RAM|ram~737_combout\ $end
$var wire 1 -# \RAM|ram~738_combout\ $end
$var wire 1 .# \RAM|ram~311_q\ $end
$var wire 1 /# \RAM|ram~739_combout\ $end
$var wire 1 0# \RAM|ram~740_combout\ $end
$var wire 1 1# \RAM|ram~183_q\ $end
$var wire 1 2# \RAM|ram~741_combout\ $end
$var wire 1 3# \RAM|ram~742_combout\ $end
$var wire 1 4# \RAM|ram~439_q\ $end
$var wire 1 5# \RAM|ram~533_combout\ $end
$var wire 1 6# \RAM|ram~743_combout\ $end
$var wire 1 7# \RAM|ram~744_combout\ $end
$var wire 1 8# \RAM|ram~87_q\ $end
$var wire 1 9# \RAM|ram~745_combout\ $end
$var wire 1 :# \RAM|ram~746_combout\ $end
$var wire 1 ;# \RAM|ram~343_q\ $end
$var wire 1 <# \RAM|ram~747_combout\ $end
$var wire 1 =# \RAM|ram~748_combout\ $end
$var wire 1 ># \RAM|ram~215_q\ $end
$var wire 1 ?# \RAM|ram~749_combout\ $end
$var wire 1 @# \RAM|ram~750_combout\ $end
$var wire 1 A# \RAM|ram~471_q\ $end
$var wire 1 B# \RAM|ram~534_combout\ $end
$var wire 1 C# \RAM|ram~751_combout\ $end
$var wire 1 D# \RAM|ram~752_combout\ $end
$var wire 1 E# \RAM|ram~119_q\ $end
$var wire 1 F# \RAM|ram~753_combout\ $end
$var wire 1 G# \RAM|ram~754_combout\ $end
$var wire 1 H# \RAM|ram~375_q\ $end
$var wire 1 I# \RAM|ram~755_combout\ $end
$var wire 1 J# \RAM|ram~756_combout\ $end
$var wire 1 K# \RAM|ram~247_q\ $end
$var wire 1 L# \RAM|ram~757_combout\ $end
$var wire 1 M# \RAM|ram~758_combout\ $end
$var wire 1 N# \RAM|ram~503_q\ $end
$var wire 1 O# \RAM|ram~535_combout\ $end
$var wire 1 P# \RAM|ram~536_combout\ $end
$var wire 1 Q# \RAM|ram~759_combout\ $end
$var wire 1 R# \RAM|ram~760_combout\ $end
$var wire 1 S# \RAM|ram~31_q\ $end
$var wire 1 T# \RAM|ram~761_combout\ $end
$var wire 1 U# \RAM|ram~762_combout\ $end
$var wire 1 V# \RAM|ram~287_q\ $end
$var wire 1 W# \RAM|ram~763_combout\ $end
$var wire 1 X# \RAM|ram~764_combout\ $end
$var wire 1 Y# \RAM|ram~159_q\ $end
$var wire 1 Z# \RAM|ram~765_combout\ $end
$var wire 1 [# \RAM|ram~766_combout\ $end
$var wire 1 \# \RAM|ram~415_q\ $end
$var wire 1 ]# \RAM|ram~537_combout\ $end
$var wire 1 ^# \RAM|ram~767_combout\ $end
$var wire 1 _# \RAM|ram~768_combout\ $end
$var wire 1 `# \RAM|ram~63_q\ $end
$var wire 1 a# \RAM|ram~769_combout\ $end
$var wire 1 b# \RAM|ram~770_combout\ $end
$var wire 1 c# \RAM|ram~319_q\ $end
$var wire 1 d# \RAM|ram~771_combout\ $end
$var wire 1 e# \RAM|ram~772_combout\ $end
$var wire 1 f# \RAM|ram~191_q\ $end
$var wire 1 g# \RAM|ram~773_combout\ $end
$var wire 1 h# \RAM|ram~774_combout\ $end
$var wire 1 i# \RAM|ram~447_q\ $end
$var wire 1 j# \RAM|ram~538_combout\ $end
$var wire 1 k# \RAM|ram~775_combout\ $end
$var wire 1 l# \RAM|ram~776_combout\ $end
$var wire 1 m# \RAM|ram~95_q\ $end
$var wire 1 n# \RAM|ram~777_combout\ $end
$var wire 1 o# \RAM|ram~778_combout\ $end
$var wire 1 p# \RAM|ram~351_q\ $end
$var wire 1 q# \RAM|ram~779_combout\ $end
$var wire 1 r# \RAM|ram~780_combout\ $end
$var wire 1 s# \RAM|ram~223_q\ $end
$var wire 1 t# \RAM|ram~781_combout\ $end
$var wire 1 u# \RAM|ram~782_combout\ $end
$var wire 1 v# \RAM|ram~479_q\ $end
$var wire 1 w# \RAM|ram~539_combout\ $end
$var wire 1 x# \RAM|ram~783_combout\ $end
$var wire 1 y# \RAM|ram~784_combout\ $end
$var wire 1 z# \RAM|ram~127_q\ $end
$var wire 1 {# \RAM|ram~785_combout\ $end
$var wire 1 |# \RAM|ram~786_combout\ $end
$var wire 1 }# \RAM|ram~383_q\ $end
$var wire 1 ~# \RAM|ram~787_combout\ $end
$var wire 1 !$ \RAM|ram~788_combout\ $end
$var wire 1 "$ \RAM|ram~255_q\ $end
$var wire 1 #$ \RAM|ram~789_combout\ $end
$var wire 1 $$ \RAM|ram~790_combout\ $end
$var wire 1 %$ \RAM|ram~511_q\ $end
$var wire 1 &$ \RAM|ram~540_combout\ $end
$var wire 1 '$ \RAM|ram~541_combout\ $end
$var wire 1 ($ \RAM|ram~791_combout\ $end
$var wire 1 )$ \RAM|ram~792_combout\ $end
$var wire 1 *$ \RAM|ram~39_q\ $end
$var wire 1 +$ \RAM|ram~793_combout\ $end
$var wire 1 ,$ \RAM|ram~794_combout\ $end
$var wire 1 -$ \RAM|ram~295_q\ $end
$var wire 1 .$ \RAM|ram~795_combout\ $end
$var wire 1 /$ \RAM|ram~796_combout\ $end
$var wire 1 0$ \RAM|ram~103_q\ $end
$var wire 1 1$ \RAM|ram~797_combout\ $end
$var wire 1 2$ \RAM|ram~798_combout\ $end
$var wire 1 3$ \RAM|ram~359_q\ $end
$var wire 1 4$ \RAM|ram~542_combout\ $end
$var wire 1 5$ \RAM|ram~799_combout\ $end
$var wire 1 6$ \RAM|ram~800_combout\ $end
$var wire 1 7$ \RAM|ram~71_q\ $end
$var wire 1 8$ \RAM|ram~801_combout\ $end
$var wire 1 9$ \RAM|ram~802_combout\ $end
$var wire 1 :$ \RAM|ram~327_q\ $end
$var wire 1 ;$ \RAM|ram~803_combout\ $end
$var wire 1 <$ \RAM|ram~804_combout\ $end
$var wire 1 =$ \RAM|ram~135_q\ $end
$var wire 1 >$ \RAM|ram~805_combout\ $end
$var wire 1 ?$ \RAM|ram~806_combout\ $end
$var wire 1 @$ \RAM|ram~391_q\ $end
$var wire 1 A$ \RAM|ram~543_combout\ $end
$var wire 1 B$ \RAM|ram~807_combout\ $end
$var wire 1 C$ \RAM|ram~808_combout\ $end
$var wire 1 D$ \RAM|ram~167_q\ $end
$var wire 1 E$ \RAM|ram~809_combout\ $end
$var wire 1 F$ \RAM|ram~810_combout\ $end
$var wire 1 G$ \RAM|ram~423_q\ $end
$var wire 1 H$ \RAM|ram~811_combout\ $end
$var wire 1 I$ \RAM|ram~812_combout\ $end
$var wire 1 J$ \RAM|ram~231_q\ $end
$var wire 1 K$ \RAM|ram~813_combout\ $end
$var wire 1 L$ \RAM|ram~814_combout\ $end
$var wire 1 M$ \RAM|ram~487_q\ $end
$var wire 1 N$ \RAM|ram~544_combout\ $end
$var wire 1 O$ \RAM|ram~815_combout\ $end
$var wire 1 P$ \RAM|ram~816_combout\ $end
$var wire 1 Q$ \RAM|ram~199_q\ $end
$var wire 1 R$ \RAM|ram~817_combout\ $end
$var wire 1 S$ \RAM|ram~818_combout\ $end
$var wire 1 T$ \RAM|ram~455_q\ $end
$var wire 1 U$ \RAM|ram~819_combout\ $end
$var wire 1 V$ \RAM|ram~820_combout\ $end
$var wire 1 W$ \RAM|ram~263_q\ $end
$var wire 1 X$ \RAM|ram~821_combout\ $end
$var wire 1 Y$ \RAM|ram~822_combout\ $end
$var wire 1 Z$ \RAM|ram~519_q\ $end
$var wire 1 [$ \RAM|ram~545_combout\ $end
$var wire 1 \$ \RAM|ram~546_combout\ $end
$var wire 1 ]$ \RAM|ram~547_combout\ $end
$var wire 1 ^$ \READ_BUS[0]~0_combout\ $end
$var wire 1 _$ \SW[0]~input_o\ $end
$var wire 1 `$ \ENABLE_SWR~1_combout\ $end
$var wire 1 a$ \FPGA_RESET_N~input_o\ $end
$var wire 1 b$ \KEY[2]~input_o\ $end
$var wire 1 c$ \KEY[0]~input_o\ $end
$var wire 1 d$ \detectorSub0|saidaQ~0_combout\ $end
$var wire 1 e$ \detectorSub0|saidaQ~q\ $end
$var wire 1 f$ \detectorSub0|saida~combout\ $end
$var wire 1 g$ \ADDR_511~0_combout\ $end
$var wire 1 h$ \ADDR_511~combout\ $end
$var wire 1 i$ \FF_DEBOUNCER|DOUT~q\ $end
$var wire 1 j$ \KEY[1]~input_o\ $end
$var wire 1 k$ \KEY[3]~input_o\ $end
$var wire 1 l$ \READ_BUS[0]~2_combout\ $end
$var wire 1 m$ \SW[8]~input_o\ $end
$var wire 1 n$ \SW[9]~input_o\ $end
$var wire 1 o$ \READ_BUS[0]~3_combout\ $end
$var wire 1 p$ \READ_BUS[0]~4_combout\ $end
$var wire 1 q$ \READ_BUS[0]~1_combout\ $end
$var wire 1 r$ \CPU|ULA1|Add0~2\ $end
$var wire 1 s$ \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 t$ \CPU|DECODER|OP_ULA[1]~0_combout\ $end
$var wire 1 u$ \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 v$ \CPU|ULA1|Add1~2\ $end
$var wire 1 w$ \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 x$ \CPU|ULA1|saida[1]~2_combout\ $end
$var wire 1 y$ \CPU|DECODER|OP_ULA[0]~1_combout\ $end
$var wire 1 z$ \CPU|DECODER|HAB_A~1_combout\ $end
$var wire 1 {$ \RAM|ram~16_q\ $end
$var wire 1 |$ \RAM|ram~24_q\ $end
$var wire 1 }$ \RAM|ram~48_q\ $end
$var wire 1 ~$ \RAM|ram~56_q\ $end
$var wire 1 !% \RAM|ram~569_combout\ $end
$var wire 1 "% \RAM|ram~32_q\ $end
$var wire 1 #% \RAM|ram~40_q\ $end
$var wire 1 $% \RAM|ram~64_q\ $end
$var wire 1 %% \RAM|ram~72_q\ $end
$var wire 1 &% \RAM|ram~570_combout\ $end
$var wire 1 '% \RAM|ram~80_q\ $end
$var wire 1 (% \RAM|ram~88_q\ $end
$var wire 1 )% \RAM|ram~112_q\ $end
$var wire 1 *% \RAM|ram~120_q\ $end
$var wire 1 +% \RAM|ram~571_combout\ $end
$var wire 1 ,% \RAM|ram~96_q\ $end
$var wire 1 -% \RAM|ram~104_q\ $end
$var wire 1 .% \RAM|ram~128_q\ $end
$var wire 1 /% \RAM|ram~136_q\ $end
$var wire 1 0% \RAM|ram~572_combout\ $end
$var wire 1 1% \RAM|ram~573_combout\ $end
$var wire 1 2% \RAM|ram~272_q\ $end
$var wire 1 3% \RAM|ram~288_q\ $end
$var wire 1 4% \RAM|ram~336_q\ $end
$var wire 1 5% \RAM|ram~352_q\ $end
$var wire 1 6% \RAM|ram~574_combout\ $end
$var wire 1 7% \RAM|ram~280_q\ $end
$var wire 1 8% \RAM|ram~296_q\ $end
$var wire 1 9% \RAM|ram~344_q\ $end
$var wire 1 :% \RAM|ram~360_q\ $end
$var wire 1 ;% \RAM|ram~575_combout\ $end
$var wire 1 <% \RAM|ram~304_q\ $end
$var wire 1 =% \RAM|ram~320_q\ $end
$var wire 1 >% \RAM|ram~368_q\ $end
$var wire 1 ?% \RAM|ram~384_q\ $end
$var wire 1 @% \RAM|ram~576_combout\ $end
$var wire 1 A% \RAM|ram~312_q\ $end
$var wire 1 B% \RAM|ram~328_q\ $end
$var wire 1 C% \RAM|ram~376_q\ $end
$var wire 1 D% \RAM|ram~392_q\ $end
$var wire 1 E% \RAM|ram~577_combout\ $end
$var wire 1 F% \RAM|ram~578_combout\ $end
$var wire 1 G% \RAM|ram~144_q\ $end
$var wire 1 H% \RAM|ram~152_q\ $end
$var wire 1 I% \RAM|ram~176_q\ $end
$var wire 1 J% \RAM|ram~184_q\ $end
$var wire 1 K% \RAM|ram~579_combout\ $end
$var wire 1 L% \RAM|ram~160_q\ $end
$var wire 1 M% \RAM|ram~168_q\ $end
$var wire 1 N% \RAM|ram~192_q\ $end
$var wire 1 O% \RAM|ram~200_q\ $end
$var wire 1 P% \RAM|ram~580_combout\ $end
$var wire 1 Q% \RAM|ram~208_q\ $end
$var wire 1 R% \RAM|ram~216_q\ $end
$var wire 1 S% \RAM|ram~240_q\ $end
$var wire 1 T% \RAM|ram~248_q\ $end
$var wire 1 U% \RAM|ram~581_combout\ $end
$var wire 1 V% \RAM|ram~224_q\ $end
$var wire 1 W% \RAM|ram~232_q\ $end
$var wire 1 X% \RAM|ram~256_q\ $end
$var wire 1 Y% \RAM|ram~264_q\ $end
$var wire 1 Z% \RAM|ram~582_combout\ $end
$var wire 1 [% \RAM|ram~583_combout\ $end
$var wire 1 \% \RAM|ram~400_q\ $end
$var wire 1 ]% \RAM|ram~408_q\ $end
$var wire 1 ^% \RAM|ram~432_q\ $end
$var wire 1 _% \RAM|ram~440_q\ $end
$var wire 1 `% \RAM|ram~584_combout\ $end
$var wire 1 a% \RAM|ram~416_q\ $end
$var wire 1 b% \RAM|ram~424_q\ $end
$var wire 1 c% \RAM|ram~448_q\ $end
$var wire 1 d% \RAM|ram~456_q\ $end
$var wire 1 e% \RAM|ram~585_combout\ $end
$var wire 1 f% \RAM|ram~464_q\ $end
$var wire 1 g% \RAM|ram~472_q\ $end
$var wire 1 h% \RAM|ram~496_q\ $end
$var wire 1 i% \RAM|ram~504_q\ $end
$var wire 1 j% \RAM|ram~586_combout\ $end
$var wire 1 k% \RAM|ram~480_q\ $end
$var wire 1 l% \RAM|ram~488_q\ $end
$var wire 1 m% \RAM|ram~512_q\ $end
$var wire 1 n% \RAM|ram~520_q\ $end
$var wire 1 o% \RAM|ram~587_combout\ $end
$var wire 1 p% \RAM|ram~588_combout\ $end
$var wire 1 q% \RAM|ram~589_combout\ $end
$var wire 1 r% \SW[1]~input_o\ $end
$var wire 1 s% \CPU|MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 t% \CPU|ULA1|Add0~10\ $end
$var wire 1 u% \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 v% \CPU|ULA1|Add1~10\ $end
$var wire 1 w% \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 x% \CPU|ULA1|saida[2]~3_combout\ $end
$var wire 1 y% \RAM|ram~17_q\ $end
$var wire 1 z% \RAM|ram~273_q\ $end
$var wire 1 {% \RAM|ram~33_q\ $end
$var wire 1 |% \RAM|ram~289_q\ $end
$var wire 1 }% \RAM|ram~590_combout\ $end
$var wire 1 ~% \RAM|ram~145_q\ $end
$var wire 1 !& \RAM|ram~401_q\ $end
$var wire 1 "& \RAM|ram~161_q\ $end
$var wire 1 #& \RAM|ram~417_q\ $end
$var wire 1 $& \RAM|ram~591_combout\ $end
$var wire 1 %& \RAM|ram~81_q\ $end
$var wire 1 && \RAM|ram~337_q\ $end
$var wire 1 '& \RAM|ram~97_q\ $end
$var wire 1 (& \RAM|ram~353_q\ $end
$var wire 1 )& \RAM|ram~592_combout\ $end
$var wire 1 *& \RAM|ram~209_q\ $end
$var wire 1 +& \RAM|ram~465_q\ $end
$var wire 1 ,& \RAM|ram~225_q\ $end
$var wire 1 -& \RAM|ram~481_q\ $end
$var wire 1 .& \RAM|ram~593_combout\ $end
$var wire 1 /& \RAM|ram~594_combout\ $end
$var wire 1 0& \RAM|ram~49_q\ $end
$var wire 1 1& \RAM|ram~305_q\ $end
$var wire 1 2& \RAM|ram~65_q\ $end
$var wire 1 3& \RAM|ram~321_q\ $end
$var wire 1 4& \RAM|ram~595_combout\ $end
$var wire 1 5& \RAM|ram~177_q\ $end
$var wire 1 6& \RAM|ram~433_q\ $end
$var wire 1 7& \RAM|ram~193_q\ $end
$var wire 1 8& \RAM|ram~449_q\ $end
$var wire 1 9& \RAM|ram~596_combout\ $end
$var wire 1 :& \RAM|ram~113_q\ $end
$var wire 1 ;& \RAM|ram~369_q\ $end
$var wire 1 <& \RAM|ram~129_q\ $end
$var wire 1 =& \RAM|ram~385_q\ $end
$var wire 1 >& \RAM|ram~597_combout\ $end
$var wire 1 ?& \RAM|ram~241_q\ $end
$var wire 1 @& \RAM|ram~497_q\ $end
$var wire 1 A& \RAM|ram~257_q\ $end
$var wire 1 B& \RAM|ram~513_q\ $end
$var wire 1 C& \RAM|ram~598_combout\ $end
$var wire 1 D& \RAM|ram~599_combout\ $end
$var wire 1 E& \RAM|ram~25_q\ $end
$var wire 1 F& \RAM|ram~281_q\ $end
$var wire 1 G& \RAM|ram~153_q\ $end
$var wire 1 H& \RAM|ram~409_q\ $end
$var wire 1 I& \RAM|ram~600_combout\ $end
$var wire 1 J& \RAM|ram~41_q\ $end
$var wire 1 K& \RAM|ram~297_q\ $end
$var wire 1 L& \RAM|ram~169_q\ $end
$var wire 1 M& \RAM|ram~425_q\ $end
$var wire 1 N& \RAM|ram~601_combout\ $end
$var wire 1 O& \RAM|ram~89_q\ $end
$var wire 1 P& \RAM|ram~345_q\ $end
$var wire 1 Q& \RAM|ram~217_q\ $end
$var wire 1 R& \RAM|ram~473_q\ $end
$var wire 1 S& \RAM|ram~602_combout\ $end
$var wire 1 T& \RAM|ram~105_q\ $end
$var wire 1 U& \RAM|ram~361_q\ $end
$var wire 1 V& \RAM|ram~233_q\ $end
$var wire 1 W& \RAM|ram~489_q\ $end
$var wire 1 X& \RAM|ram~603_combout\ $end
$var wire 1 Y& \RAM|ram~604_combout\ $end
$var wire 1 Z& \RAM|ram~57_q\ $end
$var wire 1 [& \RAM|ram~313_q\ $end
$var wire 1 \& \RAM|ram~73_q\ $end
$var wire 1 ]& \RAM|ram~329_q\ $end
$var wire 1 ^& \RAM|ram~605_combout\ $end
$var wire 1 _& \RAM|ram~121_q\ $end
$var wire 1 `& \RAM|ram~377_q\ $end
$var wire 1 a& \RAM|ram~137_q\ $end
$var wire 1 b& \RAM|ram~393_q\ $end
$var wire 1 c& \RAM|ram~606_combout\ $end
$var wire 1 d& \RAM|ram~185_q\ $end
$var wire 1 e& \RAM|ram~441_q\ $end
$var wire 1 f& \RAM|ram~201_q\ $end
$var wire 1 g& \RAM|ram~457_q\ $end
$var wire 1 h& \RAM|ram~607_combout\ $end
$var wire 1 i& \RAM|ram~249_q\ $end
$var wire 1 j& \RAM|ram~505_q\ $end
$var wire 1 k& \RAM|ram~265_q\ $end
$var wire 1 l& \RAM|ram~521_q\ $end
$var wire 1 m& \RAM|ram~608_combout\ $end
$var wire 1 n& \RAM|ram~609_combout\ $end
$var wire 1 o& \RAM|ram~610_combout\ $end
$var wire 1 p& \SW[2]~input_o\ $end
$var wire 1 q& \CPU|MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 r& \CPU|ULA1|Add0~14\ $end
$var wire 1 s& \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 t& \CPU|ULA1|Add1~14\ $end
$var wire 1 u& \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 v& \CPU|ULA1|saida[3]~1_combout\ $end
$var wire 1 w& \RAM|ram~18_q\ $end
$var wire 1 x& \RAM|ram~146_q\ $end
$var wire 1 y& \RAM|ram~82_q\ $end
$var wire 1 z& \RAM|ram~210_q\ $end
$var wire 1 {& \RAM|ram~548_combout\ $end
$var wire 1 |& \RAM|ram~26_q\ $end
$var wire 1 }& \RAM|ram~154_q\ $end
$var wire 1 ~& \RAM|ram~90_q\ $end
$var wire 1 !' \RAM|ram~218_q\ $end
$var wire 1 "' \RAM|ram~549_combout\ $end
$var wire 1 #' \RAM|ram~50_q\ $end
$var wire 1 $' \RAM|ram~178_q\ $end
$var wire 1 %' \RAM|ram~114_q\ $end
$var wire 1 &' \RAM|ram~242_q\ $end
$var wire 1 '' \RAM|ram~550_combout\ $end
$var wire 1 (' \RAM|ram~58_q\ $end
$var wire 1 )' \RAM|ram~186_q\ $end
$var wire 1 *' \RAM|ram~122_q\ $end
$var wire 1 +' \RAM|ram~250_q\ $end
$var wire 1 ,' \RAM|ram~551_combout\ $end
$var wire 1 -' \RAM|ram~552_combout\ $end
$var wire 1 .' \RAM|ram~274_q\ $end
$var wire 1 /' \RAM|ram~282_q\ $end
$var wire 1 0' \RAM|ram~402_q\ $end
$var wire 1 1' \RAM|ram~410_q\ $end
$var wire 1 2' \RAM|ram~553_combout\ $end
$var wire 1 3' \RAM|ram~306_q\ $end
$var wire 1 4' \RAM|ram~314_q\ $end
$var wire 1 5' \RAM|ram~434_q\ $end
$var wire 1 6' \RAM|ram~442_q\ $end
$var wire 1 7' \RAM|ram~554_combout\ $end
$var wire 1 8' \RAM|ram~338_q\ $end
$var wire 1 9' \RAM|ram~346_q\ $end
$var wire 1 :' \RAM|ram~466_q\ $end
$var wire 1 ;' \RAM|ram~474_q\ $end
$var wire 1 <' \RAM|ram~555_combout\ $end
$var wire 1 =' \RAM|ram~370_q\ $end
$var wire 1 >' \RAM|ram~378_q\ $end
$var wire 1 ?' \RAM|ram~498_q\ $end
$var wire 1 @' \RAM|ram~506_q\ $end
$var wire 1 A' \RAM|ram~556_combout\ $end
$var wire 1 B' \RAM|ram~557_combout\ $end
$var wire 1 C' \RAM|ram~34_q\ $end
$var wire 1 D' \RAM|ram~66_q\ $end
$var wire 1 E' \RAM|ram~162_q\ $end
$var wire 1 F' \RAM|ram~194_q\ $end
$var wire 1 G' \RAM|ram~558_combout\ $end
$var wire 1 H' \RAM|ram~42_q\ $end
$var wire 1 I' \RAM|ram~74_q\ $end
$var wire 1 J' \RAM|ram~170_q\ $end
$var wire 1 K' \RAM|ram~202_q\ $end
$var wire 1 L' \RAM|ram~559_combout\ $end
$var wire 1 M' \RAM|ram~98_q\ $end
$var wire 1 N' \RAM|ram~130_q\ $end
$var wire 1 O' \RAM|ram~226_q\ $end
$var wire 1 P' \RAM|ram~258_q\ $end
$var wire 1 Q' \RAM|ram~560_combout\ $end
$var wire 1 R' \RAM|ram~106_q\ $end
$var wire 1 S' \RAM|ram~138_q\ $end
$var wire 1 T' \RAM|ram~234_q\ $end
$var wire 1 U' \RAM|ram~266_q\ $end
$var wire 1 V' \RAM|ram~561_combout\ $end
$var wire 1 W' \RAM|ram~562_combout\ $end
$var wire 1 X' \RAM|ram~290_q\ $end
$var wire 1 Y' \RAM|ram~418_q\ $end
$var wire 1 Z' \RAM|ram~354_q\ $end
$var wire 1 [' \RAM|ram~482_q\ $end
$var wire 1 \' \RAM|ram~563_combout\ $end
$var wire 1 ]' \RAM|ram~298_q\ $end
$var wire 1 ^' \RAM|ram~426_q\ $end
$var wire 1 _' \RAM|ram~362_q\ $end
$var wire 1 `' \RAM|ram~490_q\ $end
$var wire 1 a' \RAM|ram~564_combout\ $end
$var wire 1 b' \RAM|ram~322_q\ $end
$var wire 1 c' \RAM|ram~450_q\ $end
$var wire 1 d' \RAM|ram~386_q\ $end
$var wire 1 e' \RAM|ram~514_q\ $end
$var wire 1 f' \RAM|ram~565_combout\ $end
$var wire 1 g' \RAM|ram~330_q\ $end
$var wire 1 h' \RAM|ram~458_q\ $end
$var wire 1 i' \RAM|ram~394_q\ $end
$var wire 1 j' \RAM|ram~522_q\ $end
$var wire 1 k' \RAM|ram~566_combout\ $end
$var wire 1 l' \RAM|ram~567_combout\ $end
$var wire 1 m' \RAM|ram~568_combout\ $end
$var wire 1 n' \CPU|MUX1|saida_MUX[3]~0_combout\ $end
$var wire 1 o' \CPU|ULA1|Add0~6\ $end
$var wire 1 p' \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 q' \CPU|ULA1|saida[4]~4_combout\ $end
$var wire 1 r' \RAM|ram~19_q\ $end
$var wire 1 s' \RAM|ram~27_q\ $end
$var wire 1 t' \RAM|ram~35_q\ $end
$var wire 1 u' \RAM|ram~43_q\ $end
$var wire 1 v' \RAM|ram~611_combout\ $end
$var wire 1 w' \RAM|ram~51_q\ $end
$var wire 1 x' \RAM|ram~59_q\ $end
$var wire 1 y' \RAM|ram~67_q\ $end
$var wire 1 z' \RAM|ram~75_q\ $end
$var wire 1 {' \RAM|ram~612_combout\ $end
$var wire 1 |' \RAM|ram~83_q\ $end
$var wire 1 }' \RAM|ram~91_q\ $end
$var wire 1 ~' \RAM|ram~99_q\ $end
$var wire 1 !( \RAM|ram~107_q\ $end
$var wire 1 "( \RAM|ram~613_combout\ $end
$var wire 1 #( \RAM|ram~115_q\ $end
$var wire 1 $( \RAM|ram~123_q\ $end
$var wire 1 %( \RAM|ram~131_q\ $end
$var wire 1 &( \RAM|ram~139_q\ $end
$var wire 1 '( \RAM|ram~614_combout\ $end
$var wire 1 (( \RAM|ram~615_combout\ $end
$var wire 1 )( \RAM|ram~275_q\ $end
$var wire 1 *( \RAM|ram~283_q\ $end
$var wire 1 +( \RAM|ram~307_q\ $end
$var wire 1 ,( \RAM|ram~315_q\ $end
$var wire 1 -( \RAM|ram~616_combout\ $end
$var wire 1 .( \RAM|ram~291_q\ $end
$var wire 1 /( \RAM|ram~299_q\ $end
$var wire 1 0( \RAM|ram~323_q\ $end
$var wire 1 1( \RAM|ram~331_q\ $end
$var wire 1 2( \RAM|ram~617_combout\ $end
$var wire 1 3( \RAM|ram~339_q\ $end
$var wire 1 4( \RAM|ram~347_q\ $end
$var wire 1 5( \RAM|ram~371_q\ $end
$var wire 1 6( \RAM|ram~379_q\ $end
$var wire 1 7( \RAM|ram~618_combout\ $end
$var wire 1 8( \RAM|ram~355_q\ $end
$var wire 1 9( \RAM|ram~363_q\ $end
$var wire 1 :( \RAM|ram~387_q\ $end
$var wire 1 ;( \RAM|ram~395_q\ $end
$var wire 1 <( \RAM|ram~619_combout\ $end
$var wire 1 =( \RAM|ram~620_combout\ $end
$var wire 1 >( \RAM|ram~147_q\ $end
$var wire 1 ?( \RAM|ram~155_q\ $end
$var wire 1 @( \RAM|ram~211_q\ $end
$var wire 1 A( \RAM|ram~219_q\ $end
$var wire 1 B( \RAM|ram~621_combout\ $end
$var wire 1 C( \RAM|ram~163_q\ $end
$var wire 1 D( \RAM|ram~171_q\ $end
$var wire 1 E( \RAM|ram~227_q\ $end
$var wire 1 F( \RAM|ram~235_q\ $end
$var wire 1 G( \RAM|ram~622_combout\ $end
$var wire 1 H( \RAM|ram~179_q\ $end
$var wire 1 I( \RAM|ram~187_q\ $end
$var wire 1 J( \RAM|ram~243_q\ $end
$var wire 1 K( \RAM|ram~251_q\ $end
$var wire 1 L( \RAM|ram~623_combout\ $end
$var wire 1 M( \RAM|ram~195_q\ $end
$var wire 1 N( \RAM|ram~203_q\ $end
$var wire 1 O( \RAM|ram~259_q\ $end
$var wire 1 P( \RAM|ram~267_q\ $end
$var wire 1 Q( \RAM|ram~624_combout\ $end
$var wire 1 R( \RAM|ram~625_combout\ $end
$var wire 1 S( \RAM|ram~403_q\ $end
$var wire 1 T( \RAM|ram~419_q\ $end
$var wire 1 U( \RAM|ram~411_q\ $end
$var wire 1 V( \RAM|ram~427_q\ $end
$var wire 1 W( \RAM|ram~626_combout\ $end
$var wire 1 X( \RAM|ram~435_q\ $end
$var wire 1 Y( \RAM|ram~451_q\ $end
$var wire 1 Z( \RAM|ram~443_q\ $end
$var wire 1 [( \RAM|ram~459_q\ $end
$var wire 1 \( \RAM|ram~627_combout\ $end
$var wire 1 ]( \RAM|ram~467_q\ $end
$var wire 1 ^( \RAM|ram~483_q\ $end
$var wire 1 _( \RAM|ram~475_q\ $end
$var wire 1 `( \RAM|ram~491_q\ $end
$var wire 1 a( \RAM|ram~628_combout\ $end
$var wire 1 b( \RAM|ram~499_q\ $end
$var wire 1 c( \RAM|ram~515_q\ $end
$var wire 1 d( \RAM|ram~507_q\ $end
$var wire 1 e( \RAM|ram~523_q\ $end
$var wire 1 f( \RAM|ram~629_combout\ $end
$var wire 1 g( \RAM|ram~630_combout\ $end
$var wire 1 h( \RAM|ram~631_combout\ $end
$var wire 1 i( \CPU|MUX1|saida_MUX[4]~3_combout\ $end
$var wire 1 j( \CPU|ULA1|Add1~6\ $end
$var wire 1 k( \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 l( \CPU|ULA1|Add0~18\ $end
$var wire 1 m( \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 n( \CPU|ULA1|saida[5]~5_combout\ $end
$var wire 1 o( \RAM|ram~20_q\ $end
$var wire 1 p( \RAM|ram~36_q\ $end
$var wire 1 q( \RAM|ram~52_q\ $end
$var wire 1 r( \RAM|ram~68_q\ $end
$var wire 1 s( \RAM|ram~632_combout\ $end
$var wire 1 t( \RAM|ram~148_q\ $end
$var wire 1 u( \RAM|ram~164_q\ $end
$var wire 1 v( \RAM|ram~180_q\ $end
$var wire 1 w( \RAM|ram~196_q\ $end
$var wire 1 x( \RAM|ram~633_combout\ $end
$var wire 1 y( \RAM|ram~84_q\ $end
$var wire 1 z( \RAM|ram~100_q\ $end
$var wire 1 {( \RAM|ram~116_q\ $end
$var wire 1 |( \RAM|ram~132_q\ $end
$var wire 1 }( \RAM|ram~634_combout\ $end
$var wire 1 ~( \RAM|ram~212_q\ $end
$var wire 1 !) \RAM|ram~228_q\ $end
$var wire 1 ") \RAM|ram~244_q\ $end
$var wire 1 #) \RAM|ram~260_q\ $end
$var wire 1 $) \RAM|ram~635_combout\ $end
$var wire 1 %) \RAM|ram~636_combout\ $end
$var wire 1 &) \RAM|ram~276_q\ $end
$var wire 1 ') \RAM|ram~308_q\ $end
$var wire 1 () \RAM|ram~404_q\ $end
$var wire 1 )) \RAM|ram~436_q\ $end
$var wire 1 *) \RAM|ram~637_combout\ $end
$var wire 1 +) \RAM|ram~292_q\ $end
$var wire 1 ,) \RAM|ram~324_q\ $end
$var wire 1 -) \RAM|ram~420_q\ $end
$var wire 1 .) \RAM|ram~452_q\ $end
$var wire 1 /) \RAM|ram~638_combout\ $end
$var wire 1 0) \RAM|ram~340_q\ $end
$var wire 1 1) \RAM|ram~372_q\ $end
$var wire 1 2) \RAM|ram~468_q\ $end
$var wire 1 3) \RAM|ram~500_q\ $end
$var wire 1 4) \RAM|ram~639_combout\ $end
$var wire 1 5) \RAM|ram~356_q\ $end
$var wire 1 6) \RAM|ram~388_q\ $end
$var wire 1 7) \RAM|ram~484_q\ $end
$var wire 1 8) \RAM|ram~516_q\ $end
$var wire 1 9) \RAM|ram~640_combout\ $end
$var wire 1 :) \RAM|ram~641_combout\ $end
$var wire 1 ;) \RAM|ram~28_q\ $end
$var wire 1 <) \RAM|ram~44_q\ $end
$var wire 1 =) \RAM|ram~60_q\ $end
$var wire 1 >) \RAM|ram~76_q\ $end
$var wire 1 ?) \RAM|ram~642_combout\ $end
$var wire 1 @) \RAM|ram~156_q\ $end
$var wire 1 A) \RAM|ram~172_q\ $end
$var wire 1 B) \RAM|ram~188_q\ $end
$var wire 1 C) \RAM|ram~204_q\ $end
$var wire 1 D) \RAM|ram~643_combout\ $end
$var wire 1 E) \RAM|ram~92_q\ $end
$var wire 1 F) \RAM|ram~108_q\ $end
$var wire 1 G) \RAM|ram~124_q\ $end
$var wire 1 H) \RAM|ram~140_q\ $end
$var wire 1 I) \RAM|ram~644_combout\ $end
$var wire 1 J) \RAM|ram~220_q\ $end
$var wire 1 K) \RAM|ram~236_q\ $end
$var wire 1 L) \RAM|ram~252_q\ $end
$var wire 1 M) \RAM|ram~268_q\ $end
$var wire 1 N) \RAM|ram~645_combout\ $end
$var wire 1 O) \RAM|ram~646_combout\ $end
$var wire 1 P) \RAM|ram~284_q\ $end
$var wire 1 Q) \RAM|ram~316_q\ $end
$var wire 1 R) \RAM|ram~348_q\ $end
$var wire 1 S) \RAM|ram~380_q\ $end
$var wire 1 T) \RAM|ram~647_combout\ $end
$var wire 1 U) \RAM|ram~300_q\ $end
$var wire 1 V) \RAM|ram~332_q\ $end
$var wire 1 W) \RAM|ram~364_q\ $end
$var wire 1 X) \RAM|ram~396_q\ $end
$var wire 1 Y) \RAM|ram~648_combout\ $end
$var wire 1 Z) \RAM|ram~412_q\ $end
$var wire 1 [) \RAM|ram~444_q\ $end
$var wire 1 \) \RAM|ram~476_q\ $end
$var wire 1 ]) \RAM|ram~508_q\ $end
$var wire 1 ^) \RAM|ram~649_combout\ $end
$var wire 1 _) \RAM|ram~428_q\ $end
$var wire 1 `) \RAM|ram~460_q\ $end
$var wire 1 a) \RAM|ram~492_q\ $end
$var wire 1 b) \RAM|ram~524_q\ $end
$var wire 1 c) \RAM|ram~650_combout\ $end
$var wire 1 d) \RAM|ram~651_combout\ $end
$var wire 1 e) \RAM|ram~652_combout\ $end
$var wire 1 f) \SW[5]~input_o\ $end
$var wire 1 g) \CPU|MUX1|saida_MUX[5]~4_combout\ $end
$var wire 1 h) \CPU|ULA1|Add1~18\ $end
$var wire 1 i) \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 j) \ROM|memROM~25_combout\ $end
$var wire 1 k) \SW[6]~input_o\ $end
$var wire 1 l) \CPU|ULA1|Add0~22\ $end
$var wire 1 m) \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 n) \CPU|ULA1|saida[6]~6_combout\ $end
$var wire 1 o) \RAM|ram~21_q\ $end
$var wire 1 p) \RAM|ram~37_q\ $end
$var wire 1 q) \RAM|ram~29_q\ $end
$var wire 1 r) \RAM|ram~45_q\ $end
$var wire 1 s) \RAM|ram~653_combout\ $end
$var wire 1 t) \RAM|ram~149_q\ $end
$var wire 1 u) \RAM|ram~165_q\ $end
$var wire 1 v) \RAM|ram~157_q\ $end
$var wire 1 w) \RAM|ram~173_q\ $end
$var wire 1 x) \RAM|ram~654_combout\ $end
$var wire 1 y) \RAM|ram~85_q\ $end
$var wire 1 z) \RAM|ram~101_q\ $end
$var wire 1 {) \RAM|ram~93_q\ $end
$var wire 1 |) \RAM|ram~109_q\ $end
$var wire 1 }) \RAM|ram~655_combout\ $end
$var wire 1 ~) \RAM|ram~213_q\ $end
$var wire 1 !* \RAM|ram~229_q\ $end
$var wire 1 "* \RAM|ram~221_q\ $end
$var wire 1 #* \RAM|ram~237_q\ $end
$var wire 1 $* \RAM|ram~656_combout\ $end
$var wire 1 %* \RAM|ram~657_combout\ $end
$var wire 1 &* \RAM|ram~277_q\ $end
$var wire 1 '* \RAM|ram~293_q\ $end
$var wire 1 (* \RAM|ram~341_q\ $end
$var wire 1 )* \RAM|ram~357_q\ $end
$var wire 1 ** \RAM|ram~658_combout\ $end
$var wire 1 +* \RAM|ram~285_q\ $end
$var wire 1 ,* \RAM|ram~301_q\ $end
$var wire 1 -* \RAM|ram~349_q\ $end
$var wire 1 .* \RAM|ram~365_q\ $end
$var wire 1 /* \RAM|ram~659_combout\ $end
$var wire 1 0* \RAM|ram~405_q\ $end
$var wire 1 1* \RAM|ram~421_q\ $end
$var wire 1 2* \RAM|ram~469_q\ $end
$var wire 1 3* \RAM|ram~485_q\ $end
$var wire 1 4* \RAM|ram~660_combout\ $end
$var wire 1 5* \RAM|ram~413_q\ $end
$var wire 1 6* \RAM|ram~429_q\ $end
$var wire 1 7* \RAM|ram~477_q\ $end
$var wire 1 8* \RAM|ram~493_q\ $end
$var wire 1 9* \RAM|ram~661_combout\ $end
$var wire 1 :* \RAM|ram~662_combout\ $end
$var wire 1 ;* \RAM|ram~53_q\ $end
$var wire 1 <* \RAM|ram~69_q\ $end
$var wire 1 =* \RAM|ram~181_q\ $end
$var wire 1 >* \RAM|ram~197_q\ $end
$var wire 1 ?* \RAM|ram~663_combout\ $end
$var wire 1 @* \RAM|ram~61_q\ $end
$var wire 1 A* \RAM|ram~77_q\ $end
$var wire 1 B* \RAM|ram~189_q\ $end
$var wire 1 C* \RAM|ram~205_q\ $end
$var wire 1 D* \RAM|ram~664_combout\ $end
$var wire 1 E* \RAM|ram~117_q\ $end
$var wire 1 F* \RAM|ram~133_q\ $end
$var wire 1 G* \RAM|ram~245_q\ $end
$var wire 1 H* \RAM|ram~261_q\ $end
$var wire 1 I* \RAM|ram~665_combout\ $end
$var wire 1 J* \RAM|ram~125_q\ $end
$var wire 1 K* \RAM|ram~141_q\ $end
$var wire 1 L* \RAM|ram~253_q\ $end
$var wire 1 M* \RAM|ram~269_q\ $end
$var wire 1 N* \RAM|ram~666_combout\ $end
$var wire 1 O* \RAM|ram~667_combout\ $end
$var wire 1 P* \RAM|ram~309_q\ $end
$var wire 1 Q* \RAM|ram~325_q\ $end
$var wire 1 R* \RAM|ram~317_q\ $end
$var wire 1 S* \RAM|ram~333_q\ $end
$var wire 1 T* \RAM|ram~668_combout\ $end
$var wire 1 U* \RAM|ram~437_q\ $end
$var wire 1 V* \RAM|ram~453_q\ $end
$var wire 1 W* \RAM|ram~445_q\ $end
$var wire 1 X* \RAM|ram~461_q\ $end
$var wire 1 Y* \RAM|ram~669_combout\ $end
$var wire 1 Z* \RAM|ram~373_q\ $end
$var wire 1 [* \RAM|ram~389_q\ $end
$var wire 1 \* \RAM|ram~381_q\ $end
$var wire 1 ]* \RAM|ram~397_q\ $end
$var wire 1 ^* \RAM|ram~670_combout\ $end
$var wire 1 _* \RAM|ram~501_q\ $end
$var wire 1 `* \RAM|ram~517_q\ $end
$var wire 1 a* \RAM|ram~509_q\ $end
$var wire 1 b* \RAM|ram~525_q\ $end
$var wire 1 c* \RAM|ram~671_combout\ $end
$var wire 1 d* \RAM|ram~672_combout\ $end
$var wire 1 e* \RAM|ram~673_combout\ $end
$var wire 1 f* \CPU|MUX1|saida_MUX[6]~5_combout\ $end
$var wire 1 g* \CPU|ULA1|Add1~22\ $end
$var wire 1 h* \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 i* \SW[7]~input_o\ $end
$var wire 1 j* \CPU|ULA1|Add0~26\ $end
$var wire 1 k* \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 l* \CPU|ULA1|saida[7]~7_combout\ $end
$var wire 1 m* \RAM|ram~22_q\ $end
$var wire 1 n* \RAM|ram~30_q\ $end
$var wire 1 o* \RAM|ram~150_q\ $end
$var wire 1 p* \RAM|ram~158_q\ $end
$var wire 1 q* \RAM|ram~674_combout\ $end
$var wire 1 r* \RAM|ram~54_q\ $end
$var wire 1 s* \RAM|ram~62_q\ $end
$var wire 1 t* \RAM|ram~182_q\ $end
$var wire 1 u* \RAM|ram~190_q\ $end
$var wire 1 v* \RAM|ram~675_combout\ $end
$var wire 1 w* \RAM|ram~86_q\ $end
$var wire 1 x* \RAM|ram~94_q\ $end
$var wire 1 y* \RAM|ram~214_q\ $end
$var wire 1 z* \RAM|ram~222_q\ $end
$var wire 1 {* \RAM|ram~676_combout\ $end
$var wire 1 |* \RAM|ram~118_q\ $end
$var wire 1 }* \RAM|ram~126_q\ $end
$var wire 1 ~* \RAM|ram~246_q\ $end
$var wire 1 !+ \RAM|ram~254_q\ $end
$var wire 1 "+ \RAM|ram~677_combout\ $end
$var wire 1 #+ \RAM|ram~678_combout\ $end
$var wire 1 $+ \RAM|ram~38_q\ $end
$var wire 1 %+ \RAM|ram~70_q\ $end
$var wire 1 &+ \RAM|ram~102_q\ $end
$var wire 1 '+ \RAM|ram~134_q\ $end
$var wire 1 (+ \RAM|ram~679_combout\ $end
$var wire 1 )+ \RAM|ram~46_q\ $end
$var wire 1 *+ \RAM|ram~78_q\ $end
$var wire 1 ++ \RAM|ram~110_q\ $end
$var wire 1 ,+ \RAM|ram~142_q\ $end
$var wire 1 -+ \RAM|ram~680_combout\ $end
$var wire 1 .+ \RAM|ram~166_q\ $end
$var wire 1 /+ \RAM|ram~198_q\ $end
$var wire 1 0+ \RAM|ram~230_q\ $end
$var wire 1 1+ \RAM|ram~262_q\ $end
$var wire 1 2+ \RAM|ram~681_combout\ $end
$var wire 1 3+ \RAM|ram~174_q\ $end
$var wire 1 4+ \RAM|ram~206_q\ $end
$var wire 1 5+ \RAM|ram~238_q\ $end
$var wire 1 6+ \RAM|ram~270_q\ $end
$var wire 1 7+ \RAM|ram~682_combout\ $end
$var wire 1 8+ \RAM|ram~683_combout\ $end
$var wire 1 9+ \RAM|ram~278_q\ $end
$var wire 1 :+ \RAM|ram~286_q\ $end
$var wire 1 ;+ \RAM|ram~406_q\ $end
$var wire 1 <+ \RAM|ram~414_q\ $end
$var wire 1 =+ \RAM|ram~684_combout\ $end
$var wire 1 >+ \RAM|ram~310_q\ $end
$var wire 1 ?+ \RAM|ram~318_q\ $end
$var wire 1 @+ \RAM|ram~438_q\ $end
$var wire 1 A+ \RAM|ram~446_q\ $end
$var wire 1 B+ \RAM|ram~685_combout\ $end
$var wire 1 C+ \RAM|ram~342_q\ $end
$var wire 1 D+ \RAM|ram~350_q\ $end
$var wire 1 E+ \RAM|ram~470_q\ $end
$var wire 1 F+ \RAM|ram~478_q\ $end
$var wire 1 G+ \RAM|ram~686_combout\ $end
$var wire 1 H+ \RAM|ram~374_q\ $end
$var wire 1 I+ \RAM|ram~382_q\ $end
$var wire 1 J+ \RAM|ram~502_q\ $end
$var wire 1 K+ \RAM|ram~510_q\ $end
$var wire 1 L+ \RAM|ram~687_combout\ $end
$var wire 1 M+ \RAM|ram~688_combout\ $end
$var wire 1 N+ \RAM|ram~294_q\ $end
$var wire 1 O+ \RAM|ram~326_q\ $end
$var wire 1 P+ \RAM|ram~358_q\ $end
$var wire 1 Q+ \RAM|ram~390_q\ $end
$var wire 1 R+ \RAM|ram~689_combout\ $end
$var wire 1 S+ \RAM|ram~302_q\ $end
$var wire 1 T+ \RAM|ram~334_q\ $end
$var wire 1 U+ \RAM|ram~366_q\ $end
$var wire 1 V+ \RAM|ram~398_q\ $end
$var wire 1 W+ \RAM|ram~690_combout\ $end
$var wire 1 X+ \RAM|ram~422_q\ $end
$var wire 1 Y+ \RAM|ram~454_q\ $end
$var wire 1 Z+ \RAM|ram~486_q\ $end
$var wire 1 [+ \RAM|ram~518_q\ $end
$var wire 1 \+ \RAM|ram~691_combout\ $end
$var wire 1 ]+ \RAM|ram~430_q\ $end
$var wire 1 ^+ \RAM|ram~462_q\ $end
$var wire 1 _+ \RAM|ram~494_q\ $end
$var wire 1 `+ \RAM|ram~526_q\ $end
$var wire 1 a+ \RAM|ram~692_combout\ $end
$var wire 1 b+ \RAM|ram~693_combout\ $end
$var wire 1 c+ \RAM|ram~694_combout\ $end
$var wire 1 d+ \CPU|MUX1|saida_MUX[7]~6_combout\ $end
$var wire 1 e+ \CPU|ULA1|Add1~26\ $end
$var wire 1 f+ \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 g+ \CPU|DECODER|sinais_controle~1_combout\ $end
$var wire 1 h+ \CPU|FLAG|DOUT~0_combout\ $end
$var wire 1 i+ \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 j+ \CPU|FLAG|DOUT~1_combout\ $end
$var wire 1 k+ \CPU|FLAG|DOUT~2_combout\ $end
$var wire 1 l+ \CPU|FLAG|DOUT~q\ $end
$var wire 1 m+ \CPU|INSTR|MUX2|Equal2~0_combout\ $end
$var wire 1 n+ \CPU|INSTR|MUX2|Equal1~0_combout\ $end
$var wire 1 o+ \CPU|INSTR|SOMA_CONST|Add0~2\ $end
$var wire 1 p+ \CPU|INSTR|SOMA_CONST|Add0~26\ $end
$var wire 1 q+ \CPU|INSTR|SOMA_CONST|Add0~30\ $end
$var wire 1 r+ \CPU|INSTR|SOMA_CONST|Add0~34\ $end
$var wire 1 s+ \CPU|INSTR|SOMA_CONST|Add0~17_sumout\ $end
$var wire 1 t+ \CPU|DECODER|sinais_controle~2_combout\ $end
$var wire 1 u+ \CPU|INSTR|MUX2|MUX_OUT[4]~4_combout\ $end
$var wire 1 v+ \CPU|INSTR|SOMA_CONST|Add0~18\ $end
$var wire 1 w+ \CPU|INSTR|SOMA_CONST|Add0~21_sumout\ $end
$var wire 1 x+ \CPU|INSTR|MUX2|MUX_OUT[5]~5_combout\ $end
$var wire 1 y+ \ROM|memROM~13_combout\ $end
$var wire 1 z+ \CPU|INSTR|SOMA_CONST|Add0~25_sumout\ $end
$var wire 1 {+ \CPU|INSTR|MUX2|MUX_OUT[1]~6_combout\ $end
$var wire 1 |+ \ROM|memROM~7_combout\ $end
$var wire 1 }+ \ROM|memROM~17_combout\ $end
$var wire 1 ~+ \CPU|INSTR|SOMA_CONST|Add0~22\ $end
$var wire 1 !, \CPU|INSTR|SOMA_CONST|Add0~13_sumout\ $end
$var wire 1 ", \CPU|INSTR|MUX2|MUX_OUT[6]~3_combout\ $end
$var wire 1 #, \ROM|memROM~0_combout\ $end
$var wire 1 $, \ROM|memROM~14_combout\ $end
$var wire 1 %, \CPU|INSTR|SOMA_CONST|Add0~14\ $end
$var wire 1 &, \CPU|INSTR|SOMA_CONST|Add0~9_sumout\ $end
$var wire 1 ', \CPU|INSTR|MUX2|MUX_OUT[7]~2_combout\ $end
$var wire 1 (, \ROM|memROM~6_combout\ $end
$var wire 1 ), \ROM|memROM~11_combout\ $end
$var wire 1 *, \CPU|INSTR|SOMA_CONST|Add0~1_sumout\ $end
$var wire 1 +, \CPU|INSTR|MUX2|MUX_OUT[0]~0_combout\ $end
$var wire 1 ,, \ROM|memROM~5_combout\ $end
$var wire 1 -, \CPU|INSTR|SOMA_CONST|Add0~29_sumout\ $end
$var wire 1 ., \CPU|INSTR|MUX2|MUX_OUT[2]~7_combout\ $end
$var wire 1 /, \ROM|memROM~16_combout\ $end
$var wire 1 0, \CPU|INSTR|SOMA_CONST|Add0~33_sumout\ $end
$var wire 1 1, \CPU|INSTR|MUX2|MUX_OUT[3]~8_combout\ $end
$var wire 1 2, \ROM|memROM~18_combout\ $end
$var wire 1 3, \CPU|INSTR|SOMA_CONST|Add0~10\ $end
$var wire 1 4, \CPU|INSTR|SOMA_CONST|Add0~5_sumout\ $end
$var wire 1 5, \CPU|INSTR|MUX2|MUX_OUT[8]~1_combout\ $end
$var wire 1 6, \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 7, \CPU|ULA1|saida[0]~0_combout\ $end
$var wire 1 8, \ENABLE_LEDR~0_combout\ $end
$var wire 1 9, \ENABLE_HEX[0]~0_combout\ $end
$var wire 1 :, \HEX0_DECODER|DECODER_7seg|rascSaida7seg[0]~0_combout\ $end
$var wire 1 ;, \HEX0_DECODER|DECODER_7seg|rascSaida7seg[1]~1_combout\ $end
$var wire 1 <, \HEX0_DECODER|DECODER_7seg|rascSaida7seg[2]~2_combout\ $end
$var wire 1 =, \HEX0_DECODER|DECODER_7seg|rascSaida7seg[3]~3_combout\ $end
$var wire 1 >, \HEX0_DECODER|DECODER_7seg|rascSaida7seg[4]~4_combout\ $end
$var wire 1 ?, \HEX0_DECODER|DECODER_7seg|rascSaida7seg[5]~5_combout\ $end
$var wire 1 @, \HEX0_DECODER|DECODER_7seg|rascSaida7seg[6]~6_combout\ $end
$var wire 1 A, \ENABLE_HEX[1]~1_combout\ $end
$var wire 1 B, \HEX1_DECODER|DECODER_7seg|rascSaida7seg[0]~0_combout\ $end
$var wire 1 C, \HEX1_DECODER|DECODER_7seg|rascSaida7seg[1]~1_combout\ $end
$var wire 1 D, \HEX1_DECODER|DECODER_7seg|rascSaida7seg[2]~2_combout\ $end
$var wire 1 E, \HEX1_DECODER|DECODER_7seg|rascSaida7seg[3]~3_combout\ $end
$var wire 1 F, \HEX1_DECODER|DECODER_7seg|rascSaida7seg[4]~4_combout\ $end
$var wire 1 G, \HEX1_DECODER|DECODER_7seg|rascSaida7seg[5]~5_combout\ $end
$var wire 1 H, \HEX1_DECODER|DECODER_7seg|rascSaida7seg[6]~6_combout\ $end
$var wire 1 I, \ENABLE_HEX[2]~2_combout\ $end
$var wire 1 J, \HEX2_DECODER|DECODER_7seg|rascSaida7seg[0]~0_combout\ $end
$var wire 1 K, \HEX2_DECODER|DECODER_7seg|rascSaida7seg[1]~1_combout\ $end
$var wire 1 L, \HEX2_DECODER|DECODER_7seg|rascSaida7seg[2]~2_combout\ $end
$var wire 1 M, \HEX2_DECODER|DECODER_7seg|rascSaida7seg[3]~3_combout\ $end
$var wire 1 N, \HEX2_DECODER|DECODER_7seg|rascSaida7seg[4]~4_combout\ $end
$var wire 1 O, \HEX2_DECODER|DECODER_7seg|rascSaida7seg[5]~5_combout\ $end
$var wire 1 P, \HEX2_DECODER|DECODER_7seg|rascSaida7seg[6]~6_combout\ $end
$var wire 1 Q, \ENABLE_HEX[3]~3_combout\ $end
$var wire 1 R, \HEX3_DECODER|DECODER_7seg|rascSaida7seg[0]~0_combout\ $end
$var wire 1 S, \HEX3_DECODER|DECODER_7seg|rascSaida7seg[1]~1_combout\ $end
$var wire 1 T, \HEX3_DECODER|DECODER_7seg|rascSaida7seg[2]~2_combout\ $end
$var wire 1 U, \HEX3_DECODER|DECODER_7seg|rascSaida7seg[3]~3_combout\ $end
$var wire 1 V, \HEX3_DECODER|DECODER_7seg|rascSaida7seg[4]~4_combout\ $end
$var wire 1 W, \HEX3_DECODER|DECODER_7seg|rascSaida7seg[5]~5_combout\ $end
$var wire 1 X, \HEX3_DECODER|DECODER_7seg|rascSaida7seg[6]~6_combout\ $end
$var wire 1 Y, \ENABLE_HEX[4]~4_combout\ $end
$var wire 1 Z, \HEX4_DECODER|DECODER_7seg|rascSaida7seg[0]~0_combout\ $end
$var wire 1 [, \HEX4_DECODER|DECODER_7seg|rascSaida7seg[1]~1_combout\ $end
$var wire 1 \, \HEX4_DECODER|DECODER_7seg|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ], \HEX4_DECODER|DECODER_7seg|rascSaida7seg[3]~3_combout\ $end
$var wire 1 ^, \HEX4_DECODER|DECODER_7seg|rascSaida7seg[4]~4_combout\ $end
$var wire 1 _, \HEX4_DECODER|DECODER_7seg|rascSaida7seg[5]~5_combout\ $end
$var wire 1 `, \HEX4_DECODER|DECODER_7seg|rascSaida7seg[6]~6_combout\ $end
$var wire 1 a, \HEX5_DECODER|DECODER_7seg|rascSaida7seg[0]~0_combout\ $end
$var wire 1 b, \HEX5_DECODER|DECODER_7seg|rascSaida7seg[1]~1_combout\ $end
$var wire 1 c, \HEX5_DECODER|DECODER_7seg|rascSaida7seg[2]~2_combout\ $end
$var wire 1 d, \HEX5_DECODER|DECODER_7seg|rascSaida7seg[3]~3_combout\ $end
$var wire 1 e, \HEX5_DECODER|DECODER_7seg|rascSaida7seg[4]~4_combout\ $end
$var wire 1 f, \HEX5_DECODER|DECODER_7seg|rascSaida7seg[5]~5_combout\ $end
$var wire 1 g, \HEX5_DECODER|DECODER_7seg|rascSaida7seg[6]~6_combout\ $end
$var wire 1 h, \ENABLE_LEDR~1_combout\ $end
$var wire 1 i, \ENABLE_LEDR~2_combout\ $end
$var wire 1 j, \LED8|FLIPS|DOUT~0_combout\ $end
$var wire 1 k, \LED8|FLIPS|DOUT~q\ $end
$var wire 1 l, \LED9|FLIPS|DOUT~0_combout\ $end
$var wire 1 m, \LED9|FLIPS|DOUT~q\ $end
$var wire 1 n, \HEX5_DECODER|REG_4bits|DOUT\ [3] $end
$var wire 1 o, \HEX5_DECODER|REG_4bits|DOUT\ [2] $end
$var wire 1 p, \HEX5_DECODER|REG_4bits|DOUT\ [1] $end
$var wire 1 q, \HEX5_DECODER|REG_4bits|DOUT\ [0] $end
$var wire 1 r, \CPU|REG_A|DOUT\ [7] $end
$var wire 1 s, \CPU|REG_A|DOUT\ [6] $end
$var wire 1 t, \CPU|REG_A|DOUT\ [5] $end
$var wire 1 u, \CPU|REG_A|DOUT\ [4] $end
$var wire 1 v, \CPU|REG_A|DOUT\ [3] $end
$var wire 1 w, \CPU|REG_A|DOUT\ [2] $end
$var wire 1 x, \CPU|REG_A|DOUT\ [1] $end
$var wire 1 y, \CPU|REG_A|DOUT\ [0] $end
$var wire 1 z, \HEX3_DECODER|REG_4bits|DOUT\ [3] $end
$var wire 1 {, \HEX3_DECODER|REG_4bits|DOUT\ [2] $end
$var wire 1 |, \HEX3_DECODER|REG_4bits|DOUT\ [1] $end
$var wire 1 }, \HEX3_DECODER|REG_4bits|DOUT\ [0] $end
$var wire 1 ~, \CPU|INSTR|PC|DOUT\ [8] $end
$var wire 1 !- \CPU|INSTR|PC|DOUT\ [7] $end
$var wire 1 "- \CPU|INSTR|PC|DOUT\ [6] $end
$var wire 1 #- \CPU|INSTR|PC|DOUT\ [5] $end
$var wire 1 $- \CPU|INSTR|PC|DOUT\ [4] $end
$var wire 1 %- \CPU|INSTR|PC|DOUT\ [3] $end
$var wire 1 &- \CPU|INSTR|PC|DOUT\ [2] $end
$var wire 1 '- \CPU|INSTR|PC|DOUT\ [1] $end
$var wire 1 (- \CPU|INSTR|PC|DOUT\ [0] $end
$var wire 1 )- \HEX4_DECODER|REG_4bits|DOUT\ [3] $end
$var wire 1 *- \HEX4_DECODER|REG_4bits|DOUT\ [2] $end
$var wire 1 +- \HEX4_DECODER|REG_4bits|DOUT\ [1] $end
$var wire 1 ,- \HEX4_DECODER|REG_4bits|DOUT\ [0] $end
$var wire 1 -- \HEX0_DECODER|REG_4bits|DOUT\ [3] $end
$var wire 1 .- \HEX0_DECODER|REG_4bits|DOUT\ [2] $end
$var wire 1 /- \HEX0_DECODER|REG_4bits|DOUT\ [1] $end
$var wire 1 0- \HEX0_DECODER|REG_4bits|DOUT\ [0] $end
$var wire 1 1- \HEX1_DECODER|REG_4bits|DOUT\ [3] $end
$var wire 1 2- \HEX1_DECODER|REG_4bits|DOUT\ [2] $end
$var wire 1 3- \HEX1_DECODER|REG_4bits|DOUT\ [1] $end
$var wire 1 4- \HEX1_DECODER|REG_4bits|DOUT\ [0] $end
$var wire 1 5- \HEX2_DECODER|REG_4bits|DOUT\ [3] $end
$var wire 1 6- \HEX2_DECODER|REG_4bits|DOUT\ [2] $end
$var wire 1 7- \HEX2_DECODER|REG_4bits|DOUT\ [1] $end
$var wire 1 8- \HEX2_DECODER|REG_4bits|DOUT\ [0] $end
$var wire 1 9- \LED_R|REG_8bits|DOUT\ [7] $end
$var wire 1 :- \LED_R|REG_8bits|DOUT\ [6] $end
$var wire 1 ;- \LED_R|REG_8bits|DOUT\ [5] $end
$var wire 1 <- \LED_R|REG_8bits|DOUT\ [4] $end
$var wire 1 =- \LED_R|REG_8bits|DOUT\ [3] $end
$var wire 1 >- \LED_R|REG_8bits|DOUT\ [2] $end
$var wire 1 ?- \LED_R|REG_8bits|DOUT\ [1] $end
$var wire 1 @- \LED_R|REG_8bits|DOUT\ [0] $end
$var wire 1 A- ENABLE_HEX [5] $end
$var wire 1 B- ENABLE_HEX [4] $end
$var wire 1 C- ENABLE_HEX [3] $end
$var wire 1 D- ENABLE_HEX [2] $end
$var wire 1 E- ENABLE_HEX [1] $end
$var wire 1 F- ENABLE_HEX [0] $end
$var wire 1 G- \CPU|INSTR|END_RETORNO|DOUT\ [8] $end
$var wire 1 H- \CPU|INSTR|END_RETORNO|DOUT\ [7] $end
$var wire 1 I- \CPU|INSTR|END_RETORNO|DOUT\ [6] $end
$var wire 1 J- \CPU|INSTR|END_RETORNO|DOUT\ [5] $end
$var wire 1 K- \CPU|INSTR|END_RETORNO|DOUT\ [4] $end
$var wire 1 L- \CPU|INSTR|END_RETORNO|DOUT\ [3] $end
$var wire 1 M- \CPU|INSTR|END_RETORNO|DOUT\ [2] $end
$var wire 1 N- \CPU|INSTR|END_RETORNO|DOUT\ [1] $end
$var wire 1 O- \CPU|INSTR|END_RETORNO|DOUT\ [0] $end
$var wire 1 P- \HEX0_DECODER|REG_4bits|ALT_INV_DOUT\ [3] $end
$var wire 1 Q- \HEX0_DECODER|REG_4bits|ALT_INV_DOUT\ [2] $end
$var wire 1 R- \HEX0_DECODER|REG_4bits|ALT_INV_DOUT\ [1] $end
$var wire 1 S- \HEX0_DECODER|REG_4bits|ALT_INV_DOUT\ [0] $end
$var wire 1 T- \ALT_INV_READ_BUS[0]~4_combout\ $end
$var wire 1 U- \CPU|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 V- \CPU|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 W- \CPU|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 X- \CPU|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 Y- \CPU|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 Z- \CPU|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 [- \CPU|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 \- \CPU|INSTR|SOMA_CONST|ALT_INV_Add0~33_sumout\ $end
$var wire 1 ]- \CPU|INSTR|SOMA_CONST|ALT_INV_Add0~29_sumout\ $end
$var wire 1 ^- \CPU|INSTR|SOMA_CONST|ALT_INV_Add0~25_sumout\ $end
$var wire 1 _- \CPU|INSTR|SOMA_CONST|ALT_INV_Add0~21_sumout\ $end
$var wire 1 `- \CPU|INSTR|SOMA_CONST|ALT_INV_Add0~17_sumout\ $end
$var wire 1 a- \CPU|INSTR|SOMA_CONST|ALT_INV_Add0~13_sumout\ $end
$var wire 1 b- \CPU|INSTR|SOMA_CONST|ALT_INV_Add0~9_sumout\ $end
$var wire 1 c- \CPU|INSTR|SOMA_CONST|ALT_INV_Add0~5_sumout\ $end
$var wire 1 d- \CPU|INSTR|SOMA_CONST|ALT_INV_Add0~1_sumout\ $end
$var wire 1 e- \CPU|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 f- \CPU|REG_A|ALT_INV_DOUT\ [7] $end
$var wire 1 g- \CPU|REG_A|ALT_INV_DOUT\ [6] $end
$var wire 1 h- \CPU|REG_A|ALT_INV_DOUT\ [5] $end
$var wire 1 i- \CPU|REG_A|ALT_INV_DOUT\ [4] $end
$var wire 1 j- \CPU|REG_A|ALT_INV_DOUT\ [3] $end
$var wire 1 k- \CPU|REG_A|ALT_INV_DOUT\ [2] $end
$var wire 1 l- \CPU|REG_A|ALT_INV_DOUT\ [1] $end
$var wire 1 m- \CPU|REG_A|ALT_INV_DOUT\ [0] $end
$var wire 1 n- \CPU|INSTR|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 o- \CPU|INSTR|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 p- \CPU|INSTR|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 q- \CPU|INSTR|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 r- \CPU|INSTR|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 s- \CPU|INSTR|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 t- \CPU|INSTR|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 u- \CPU|INSTR|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 v- \CPU|INSTR|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 w- \RAM|ALT_INV_ram~407_q\ $end
$var wire 1 x- \RAM|ALT_INV_ram~151_q\ $end
$var wire 1 y- \RAM|ALT_INV_ram~279_q\ $end
$var wire 1 z- \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 {- \RAM|ALT_INV_ram~531_combout\ $end
$var wire 1 |- \ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 }- \ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 ~- \RAM|ALT_INV_ram~530_combout\ $end
$var wire 1 !. \RAM|ALT_INV_ram~495_q\ $end
$var wire 1 ". \RAM|ALT_INV_ram~239_q\ $end
$var wire 1 #. \RAM|ALT_INV_ram~367_q\ $end
$var wire 1 $. \RAM|ALT_INV_ram~111_q\ $end
$var wire 1 %. \RAM|ALT_INV_ram~529_combout\ $end
$var wire 1 &. \RAM|ALT_INV_ram~463_q\ $end
$var wire 1 '. \RAM|ALT_INV_ram~207_q\ $end
$var wire 1 (. \RAM|ALT_INV_ram~335_q\ $end
$var wire 1 ). \RAM|ALT_INV_ram~79_q\ $end
$var wire 1 *. \RAM|ALT_INV_ram~528_combout\ $end
$var wire 1 +. \RAM|ALT_INV_ram~431_q\ $end
$var wire 1 ,. \RAM|ALT_INV_ram~175_q\ $end
$var wire 1 -. \RAM|ALT_INV_ram~303_q\ $end
$var wire 1 .. \RAM|ALT_INV_ram~47_q\ $end
$var wire 1 /. \RAM|ALT_INV_ram~527_combout\ $end
$var wire 1 0. \ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 1. \RAM|ALT_INV_ram~399_q\ $end
$var wire 1 2. \RAM|ALT_INV_ram~143_q\ $end
$var wire 1 3. \RAM|ALT_INV_ram~271_q\ $end
$var wire 1 4. \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 5. \ALT_INV_ENABLE_LEDR~2_combout\ $end
$var wire 1 6. \ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 7. \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 8. \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 9. \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 :. \ALT_INV_ENABLE_LEDR~0_combout\ $end
$var wire 1 ;. \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 <. \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 =. \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 >. \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 ?. \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 @. \CPU|DECODER|ALT_INV_Equal5~0_combout\ $end
$var wire 1 A. \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 B. \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 C. \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 D. \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 E. \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 F. \LED9|FLIPS|ALT_INV_DOUT~q\ $end
$var wire 1 G. \LED8|FLIPS|ALT_INV_DOUT~q\ $end
$var wire 1 H. \HEX5_DECODER|REG_4bits|ALT_INV_DOUT\ [3] $end
$var wire 1 I. \HEX5_DECODER|REG_4bits|ALT_INV_DOUT\ [2] $end
$var wire 1 J. \HEX5_DECODER|REG_4bits|ALT_INV_DOUT\ [1] $end
$var wire 1 K. \HEX5_DECODER|REG_4bits|ALT_INV_DOUT\ [0] $end
$var wire 1 L. \HEX4_DECODER|REG_4bits|ALT_INV_DOUT\ [3] $end
$var wire 1 M. \HEX4_DECODER|REG_4bits|ALT_INV_DOUT\ [2] $end
$var wire 1 N. \HEX4_DECODER|REG_4bits|ALT_INV_DOUT\ [1] $end
$var wire 1 O. \HEX4_DECODER|REG_4bits|ALT_INV_DOUT\ [0] $end
$var wire 1 P. \HEX3_DECODER|REG_4bits|ALT_INV_DOUT\ [3] $end
$var wire 1 Q. \HEX3_DECODER|REG_4bits|ALT_INV_DOUT\ [2] $end
$var wire 1 R. \HEX3_DECODER|REG_4bits|ALT_INV_DOUT\ [1] $end
$var wire 1 S. \HEX3_DECODER|REG_4bits|ALT_INV_DOUT\ [0] $end
$var wire 1 T. \HEX2_DECODER|REG_4bits|ALT_INV_DOUT\ [3] $end
$var wire 1 U. \HEX2_DECODER|REG_4bits|ALT_INV_DOUT\ [2] $end
$var wire 1 V. \HEX2_DECODER|REG_4bits|ALT_INV_DOUT\ [1] $end
$var wire 1 W. \HEX2_DECODER|REG_4bits|ALT_INV_DOUT\ [0] $end
$var wire 1 X. \HEX1_DECODER|REG_4bits|ALT_INV_DOUT\ [3] $end
$var wire 1 Y. \HEX1_DECODER|REG_4bits|ALT_INV_DOUT\ [2] $end
$var wire 1 Z. \HEX1_DECODER|REG_4bits|ALT_INV_DOUT\ [1] $end
$var wire 1 [. \HEX1_DECODER|REG_4bits|ALT_INV_DOUT\ [0] $end
$var wire 1 \. \RAM|ALT_INV_ram~410_q\ $end
$var wire 1 ]. \RAM|ALT_INV_ram~402_q\ $end
$var wire 1 ^. \RAM|ALT_INV_ram~282_q\ $end
$var wire 1 _. \RAM|ALT_INV_ram~274_q\ $end
$var wire 1 `. \RAM|ALT_INV_ram~552_combout\ $end
$var wire 1 a. \RAM|ALT_INV_ram~551_combout\ $end
$var wire 1 b. \RAM|ALT_INV_ram~250_q\ $end
$var wire 1 c. \RAM|ALT_INV_ram~122_q\ $end
$var wire 1 d. \RAM|ALT_INV_ram~186_q\ $end
$var wire 1 e. \RAM|ALT_INV_ram~58_q\ $end
$var wire 1 f. \RAM|ALT_INV_ram~550_combout\ $end
$var wire 1 g. \RAM|ALT_INV_ram~242_q\ $end
$var wire 1 h. \RAM|ALT_INV_ram~114_q\ $end
$var wire 1 i. \RAM|ALT_INV_ram~178_q\ $end
$var wire 1 j. \RAM|ALT_INV_ram~50_q\ $end
$var wire 1 k. \RAM|ALT_INV_ram~549_combout\ $end
$var wire 1 l. \RAM|ALT_INV_ram~218_q\ $end
$var wire 1 m. \RAM|ALT_INV_ram~90_q\ $end
$var wire 1 n. \RAM|ALT_INV_ram~154_q\ $end
$var wire 1 o. \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 p. \RAM|ALT_INV_ram~548_combout\ $end
$var wire 1 q. \RAM|ALT_INV_ram~210_q\ $end
$var wire 1 r. \RAM|ALT_INV_ram~82_q\ $end
$var wire 1 s. \RAM|ALT_INV_ram~146_q\ $end
$var wire 1 t. \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 u. \CPU|DECODER|ALT_INV_SEL_MUX~0_combout\ $end
$var wire 1 v. \CPU|INSTR|END_RETORNO|ALT_INV_DOUT\ [8] $end
$var wire 1 w. \CPU|INSTR|END_RETORNO|ALT_INV_DOUT\ [7] $end
$var wire 1 x. \CPU|INSTR|END_RETORNO|ALT_INV_DOUT\ [6] $end
$var wire 1 y. \CPU|INSTR|END_RETORNO|ALT_INV_DOUT\ [5] $end
$var wire 1 z. \CPU|INSTR|END_RETORNO|ALT_INV_DOUT\ [4] $end
$var wire 1 {. \CPU|INSTR|END_RETORNO|ALT_INV_DOUT\ [3] $end
$var wire 1 |. \CPU|INSTR|END_RETORNO|ALT_INV_DOUT\ [2] $end
$var wire 1 }. \CPU|INSTR|END_RETORNO|ALT_INV_DOUT\ [1] $end
$var wire 1 ~. \CPU|INSTR|END_RETORNO|ALT_INV_DOUT\ [0] $end
$var wire 1 !/ \CPU|INSTR|MUX2|ALT_INV_Equal1~0_combout\ $end
$var wire 1 "/ \CPU|INSTR|MUX2|ALT_INV_Equal2~0_combout\ $end
$var wire 1 #/ \CPU|FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 $/ \CPU|DECODER|ALT_INV_OP_ULA[1]~0_combout\ $end
$var wire 1 %/ \CPU|DECODER|ALT_INV_HAB_A~0_combout\ $end
$var wire 1 &/ \CPU|DECODER|ALT_INV_sinais_controle~0_combout\ $end
$var wire 1 '/ \ROM|ALT_INV_memROM~22_combout\ $end
$var wire 1 (/ \ROM|ALT_INV_memROM~21_combout\ $end
$var wire 1 )/ \ROM|ALT_INV_memROM~20_combout\ $end
$var wire 1 */ \ROM|ALT_INV_memROM~19_combout\ $end
$var wire 1 +/ \ALT_INV_READ_BUS[0]~1_combout\ $end
$var wire 1 ,/ \FF_DEBOUNCER|ALT_INV_DOUT~q\ $end
$var wire 1 -/ \ALT_INV_ENABLE_SWR~2_combout\ $end
$var wire 1 ./ \ALT_INV_ENABLE_SWR~1_combout\ $end
$var wire 1 // \ALT_INV_ENABLE_SWR~0_combout\ $end
$var wire 1 0/ \ALT_INV_READ_BUS[0]~0_combout\ $end
$var wire 1 1/ \CPU|DECODER|ALT_INV_ENABLE_READ~0_combout\ $end
$var wire 1 2/ \ROM|ALT_INV_memROM~18_combout\ $end
$var wire 1 3/ \ROM|ALT_INV_memROM~17_combout\ $end
$var wire 1 4/ \RAM|ALT_INV_ram~547_combout\ $end
$var wire 1 5/ \RAM|ALT_INV_ram~546_combout\ $end
$var wire 1 6/ \RAM|ALT_INV_ram~545_combout\ $end
$var wire 1 7/ \RAM|ALT_INV_ram~519_q\ $end
$var wire 1 8/ \RAM|ALT_INV_ram~263_q\ $end
$var wire 1 9/ \RAM|ALT_INV_ram~455_q\ $end
$var wire 1 :/ \RAM|ALT_INV_ram~199_q\ $end
$var wire 1 ;/ \RAM|ALT_INV_ram~544_combout\ $end
$var wire 1 </ \RAM|ALT_INV_ram~487_q\ $end
$var wire 1 =/ \RAM|ALT_INV_ram~231_q\ $end
$var wire 1 >/ \RAM|ALT_INV_ram~423_q\ $end
$var wire 1 ?/ \RAM|ALT_INV_ram~167_q\ $end
$var wire 1 @/ \RAM|ALT_INV_ram~543_combout\ $end
$var wire 1 A/ \RAM|ALT_INV_ram~391_q\ $end
$var wire 1 B/ \RAM|ALT_INV_ram~135_q\ $end
$var wire 1 C/ \RAM|ALT_INV_ram~327_q\ $end
$var wire 1 D/ \RAM|ALT_INV_ram~71_q\ $end
$var wire 1 E/ \RAM|ALT_INV_ram~542_combout\ $end
$var wire 1 F/ \RAM|ALT_INV_ram~359_q\ $end
$var wire 1 G/ \RAM|ALT_INV_ram~103_q\ $end
$var wire 1 H/ \RAM|ALT_INV_ram~295_q\ $end
$var wire 1 I/ \RAM|ALT_INV_ram~39_q\ $end
$var wire 1 J/ \RAM|ALT_INV_ram~541_combout\ $end
$var wire 1 K/ \RAM|ALT_INV_ram~540_combout\ $end
$var wire 1 L/ \RAM|ALT_INV_ram~511_q\ $end
$var wire 1 M/ \RAM|ALT_INV_ram~255_q\ $end
$var wire 1 N/ \RAM|ALT_INV_ram~383_q\ $end
$var wire 1 O/ \RAM|ALT_INV_ram~127_q\ $end
$var wire 1 P/ \RAM|ALT_INV_ram~539_combout\ $end
$var wire 1 Q/ \RAM|ALT_INV_ram~479_q\ $end
$var wire 1 R/ \RAM|ALT_INV_ram~223_q\ $end
$var wire 1 S/ \RAM|ALT_INV_ram~351_q\ $end
$var wire 1 T/ \RAM|ALT_INV_ram~95_q\ $end
$var wire 1 U/ \RAM|ALT_INV_ram~538_combout\ $end
$var wire 1 V/ \RAM|ALT_INV_ram~447_q\ $end
$var wire 1 W/ \RAM|ALT_INV_ram~191_q\ $end
$var wire 1 X/ \RAM|ALT_INV_ram~319_q\ $end
$var wire 1 Y/ \RAM|ALT_INV_ram~63_q\ $end
$var wire 1 Z/ \RAM|ALT_INV_ram~537_combout\ $end
$var wire 1 [/ \RAM|ALT_INV_ram~415_q\ $end
$var wire 1 \/ \RAM|ALT_INV_ram~159_q\ $end
$var wire 1 ]/ \RAM|ALT_INV_ram~287_q\ $end
$var wire 1 ^/ \RAM|ALT_INV_ram~31_q\ $end
$var wire 1 _/ \RAM|ALT_INV_ram~536_combout\ $end
$var wire 1 `/ \RAM|ALT_INV_ram~535_combout\ $end
$var wire 1 a/ \RAM|ALT_INV_ram~503_q\ $end
$var wire 1 b/ \RAM|ALT_INV_ram~247_q\ $end
$var wire 1 c/ \RAM|ALT_INV_ram~375_q\ $end
$var wire 1 d/ \RAM|ALT_INV_ram~119_q\ $end
$var wire 1 e/ \RAM|ALT_INV_ram~534_combout\ $end
$var wire 1 f/ \RAM|ALT_INV_ram~471_q\ $end
$var wire 1 g/ \RAM|ALT_INV_ram~215_q\ $end
$var wire 1 h/ \RAM|ALT_INV_ram~343_q\ $end
$var wire 1 i/ \RAM|ALT_INV_ram~87_q\ $end
$var wire 1 j/ \RAM|ALT_INV_ram~533_combout\ $end
$var wire 1 k/ \RAM|ALT_INV_ram~439_q\ $end
$var wire 1 l/ \RAM|ALT_INV_ram~183_q\ $end
$var wire 1 m/ \RAM|ALT_INV_ram~311_q\ $end
$var wire 1 n/ \RAM|ALT_INV_ram~55_q\ $end
$var wire 1 o/ \RAM|ALT_INV_ram~532_combout\ $end
$var wire 1 p/ \RAM|ALT_INV_ram~408_q\ $end
$var wire 1 q/ \RAM|ALT_INV_ram~400_q\ $end
$var wire 1 r/ \RAM|ALT_INV_ram~583_combout\ $end
$var wire 1 s/ \RAM|ALT_INV_ram~582_combout\ $end
$var wire 1 t/ \RAM|ALT_INV_ram~264_q\ $end
$var wire 1 u/ \RAM|ALT_INV_ram~256_q\ $end
$var wire 1 v/ \RAM|ALT_INV_ram~232_q\ $end
$var wire 1 w/ \RAM|ALT_INV_ram~224_q\ $end
$var wire 1 x/ \RAM|ALT_INV_ram~581_combout\ $end
$var wire 1 y/ \RAM|ALT_INV_ram~248_q\ $end
$var wire 1 z/ \RAM|ALT_INV_ram~240_q\ $end
$var wire 1 {/ \RAM|ALT_INV_ram~216_q\ $end
$var wire 1 |/ \RAM|ALT_INV_ram~208_q\ $end
$var wire 1 }/ \RAM|ALT_INV_ram~580_combout\ $end
$var wire 1 ~/ \RAM|ALT_INV_ram~200_q\ $end
$var wire 1 !0 \RAM|ALT_INV_ram~192_q\ $end
$var wire 1 "0 \RAM|ALT_INV_ram~168_q\ $end
$var wire 1 #0 \RAM|ALT_INV_ram~160_q\ $end
$var wire 1 $0 \RAM|ALT_INV_ram~579_combout\ $end
$var wire 1 %0 \RAM|ALT_INV_ram~184_q\ $end
$var wire 1 &0 \RAM|ALT_INV_ram~176_q\ $end
$var wire 1 '0 \RAM|ALT_INV_ram~152_q\ $end
$var wire 1 (0 \RAM|ALT_INV_ram~144_q\ $end
$var wire 1 )0 \RAM|ALT_INV_ram~578_combout\ $end
$var wire 1 *0 \RAM|ALT_INV_ram~577_combout\ $end
$var wire 1 +0 \RAM|ALT_INV_ram~392_q\ $end
$var wire 1 ,0 \RAM|ALT_INV_ram~376_q\ $end
$var wire 1 -0 \RAM|ALT_INV_ram~328_q\ $end
$var wire 1 .0 \RAM|ALT_INV_ram~312_q\ $end
$var wire 1 /0 \RAM|ALT_INV_ram~576_combout\ $end
$var wire 1 00 \RAM|ALT_INV_ram~384_q\ $end
$var wire 1 10 \RAM|ALT_INV_ram~368_q\ $end
$var wire 1 20 \RAM|ALT_INV_ram~320_q\ $end
$var wire 1 30 \RAM|ALT_INV_ram~304_q\ $end
$var wire 1 40 \RAM|ALT_INV_ram~575_combout\ $end
$var wire 1 50 \RAM|ALT_INV_ram~360_q\ $end
$var wire 1 60 \RAM|ALT_INV_ram~344_q\ $end
$var wire 1 70 \RAM|ALT_INV_ram~296_q\ $end
$var wire 1 80 \RAM|ALT_INV_ram~280_q\ $end
$var wire 1 90 \RAM|ALT_INV_ram~574_combout\ $end
$var wire 1 :0 \RAM|ALT_INV_ram~352_q\ $end
$var wire 1 ;0 \RAM|ALT_INV_ram~336_q\ $end
$var wire 1 <0 \RAM|ALT_INV_ram~288_q\ $end
$var wire 1 =0 \RAM|ALT_INV_ram~272_q\ $end
$var wire 1 >0 \RAM|ALT_INV_ram~573_combout\ $end
$var wire 1 ?0 \RAM|ALT_INV_ram~572_combout\ $end
$var wire 1 @0 \RAM|ALT_INV_ram~136_q\ $end
$var wire 1 A0 \RAM|ALT_INV_ram~128_q\ $end
$var wire 1 B0 \RAM|ALT_INV_ram~104_q\ $end
$var wire 1 C0 \RAM|ALT_INV_ram~96_q\ $end
$var wire 1 D0 \RAM|ALT_INV_ram~571_combout\ $end
$var wire 1 E0 \RAM|ALT_INV_ram~120_q\ $end
$var wire 1 F0 \RAM|ALT_INV_ram~112_q\ $end
$var wire 1 G0 \RAM|ALT_INV_ram~88_q\ $end
$var wire 1 H0 \RAM|ALT_INV_ram~80_q\ $end
$var wire 1 I0 \RAM|ALT_INV_ram~570_combout\ $end
$var wire 1 J0 \RAM|ALT_INV_ram~72_q\ $end
$var wire 1 K0 \RAM|ALT_INV_ram~64_q\ $end
$var wire 1 L0 \RAM|ALT_INV_ram~40_q\ $end
$var wire 1 M0 \RAM|ALT_INV_ram~32_q\ $end
$var wire 1 N0 \RAM|ALT_INV_ram~569_combout\ $end
$var wire 1 O0 \RAM|ALT_INV_ram~56_q\ $end
$var wire 1 P0 \RAM|ALT_INV_ram~48_q\ $end
$var wire 1 Q0 \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 R0 \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 S0 \CPU|MUX1|ALT_INV_saida_MUX[3]~0_combout\ $end
$var wire 1 T0 \RAM|ALT_INV_ram~568_combout\ $end
$var wire 1 U0 \RAM|ALT_INV_ram~567_combout\ $end
$var wire 1 V0 \RAM|ALT_INV_ram~566_combout\ $end
$var wire 1 W0 \RAM|ALT_INV_ram~522_q\ $end
$var wire 1 X0 \RAM|ALT_INV_ram~394_q\ $end
$var wire 1 Y0 \RAM|ALT_INV_ram~458_q\ $end
$var wire 1 Z0 \RAM|ALT_INV_ram~330_q\ $end
$var wire 1 [0 \RAM|ALT_INV_ram~565_combout\ $end
$var wire 1 \0 \RAM|ALT_INV_ram~514_q\ $end
$var wire 1 ]0 \RAM|ALT_INV_ram~386_q\ $end
$var wire 1 ^0 \RAM|ALT_INV_ram~450_q\ $end
$var wire 1 _0 \RAM|ALT_INV_ram~322_q\ $end
$var wire 1 `0 \RAM|ALT_INV_ram~564_combout\ $end
$var wire 1 a0 \RAM|ALT_INV_ram~490_q\ $end
$var wire 1 b0 \RAM|ALT_INV_ram~362_q\ $end
$var wire 1 c0 \RAM|ALT_INV_ram~426_q\ $end
$var wire 1 d0 \RAM|ALT_INV_ram~298_q\ $end
$var wire 1 e0 \RAM|ALT_INV_ram~563_combout\ $end
$var wire 1 f0 \RAM|ALT_INV_ram~482_q\ $end
$var wire 1 g0 \RAM|ALT_INV_ram~354_q\ $end
$var wire 1 h0 \RAM|ALT_INV_ram~418_q\ $end
$var wire 1 i0 \RAM|ALT_INV_ram~290_q\ $end
$var wire 1 j0 \RAM|ALT_INV_ram~562_combout\ $end
$var wire 1 k0 \RAM|ALT_INV_ram~561_combout\ $end
$var wire 1 l0 \RAM|ALT_INV_ram~266_q\ $end
$var wire 1 m0 \RAM|ALT_INV_ram~234_q\ $end
$var wire 1 n0 \RAM|ALT_INV_ram~138_q\ $end
$var wire 1 o0 \RAM|ALT_INV_ram~106_q\ $end
$var wire 1 p0 \RAM|ALT_INV_ram~560_combout\ $end
$var wire 1 q0 \RAM|ALT_INV_ram~258_q\ $end
$var wire 1 r0 \RAM|ALT_INV_ram~226_q\ $end
$var wire 1 s0 \RAM|ALT_INV_ram~130_q\ $end
$var wire 1 t0 \RAM|ALT_INV_ram~98_q\ $end
$var wire 1 u0 \RAM|ALT_INV_ram~559_combout\ $end
$var wire 1 v0 \RAM|ALT_INV_ram~202_q\ $end
$var wire 1 w0 \RAM|ALT_INV_ram~170_q\ $end
$var wire 1 x0 \RAM|ALT_INV_ram~74_q\ $end
$var wire 1 y0 \RAM|ALT_INV_ram~42_q\ $end
$var wire 1 z0 \RAM|ALT_INV_ram~558_combout\ $end
$var wire 1 {0 \RAM|ALT_INV_ram~194_q\ $end
$var wire 1 |0 \RAM|ALT_INV_ram~162_q\ $end
$var wire 1 }0 \RAM|ALT_INV_ram~66_q\ $end
$var wire 1 ~0 \RAM|ALT_INV_ram~34_q\ $end
$var wire 1 !1 \RAM|ALT_INV_ram~557_combout\ $end
$var wire 1 "1 \RAM|ALT_INV_ram~556_combout\ $end
$var wire 1 #1 \RAM|ALT_INV_ram~506_q\ $end
$var wire 1 $1 \RAM|ALT_INV_ram~498_q\ $end
$var wire 1 %1 \RAM|ALT_INV_ram~378_q\ $end
$var wire 1 &1 \RAM|ALT_INV_ram~370_q\ $end
$var wire 1 '1 \RAM|ALT_INV_ram~555_combout\ $end
$var wire 1 (1 \RAM|ALT_INV_ram~474_q\ $end
$var wire 1 )1 \RAM|ALT_INV_ram~466_q\ $end
$var wire 1 *1 \RAM|ALT_INV_ram~346_q\ $end
$var wire 1 +1 \RAM|ALT_INV_ram~338_q\ $end
$var wire 1 ,1 \RAM|ALT_INV_ram~554_combout\ $end
$var wire 1 -1 \RAM|ALT_INV_ram~442_q\ $end
$var wire 1 .1 \RAM|ALT_INV_ram~434_q\ $end
$var wire 1 /1 \RAM|ALT_INV_ram~314_q\ $end
$var wire 1 01 \RAM|ALT_INV_ram~306_q\ $end
$var wire 1 11 \RAM|ALT_INV_ram~553_combout\ $end
$var wire 1 21 \RAM|ALT_INV_ram~131_q\ $end
$var wire 1 31 \RAM|ALT_INV_ram~123_q\ $end
$var wire 1 41 \RAM|ALT_INV_ram~115_q\ $end
$var wire 1 51 \RAM|ALT_INV_ram~613_combout\ $end
$var wire 1 61 \RAM|ALT_INV_ram~107_q\ $end
$var wire 1 71 \RAM|ALT_INV_ram~99_q\ $end
$var wire 1 81 \RAM|ALT_INV_ram~91_q\ $end
$var wire 1 91 \RAM|ALT_INV_ram~83_q\ $end
$var wire 1 :1 \RAM|ALT_INV_ram~612_combout\ $end
$var wire 1 ;1 \RAM|ALT_INV_ram~75_q\ $end
$var wire 1 <1 \RAM|ALT_INV_ram~67_q\ $end
$var wire 1 =1 \RAM|ALT_INV_ram~59_q\ $end
$var wire 1 >1 \RAM|ALT_INV_ram~51_q\ $end
$var wire 1 ?1 \RAM|ALT_INV_ram~611_combout\ $end
$var wire 1 @1 \RAM|ALT_INV_ram~43_q\ $end
$var wire 1 A1 \RAM|ALT_INV_ram~35_q\ $end
$var wire 1 B1 \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 C1 \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 D1 \CPU|MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 E1 \RAM|ALT_INV_ram~610_combout\ $end
$var wire 1 F1 \RAM|ALT_INV_ram~609_combout\ $end
$var wire 1 G1 \RAM|ALT_INV_ram~608_combout\ $end
$var wire 1 H1 \RAM|ALT_INV_ram~521_q\ $end
$var wire 1 I1 \RAM|ALT_INV_ram~265_q\ $end
$var wire 1 J1 \RAM|ALT_INV_ram~505_q\ $end
$var wire 1 K1 \RAM|ALT_INV_ram~249_q\ $end
$var wire 1 L1 \RAM|ALT_INV_ram~607_combout\ $end
$var wire 1 M1 \RAM|ALT_INV_ram~457_q\ $end
$var wire 1 N1 \RAM|ALT_INV_ram~201_q\ $end
$var wire 1 O1 \RAM|ALT_INV_ram~441_q\ $end
$var wire 1 P1 \RAM|ALT_INV_ram~185_q\ $end
$var wire 1 Q1 \RAM|ALT_INV_ram~606_combout\ $end
$var wire 1 R1 \RAM|ALT_INV_ram~393_q\ $end
$var wire 1 S1 \RAM|ALT_INV_ram~137_q\ $end
$var wire 1 T1 \RAM|ALT_INV_ram~377_q\ $end
$var wire 1 U1 \RAM|ALT_INV_ram~121_q\ $end
$var wire 1 V1 \RAM|ALT_INV_ram~605_combout\ $end
$var wire 1 W1 \RAM|ALT_INV_ram~329_q\ $end
$var wire 1 X1 \RAM|ALT_INV_ram~73_q\ $end
$var wire 1 Y1 \RAM|ALT_INV_ram~313_q\ $end
$var wire 1 Z1 \RAM|ALT_INV_ram~57_q\ $end
$var wire 1 [1 \RAM|ALT_INV_ram~604_combout\ $end
$var wire 1 \1 \RAM|ALT_INV_ram~603_combout\ $end
$var wire 1 ]1 \RAM|ALT_INV_ram~489_q\ $end
$var wire 1 ^1 \RAM|ALT_INV_ram~233_q\ $end
$var wire 1 _1 \RAM|ALT_INV_ram~361_q\ $end
$var wire 1 `1 \RAM|ALT_INV_ram~105_q\ $end
$var wire 1 a1 \RAM|ALT_INV_ram~602_combout\ $end
$var wire 1 b1 \RAM|ALT_INV_ram~473_q\ $end
$var wire 1 c1 \RAM|ALT_INV_ram~217_q\ $end
$var wire 1 d1 \RAM|ALT_INV_ram~345_q\ $end
$var wire 1 e1 \RAM|ALT_INV_ram~89_q\ $end
$var wire 1 f1 \RAM|ALT_INV_ram~601_combout\ $end
$var wire 1 g1 \RAM|ALT_INV_ram~425_q\ $end
$var wire 1 h1 \RAM|ALT_INV_ram~169_q\ $end
$var wire 1 i1 \RAM|ALT_INV_ram~297_q\ $end
$var wire 1 j1 \RAM|ALT_INV_ram~41_q\ $end
$var wire 1 k1 \RAM|ALT_INV_ram~600_combout\ $end
$var wire 1 l1 \RAM|ALT_INV_ram~409_q\ $end
$var wire 1 m1 \RAM|ALT_INV_ram~153_q\ $end
$var wire 1 n1 \RAM|ALT_INV_ram~281_q\ $end
$var wire 1 o1 \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 p1 \RAM|ALT_INV_ram~599_combout\ $end
$var wire 1 q1 \RAM|ALT_INV_ram~598_combout\ $end
$var wire 1 r1 \RAM|ALT_INV_ram~513_q\ $end
$var wire 1 s1 \RAM|ALT_INV_ram~257_q\ $end
$var wire 1 t1 \RAM|ALT_INV_ram~497_q\ $end
$var wire 1 u1 \RAM|ALT_INV_ram~241_q\ $end
$var wire 1 v1 \RAM|ALT_INV_ram~597_combout\ $end
$var wire 1 w1 \RAM|ALT_INV_ram~385_q\ $end
$var wire 1 x1 \RAM|ALT_INV_ram~129_q\ $end
$var wire 1 y1 \RAM|ALT_INV_ram~369_q\ $end
$var wire 1 z1 \RAM|ALT_INV_ram~113_q\ $end
$var wire 1 {1 \RAM|ALT_INV_ram~596_combout\ $end
$var wire 1 |1 \RAM|ALT_INV_ram~449_q\ $end
$var wire 1 }1 \RAM|ALT_INV_ram~193_q\ $end
$var wire 1 ~1 \RAM|ALT_INV_ram~433_q\ $end
$var wire 1 !2 \RAM|ALT_INV_ram~177_q\ $end
$var wire 1 "2 \RAM|ALT_INV_ram~595_combout\ $end
$var wire 1 #2 \RAM|ALT_INV_ram~321_q\ $end
$var wire 1 $2 \RAM|ALT_INV_ram~65_q\ $end
$var wire 1 %2 \RAM|ALT_INV_ram~305_q\ $end
$var wire 1 &2 \RAM|ALT_INV_ram~49_q\ $end
$var wire 1 '2 \RAM|ALT_INV_ram~594_combout\ $end
$var wire 1 (2 \RAM|ALT_INV_ram~593_combout\ $end
$var wire 1 )2 \RAM|ALT_INV_ram~481_q\ $end
$var wire 1 *2 \RAM|ALT_INV_ram~225_q\ $end
$var wire 1 +2 \RAM|ALT_INV_ram~465_q\ $end
$var wire 1 ,2 \RAM|ALT_INV_ram~209_q\ $end
$var wire 1 -2 \RAM|ALT_INV_ram~592_combout\ $end
$var wire 1 .2 \RAM|ALT_INV_ram~353_q\ $end
$var wire 1 /2 \RAM|ALT_INV_ram~97_q\ $end
$var wire 1 02 \RAM|ALT_INV_ram~337_q\ $end
$var wire 1 12 \RAM|ALT_INV_ram~81_q\ $end
$var wire 1 22 \RAM|ALT_INV_ram~591_combout\ $end
$var wire 1 32 \RAM|ALT_INV_ram~417_q\ $end
$var wire 1 42 \RAM|ALT_INV_ram~161_q\ $end
$var wire 1 52 \RAM|ALT_INV_ram~401_q\ $end
$var wire 1 62 \RAM|ALT_INV_ram~145_q\ $end
$var wire 1 72 \RAM|ALT_INV_ram~590_combout\ $end
$var wire 1 82 \RAM|ALT_INV_ram~289_q\ $end
$var wire 1 92 \RAM|ALT_INV_ram~33_q\ $end
$var wire 1 :2 \RAM|ALT_INV_ram~273_q\ $end
$var wire 1 ;2 \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 <2 \CPU|MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 =2 \RAM|ALT_INV_ram~589_combout\ $end
$var wire 1 >2 \RAM|ALT_INV_ram~588_combout\ $end
$var wire 1 ?2 \RAM|ALT_INV_ram~587_combout\ $end
$var wire 1 @2 \RAM|ALT_INV_ram~520_q\ $end
$var wire 1 A2 \RAM|ALT_INV_ram~512_q\ $end
$var wire 1 B2 \RAM|ALT_INV_ram~488_q\ $end
$var wire 1 C2 \RAM|ALT_INV_ram~480_q\ $end
$var wire 1 D2 \RAM|ALT_INV_ram~586_combout\ $end
$var wire 1 E2 \RAM|ALT_INV_ram~504_q\ $end
$var wire 1 F2 \RAM|ALT_INV_ram~496_q\ $end
$var wire 1 G2 \RAM|ALT_INV_ram~472_q\ $end
$var wire 1 H2 \RAM|ALT_INV_ram~464_q\ $end
$var wire 1 I2 \RAM|ALT_INV_ram~585_combout\ $end
$var wire 1 J2 \RAM|ALT_INV_ram~456_q\ $end
$var wire 1 K2 \RAM|ALT_INV_ram~448_q\ $end
$var wire 1 L2 \RAM|ALT_INV_ram~424_q\ $end
$var wire 1 M2 \RAM|ALT_INV_ram~416_q\ $end
$var wire 1 N2 \RAM|ALT_INV_ram~584_combout\ $end
$var wire 1 O2 \RAM|ALT_INV_ram~440_q\ $end
$var wire 1 P2 \RAM|ALT_INV_ram~432_q\ $end
$var wire 1 Q2 \RAM|ALT_INV_ram~220_q\ $end
$var wire 1 R2 \RAM|ALT_INV_ram~644_combout\ $end
$var wire 1 S2 \RAM|ALT_INV_ram~140_q\ $end
$var wire 1 T2 \RAM|ALT_INV_ram~124_q\ $end
$var wire 1 U2 \RAM|ALT_INV_ram~108_q\ $end
$var wire 1 V2 \RAM|ALT_INV_ram~92_q\ $end
$var wire 1 W2 \RAM|ALT_INV_ram~643_combout\ $end
$var wire 1 X2 \RAM|ALT_INV_ram~204_q\ $end
$var wire 1 Y2 \RAM|ALT_INV_ram~188_q\ $end
$var wire 1 Z2 \RAM|ALT_INV_ram~172_q\ $end
$var wire 1 [2 \RAM|ALT_INV_ram~156_q\ $end
$var wire 1 \2 \RAM|ALT_INV_ram~642_combout\ $end
$var wire 1 ]2 \RAM|ALT_INV_ram~76_q\ $end
$var wire 1 ^2 \RAM|ALT_INV_ram~60_q\ $end
$var wire 1 _2 \RAM|ALT_INV_ram~44_q\ $end
$var wire 1 `2 \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 a2 \RAM|ALT_INV_ram~641_combout\ $end
$var wire 1 b2 \RAM|ALT_INV_ram~640_combout\ $end
$var wire 1 c2 \RAM|ALT_INV_ram~516_q\ $end
$var wire 1 d2 \RAM|ALT_INV_ram~484_q\ $end
$var wire 1 e2 \RAM|ALT_INV_ram~388_q\ $end
$var wire 1 f2 \RAM|ALT_INV_ram~356_q\ $end
$var wire 1 g2 \RAM|ALT_INV_ram~639_combout\ $end
$var wire 1 h2 \RAM|ALT_INV_ram~500_q\ $end
$var wire 1 i2 \RAM|ALT_INV_ram~468_q\ $end
$var wire 1 j2 \RAM|ALT_INV_ram~372_q\ $end
$var wire 1 k2 \RAM|ALT_INV_ram~340_q\ $end
$var wire 1 l2 \RAM|ALT_INV_ram~638_combout\ $end
$var wire 1 m2 \RAM|ALT_INV_ram~452_q\ $end
$var wire 1 n2 \RAM|ALT_INV_ram~420_q\ $end
$var wire 1 o2 \RAM|ALT_INV_ram~324_q\ $end
$var wire 1 p2 \RAM|ALT_INV_ram~292_q\ $end
$var wire 1 q2 \RAM|ALT_INV_ram~637_combout\ $end
$var wire 1 r2 \RAM|ALT_INV_ram~436_q\ $end
$var wire 1 s2 \RAM|ALT_INV_ram~404_q\ $end
$var wire 1 t2 \RAM|ALT_INV_ram~308_q\ $end
$var wire 1 u2 \RAM|ALT_INV_ram~276_q\ $end
$var wire 1 v2 \RAM|ALT_INV_ram~636_combout\ $end
$var wire 1 w2 \RAM|ALT_INV_ram~635_combout\ $end
$var wire 1 x2 \RAM|ALT_INV_ram~260_q\ $end
$var wire 1 y2 \RAM|ALT_INV_ram~244_q\ $end
$var wire 1 z2 \RAM|ALT_INV_ram~228_q\ $end
$var wire 1 {2 \RAM|ALT_INV_ram~212_q\ $end
$var wire 1 |2 \RAM|ALT_INV_ram~634_combout\ $end
$var wire 1 }2 \RAM|ALT_INV_ram~132_q\ $end
$var wire 1 ~2 \RAM|ALT_INV_ram~116_q\ $end
$var wire 1 !3 \RAM|ALT_INV_ram~100_q\ $end
$var wire 1 "3 \RAM|ALT_INV_ram~84_q\ $end
$var wire 1 #3 \RAM|ALT_INV_ram~633_combout\ $end
$var wire 1 $3 \RAM|ALT_INV_ram~196_q\ $end
$var wire 1 %3 \RAM|ALT_INV_ram~180_q\ $end
$var wire 1 &3 \RAM|ALT_INV_ram~164_q\ $end
$var wire 1 '3 \RAM|ALT_INV_ram~148_q\ $end
$var wire 1 (3 \RAM|ALT_INV_ram~632_combout\ $end
$var wire 1 )3 \RAM|ALT_INV_ram~68_q\ $end
$var wire 1 *3 \RAM|ALT_INV_ram~52_q\ $end
$var wire 1 +3 \RAM|ALT_INV_ram~36_q\ $end
$var wire 1 ,3 \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 -3 \CPU|MUX1|ALT_INV_saida_MUX[4]~3_combout\ $end
$var wire 1 .3 \RAM|ALT_INV_ram~631_combout\ $end
$var wire 1 /3 \RAM|ALT_INV_ram~630_combout\ $end
$var wire 1 03 \RAM|ALT_INV_ram~629_combout\ $end
$var wire 1 13 \RAM|ALT_INV_ram~523_q\ $end
$var wire 1 23 \RAM|ALT_INV_ram~507_q\ $end
$var wire 1 33 \RAM|ALT_INV_ram~515_q\ $end
$var wire 1 43 \RAM|ALT_INV_ram~499_q\ $end
$var wire 1 53 \RAM|ALT_INV_ram~628_combout\ $end
$var wire 1 63 \RAM|ALT_INV_ram~491_q\ $end
$var wire 1 73 \RAM|ALT_INV_ram~475_q\ $end
$var wire 1 83 \RAM|ALT_INV_ram~483_q\ $end
$var wire 1 93 \RAM|ALT_INV_ram~467_q\ $end
$var wire 1 :3 \RAM|ALT_INV_ram~627_combout\ $end
$var wire 1 ;3 \RAM|ALT_INV_ram~459_q\ $end
$var wire 1 <3 \RAM|ALT_INV_ram~443_q\ $end
$var wire 1 =3 \RAM|ALT_INV_ram~451_q\ $end
$var wire 1 >3 \RAM|ALT_INV_ram~435_q\ $end
$var wire 1 ?3 \RAM|ALT_INV_ram~626_combout\ $end
$var wire 1 @3 \RAM|ALT_INV_ram~427_q\ $end
$var wire 1 A3 \RAM|ALT_INV_ram~411_q\ $end
$var wire 1 B3 \RAM|ALT_INV_ram~419_q\ $end
$var wire 1 C3 \RAM|ALT_INV_ram~403_q\ $end
$var wire 1 D3 \RAM|ALT_INV_ram~625_combout\ $end
$var wire 1 E3 \RAM|ALT_INV_ram~624_combout\ $end
$var wire 1 F3 \RAM|ALT_INV_ram~267_q\ $end
$var wire 1 G3 \RAM|ALT_INV_ram~259_q\ $end
$var wire 1 H3 \RAM|ALT_INV_ram~203_q\ $end
$var wire 1 I3 \RAM|ALT_INV_ram~195_q\ $end
$var wire 1 J3 \RAM|ALT_INV_ram~623_combout\ $end
$var wire 1 K3 \RAM|ALT_INV_ram~251_q\ $end
$var wire 1 L3 \RAM|ALT_INV_ram~243_q\ $end
$var wire 1 M3 \RAM|ALT_INV_ram~187_q\ $end
$var wire 1 N3 \RAM|ALT_INV_ram~179_q\ $end
$var wire 1 O3 \RAM|ALT_INV_ram~622_combout\ $end
$var wire 1 P3 \RAM|ALT_INV_ram~235_q\ $end
$var wire 1 Q3 \RAM|ALT_INV_ram~227_q\ $end
$var wire 1 R3 \RAM|ALT_INV_ram~171_q\ $end
$var wire 1 S3 \RAM|ALT_INV_ram~163_q\ $end
$var wire 1 T3 \RAM|ALT_INV_ram~621_combout\ $end
$var wire 1 U3 \RAM|ALT_INV_ram~219_q\ $end
$var wire 1 V3 \RAM|ALT_INV_ram~211_q\ $end
$var wire 1 W3 \RAM|ALT_INV_ram~155_q\ $end
$var wire 1 X3 \RAM|ALT_INV_ram~147_q\ $end
$var wire 1 Y3 \RAM|ALT_INV_ram~620_combout\ $end
$var wire 1 Z3 \RAM|ALT_INV_ram~619_combout\ $end
$var wire 1 [3 \RAM|ALT_INV_ram~395_q\ $end
$var wire 1 \3 \RAM|ALT_INV_ram~387_q\ $end
$var wire 1 ]3 \RAM|ALT_INV_ram~363_q\ $end
$var wire 1 ^3 \RAM|ALT_INV_ram~355_q\ $end
$var wire 1 _3 \RAM|ALT_INV_ram~618_combout\ $end
$var wire 1 `3 \RAM|ALT_INV_ram~379_q\ $end
$var wire 1 a3 \RAM|ALT_INV_ram~371_q\ $end
$var wire 1 b3 \RAM|ALT_INV_ram~347_q\ $end
$var wire 1 c3 \RAM|ALT_INV_ram~339_q\ $end
$var wire 1 d3 \RAM|ALT_INV_ram~617_combout\ $end
$var wire 1 e3 \RAM|ALT_INV_ram~331_q\ $end
$var wire 1 f3 \RAM|ALT_INV_ram~323_q\ $end
$var wire 1 g3 \RAM|ALT_INV_ram~299_q\ $end
$var wire 1 h3 \RAM|ALT_INV_ram~291_q\ $end
$var wire 1 i3 \RAM|ALT_INV_ram~616_combout\ $end
$var wire 1 j3 \RAM|ALT_INV_ram~315_q\ $end
$var wire 1 k3 \RAM|ALT_INV_ram~307_q\ $end
$var wire 1 l3 \RAM|ALT_INV_ram~283_q\ $end
$var wire 1 m3 \RAM|ALT_INV_ram~275_q\ $end
$var wire 1 n3 \RAM|ALT_INV_ram~615_combout\ $end
$var wire 1 o3 \RAM|ALT_INV_ram~614_combout\ $end
$var wire 1 p3 \RAM|ALT_INV_ram~139_q\ $end
$var wire 1 q3 \RAM|ALT_INV_ram~86_q\ $end
$var wire 1 r3 \RAM|ALT_INV_ram~675_combout\ $end
$var wire 1 s3 \RAM|ALT_INV_ram~190_q\ $end
$var wire 1 t3 \RAM|ALT_INV_ram~182_q\ $end
$var wire 1 u3 \RAM|ALT_INV_ram~62_q\ $end
$var wire 1 v3 \RAM|ALT_INV_ram~54_q\ $end
$var wire 1 w3 \RAM|ALT_INV_ram~674_combout\ $end
$var wire 1 x3 \RAM|ALT_INV_ram~158_q\ $end
$var wire 1 y3 \RAM|ALT_INV_ram~150_q\ $end
$var wire 1 z3 \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 {3 \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 |3 \CPU|MUX1|ALT_INV_saida_MUX[6]~5_combout\ $end
$var wire 1 }3 \RAM|ALT_INV_ram~673_combout\ $end
$var wire 1 ~3 \RAM|ALT_INV_ram~672_combout\ $end
$var wire 1 !4 \RAM|ALT_INV_ram~671_combout\ $end
$var wire 1 "4 \RAM|ALT_INV_ram~525_q\ $end
$var wire 1 #4 \RAM|ALT_INV_ram~509_q\ $end
$var wire 1 $4 \RAM|ALT_INV_ram~517_q\ $end
$var wire 1 %4 \RAM|ALT_INV_ram~501_q\ $end
$var wire 1 &4 \RAM|ALT_INV_ram~670_combout\ $end
$var wire 1 '4 \RAM|ALT_INV_ram~397_q\ $end
$var wire 1 (4 \RAM|ALT_INV_ram~381_q\ $end
$var wire 1 )4 \RAM|ALT_INV_ram~389_q\ $end
$var wire 1 *4 \RAM|ALT_INV_ram~373_q\ $end
$var wire 1 +4 \RAM|ALT_INV_ram~669_combout\ $end
$var wire 1 ,4 \RAM|ALT_INV_ram~461_q\ $end
$var wire 1 -4 \RAM|ALT_INV_ram~445_q\ $end
$var wire 1 .4 \RAM|ALT_INV_ram~453_q\ $end
$var wire 1 /4 \RAM|ALT_INV_ram~437_q\ $end
$var wire 1 04 \RAM|ALT_INV_ram~668_combout\ $end
$var wire 1 14 \RAM|ALT_INV_ram~333_q\ $end
$var wire 1 24 \RAM|ALT_INV_ram~317_q\ $end
$var wire 1 34 \RAM|ALT_INV_ram~325_q\ $end
$var wire 1 44 \RAM|ALT_INV_ram~309_q\ $end
$var wire 1 54 \RAM|ALT_INV_ram~667_combout\ $end
$var wire 1 64 \RAM|ALT_INV_ram~666_combout\ $end
$var wire 1 74 \RAM|ALT_INV_ram~269_q\ $end
$var wire 1 84 \RAM|ALT_INV_ram~253_q\ $end
$var wire 1 94 \RAM|ALT_INV_ram~141_q\ $end
$var wire 1 :4 \RAM|ALT_INV_ram~125_q\ $end
$var wire 1 ;4 \RAM|ALT_INV_ram~665_combout\ $end
$var wire 1 <4 \RAM|ALT_INV_ram~261_q\ $end
$var wire 1 =4 \RAM|ALT_INV_ram~245_q\ $end
$var wire 1 >4 \RAM|ALT_INV_ram~133_q\ $end
$var wire 1 ?4 \RAM|ALT_INV_ram~117_q\ $end
$var wire 1 @4 \RAM|ALT_INV_ram~664_combout\ $end
$var wire 1 A4 \RAM|ALT_INV_ram~205_q\ $end
$var wire 1 B4 \RAM|ALT_INV_ram~189_q\ $end
$var wire 1 C4 \RAM|ALT_INV_ram~77_q\ $end
$var wire 1 D4 \RAM|ALT_INV_ram~61_q\ $end
$var wire 1 E4 \RAM|ALT_INV_ram~663_combout\ $end
$var wire 1 F4 \RAM|ALT_INV_ram~197_q\ $end
$var wire 1 G4 \RAM|ALT_INV_ram~181_q\ $end
$var wire 1 H4 \RAM|ALT_INV_ram~69_q\ $end
$var wire 1 I4 \RAM|ALT_INV_ram~53_q\ $end
$var wire 1 J4 \RAM|ALT_INV_ram~662_combout\ $end
$var wire 1 K4 \RAM|ALT_INV_ram~661_combout\ $end
$var wire 1 L4 \RAM|ALT_INV_ram~493_q\ $end
$var wire 1 M4 \RAM|ALT_INV_ram~477_q\ $end
$var wire 1 N4 \RAM|ALT_INV_ram~429_q\ $end
$var wire 1 O4 \RAM|ALT_INV_ram~413_q\ $end
$var wire 1 P4 \RAM|ALT_INV_ram~660_combout\ $end
$var wire 1 Q4 \RAM|ALT_INV_ram~485_q\ $end
$var wire 1 R4 \RAM|ALT_INV_ram~469_q\ $end
$var wire 1 S4 \RAM|ALT_INV_ram~421_q\ $end
$var wire 1 T4 \RAM|ALT_INV_ram~405_q\ $end
$var wire 1 U4 \RAM|ALT_INV_ram~659_combout\ $end
$var wire 1 V4 \RAM|ALT_INV_ram~365_q\ $end
$var wire 1 W4 \RAM|ALT_INV_ram~349_q\ $end
$var wire 1 X4 \RAM|ALT_INV_ram~301_q\ $end
$var wire 1 Y4 \RAM|ALT_INV_ram~285_q\ $end
$var wire 1 Z4 \RAM|ALT_INV_ram~658_combout\ $end
$var wire 1 [4 \RAM|ALT_INV_ram~357_q\ $end
$var wire 1 \4 \RAM|ALT_INV_ram~341_q\ $end
$var wire 1 ]4 \RAM|ALT_INV_ram~293_q\ $end
$var wire 1 ^4 \RAM|ALT_INV_ram~277_q\ $end
$var wire 1 _4 \RAM|ALT_INV_ram~657_combout\ $end
$var wire 1 `4 \RAM|ALT_INV_ram~656_combout\ $end
$var wire 1 a4 \RAM|ALT_INV_ram~237_q\ $end
$var wire 1 b4 \RAM|ALT_INV_ram~221_q\ $end
$var wire 1 c4 \RAM|ALT_INV_ram~229_q\ $end
$var wire 1 d4 \RAM|ALT_INV_ram~213_q\ $end
$var wire 1 e4 \RAM|ALT_INV_ram~655_combout\ $end
$var wire 1 f4 \RAM|ALT_INV_ram~109_q\ $end
$var wire 1 g4 \RAM|ALT_INV_ram~93_q\ $end
$var wire 1 h4 \RAM|ALT_INV_ram~101_q\ $end
$var wire 1 i4 \RAM|ALT_INV_ram~85_q\ $end
$var wire 1 j4 \RAM|ALT_INV_ram~654_combout\ $end
$var wire 1 k4 \RAM|ALT_INV_ram~173_q\ $end
$var wire 1 l4 \RAM|ALT_INV_ram~157_q\ $end
$var wire 1 m4 \RAM|ALT_INV_ram~165_q\ $end
$var wire 1 n4 \RAM|ALT_INV_ram~149_q\ $end
$var wire 1 o4 \RAM|ALT_INV_ram~653_combout\ $end
$var wire 1 p4 \RAM|ALT_INV_ram~45_q\ $end
$var wire 1 q4 \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 r4 \RAM|ALT_INV_ram~37_q\ $end
$var wire 1 s4 \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 t4 \CPU|MUX1|ALT_INV_saida_MUX[5]~4_combout\ $end
$var wire 1 u4 \RAM|ALT_INV_ram~652_combout\ $end
$var wire 1 v4 \RAM|ALT_INV_ram~651_combout\ $end
$var wire 1 w4 \RAM|ALT_INV_ram~650_combout\ $end
$var wire 1 x4 \RAM|ALT_INV_ram~524_q\ $end
$var wire 1 y4 \RAM|ALT_INV_ram~492_q\ $end
$var wire 1 z4 \RAM|ALT_INV_ram~460_q\ $end
$var wire 1 {4 \RAM|ALT_INV_ram~428_q\ $end
$var wire 1 |4 \RAM|ALT_INV_ram~649_combout\ $end
$var wire 1 }4 \RAM|ALT_INV_ram~508_q\ $end
$var wire 1 ~4 \RAM|ALT_INV_ram~476_q\ $end
$var wire 1 !5 \RAM|ALT_INV_ram~444_q\ $end
$var wire 1 "5 \RAM|ALT_INV_ram~412_q\ $end
$var wire 1 #5 \RAM|ALT_INV_ram~648_combout\ $end
$var wire 1 $5 \RAM|ALT_INV_ram~396_q\ $end
$var wire 1 %5 \RAM|ALT_INV_ram~364_q\ $end
$var wire 1 &5 \RAM|ALT_INV_ram~332_q\ $end
$var wire 1 '5 \RAM|ALT_INV_ram~300_q\ $end
$var wire 1 (5 \RAM|ALT_INV_ram~647_combout\ $end
$var wire 1 )5 \RAM|ALT_INV_ram~380_q\ $end
$var wire 1 *5 \RAM|ALT_INV_ram~348_q\ $end
$var wire 1 +5 \RAM|ALT_INV_ram~316_q\ $end
$var wire 1 ,5 \RAM|ALT_INV_ram~284_q\ $end
$var wire 1 -5 \RAM|ALT_INV_ram~646_combout\ $end
$var wire 1 .5 \RAM|ALT_INV_ram~645_combout\ $end
$var wire 1 /5 \RAM|ALT_INV_ram~268_q\ $end
$var wire 1 05 \RAM|ALT_INV_ram~252_q\ $end
$var wire 1 15 \RAM|ALT_INV_ram~236_q\ $end
$var wire 1 25 \RAM|ALT_INV_ram~743_combout\ $end
$var wire 1 35 \RAM|ALT_INV_ram~741_combout\ $end
$var wire 1 45 \RAM|ALT_INV_ram~739_combout\ $end
$var wire 1 55 \RAM|ALT_INV_ram~737_combout\ $end
$var wire 1 65 \RAM|ALT_INV_ram~735_combout\ $end
$var wire 1 75 \RAM|ALT_INV_ram~733_combout\ $end
$var wire 1 85 \RAM|ALT_INV_ram~731_combout\ $end
$var wire 1 95 \RAM|ALT_INV_ram~729_combout\ $end
$var wire 1 :5 \RAM|ALT_INV_ram~727_combout\ $end
$var wire 1 ;5 \RAM|ALT_INV_ram~725_combout\ $end
$var wire 1 <5 \RAM|ALT_INV_ram~723_combout\ $end
$var wire 1 =5 \RAM|ALT_INV_ram~721_combout\ $end
$var wire 1 >5 \RAM|ALT_INV_ram~719_combout\ $end
$var wire 1 ?5 \RAM|ALT_INV_ram~717_combout\ $end
$var wire 1 @5 \RAM|ALT_INV_ram~715_combout\ $end
$var wire 1 A5 \RAM|ALT_INV_ram~713_combout\ $end
$var wire 1 B5 \RAM|ALT_INV_ram~711_combout\ $end
$var wire 1 C5 \RAM|ALT_INV_ram~709_combout\ $end
$var wire 1 D5 \RAM|ALT_INV_ram~707_combout\ $end
$var wire 1 E5 \RAM|ALT_INV_ram~705_combout\ $end
$var wire 1 F5 \RAM|ALT_INV_ram~703_combout\ $end
$var wire 1 G5 \RAM|ALT_INV_ram~701_combout\ $end
$var wire 1 H5 \RAM|ALT_INV_ram~699_combout\ $end
$var wire 1 I5 \RAM|ALT_INV_ram~697_combout\ $end
$var wire 1 J5 \RAM|ALT_INV_process_0~0_combout\ $end
$var wire 1 K5 \RAM|ALT_INV_ram~695_combout\ $end
$var wire 1 L5 \ROM|ALT_INV_memROM~23_combout\ $end
$var wire 1 M5 \CPU|MUX1|ALT_INV_saida_MUX[7]~6_combout\ $end
$var wire 1 N5 \RAM|ALT_INV_ram~694_combout\ $end
$var wire 1 O5 \RAM|ALT_INV_ram~693_combout\ $end
$var wire 1 P5 \RAM|ALT_INV_ram~692_combout\ $end
$var wire 1 Q5 \RAM|ALT_INV_ram~526_q\ $end
$var wire 1 R5 \RAM|ALT_INV_ram~494_q\ $end
$var wire 1 S5 \RAM|ALT_INV_ram~462_q\ $end
$var wire 1 T5 \RAM|ALT_INV_ram~430_q\ $end
$var wire 1 U5 \RAM|ALT_INV_ram~691_combout\ $end
$var wire 1 V5 \RAM|ALT_INV_ram~518_q\ $end
$var wire 1 W5 \RAM|ALT_INV_ram~486_q\ $end
$var wire 1 X5 \RAM|ALT_INV_ram~454_q\ $end
$var wire 1 Y5 \RAM|ALT_INV_ram~422_q\ $end
$var wire 1 Z5 \RAM|ALT_INV_ram~690_combout\ $end
$var wire 1 [5 \RAM|ALT_INV_ram~398_q\ $end
$var wire 1 \5 \RAM|ALT_INV_ram~366_q\ $end
$var wire 1 ]5 \RAM|ALT_INV_ram~334_q\ $end
$var wire 1 ^5 \RAM|ALT_INV_ram~302_q\ $end
$var wire 1 _5 \RAM|ALT_INV_ram~689_combout\ $end
$var wire 1 `5 \RAM|ALT_INV_ram~390_q\ $end
$var wire 1 a5 \RAM|ALT_INV_ram~358_q\ $end
$var wire 1 b5 \RAM|ALT_INV_ram~326_q\ $end
$var wire 1 c5 \RAM|ALT_INV_ram~294_q\ $end
$var wire 1 d5 \RAM|ALT_INV_ram~688_combout\ $end
$var wire 1 e5 \RAM|ALT_INV_ram~687_combout\ $end
$var wire 1 f5 \RAM|ALT_INV_ram~510_q\ $end
$var wire 1 g5 \RAM|ALT_INV_ram~502_q\ $end
$var wire 1 h5 \RAM|ALT_INV_ram~382_q\ $end
$var wire 1 i5 \RAM|ALT_INV_ram~374_q\ $end
$var wire 1 j5 \RAM|ALT_INV_ram~686_combout\ $end
$var wire 1 k5 \RAM|ALT_INV_ram~478_q\ $end
$var wire 1 l5 \RAM|ALT_INV_ram~470_q\ $end
$var wire 1 m5 \RAM|ALT_INV_ram~350_q\ $end
$var wire 1 n5 \RAM|ALT_INV_ram~342_q\ $end
$var wire 1 o5 \RAM|ALT_INV_ram~685_combout\ $end
$var wire 1 p5 \RAM|ALT_INV_ram~446_q\ $end
$var wire 1 q5 \RAM|ALT_INV_ram~438_q\ $end
$var wire 1 r5 \RAM|ALT_INV_ram~318_q\ $end
$var wire 1 s5 \RAM|ALT_INV_ram~310_q\ $end
$var wire 1 t5 \RAM|ALT_INV_ram~684_combout\ $end
$var wire 1 u5 \RAM|ALT_INV_ram~414_q\ $end
$var wire 1 v5 \RAM|ALT_INV_ram~406_q\ $end
$var wire 1 w5 \RAM|ALT_INV_ram~286_q\ $end
$var wire 1 x5 \RAM|ALT_INV_ram~278_q\ $end
$var wire 1 y5 \RAM|ALT_INV_ram~683_combout\ $end
$var wire 1 z5 \RAM|ALT_INV_ram~682_combout\ $end
$var wire 1 {5 \RAM|ALT_INV_ram~270_q\ $end
$var wire 1 |5 \RAM|ALT_INV_ram~238_q\ $end
$var wire 1 }5 \RAM|ALT_INV_ram~206_q\ $end
$var wire 1 ~5 \RAM|ALT_INV_ram~174_q\ $end
$var wire 1 !6 \RAM|ALT_INV_ram~681_combout\ $end
$var wire 1 "6 \RAM|ALT_INV_ram~262_q\ $end
$var wire 1 #6 \RAM|ALT_INV_ram~230_q\ $end
$var wire 1 $6 \RAM|ALT_INV_ram~198_q\ $end
$var wire 1 %6 \RAM|ALT_INV_ram~166_q\ $end
$var wire 1 &6 \RAM|ALT_INV_ram~680_combout\ $end
$var wire 1 '6 \RAM|ALT_INV_ram~142_q\ $end
$var wire 1 (6 \RAM|ALT_INV_ram~110_q\ $end
$var wire 1 )6 \RAM|ALT_INV_ram~78_q\ $end
$var wire 1 *6 \RAM|ALT_INV_ram~46_q\ $end
$var wire 1 +6 \RAM|ALT_INV_ram~679_combout\ $end
$var wire 1 ,6 \RAM|ALT_INV_ram~134_q\ $end
$var wire 1 -6 \RAM|ALT_INV_ram~102_q\ $end
$var wire 1 .6 \RAM|ALT_INV_ram~70_q\ $end
$var wire 1 /6 \RAM|ALT_INV_ram~38_q\ $end
$var wire 1 06 \RAM|ALT_INV_ram~678_combout\ $end
$var wire 1 16 \RAM|ALT_INV_ram~677_combout\ $end
$var wire 1 26 \RAM|ALT_INV_ram~254_q\ $end
$var wire 1 36 \RAM|ALT_INV_ram~246_q\ $end
$var wire 1 46 \RAM|ALT_INV_ram~126_q\ $end
$var wire 1 56 \RAM|ALT_INV_ram~118_q\ $end
$var wire 1 66 \RAM|ALT_INV_ram~676_combout\ $end
$var wire 1 76 \RAM|ALT_INV_ram~222_q\ $end
$var wire 1 86 \RAM|ALT_INV_ram~214_q\ $end
$var wire 1 96 \RAM|ALT_INV_ram~94_q\ $end
$var wire 1 :6 \ALT_INV_READ_BUS[0]~3_combout\ $end
$var wire 1 ;6 \ALT_INV_READ_BUS[0]~2_combout\ $end
$var wire 1 <6 \detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 =6 \ROM|ALT_INV_memROM~25_combout\ $end
$var wire 1 >6 \CPU|DECODER|ALT_INV_OP_ULA[0]~2_combout\ $end
$var wire 1 ?6 \ROM|ALT_INV_memROM~24_combout\ $end
$var wire 1 @6 \CPU|FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 A6 \CPU|FLAG|ALT_INV_DOUT~0_combout\ $end
$var wire 1 B6 \CPU|DECODER|ALT_INV_sinais_controle~1_combout\ $end
$var wire 1 C6 \ALT_INV_ADDR_511~combout\ $end
$var wire 1 D6 \ALT_INV_ADDR_511~0_combout\ $end
$var wire 1 E6 \RAM|ALT_INV_ram~821_combout\ $end
$var wire 1 F6 \RAM|ALT_INV_ram~819_combout\ $end
$var wire 1 G6 \RAM|ALT_INV_ram~817_combout\ $end
$var wire 1 H6 \RAM|ALT_INV_ram~815_combout\ $end
$var wire 1 I6 \RAM|ALT_INV_ram~813_combout\ $end
$var wire 1 J6 \RAM|ALT_INV_ram~811_combout\ $end
$var wire 1 K6 \RAM|ALT_INV_ram~809_combout\ $end
$var wire 1 L6 \RAM|ALT_INV_ram~807_combout\ $end
$var wire 1 M6 \RAM|ALT_INV_ram~805_combout\ $end
$var wire 1 N6 \RAM|ALT_INV_ram~803_combout\ $end
$var wire 1 O6 \RAM|ALT_INV_ram~801_combout\ $end
$var wire 1 P6 \RAM|ALT_INV_ram~799_combout\ $end
$var wire 1 Q6 \RAM|ALT_INV_ram~797_combout\ $end
$var wire 1 R6 \RAM|ALT_INV_ram~795_combout\ $end
$var wire 1 S6 \RAM|ALT_INV_ram~793_combout\ $end
$var wire 1 T6 \RAM|ALT_INV_ram~791_combout\ $end
$var wire 1 U6 \RAM|ALT_INV_ram~789_combout\ $end
$var wire 1 V6 \RAM|ALT_INV_ram~787_combout\ $end
$var wire 1 W6 \RAM|ALT_INV_ram~785_combout\ $end
$var wire 1 X6 \RAM|ALT_INV_ram~783_combout\ $end
$var wire 1 Y6 \RAM|ALT_INV_ram~781_combout\ $end
$var wire 1 Z6 \RAM|ALT_INV_ram~779_combout\ $end
$var wire 1 [6 \RAM|ALT_INV_ram~777_combout\ $end
$var wire 1 \6 \RAM|ALT_INV_ram~775_combout\ $end
$var wire 1 ]6 \RAM|ALT_INV_ram~773_combout\ $end
$var wire 1 ^6 \RAM|ALT_INV_ram~771_combout\ $end
$var wire 1 _6 \RAM|ALT_INV_ram~769_combout\ $end
$var wire 1 `6 \RAM|ALT_INV_ram~767_combout\ $end
$var wire 1 a6 \RAM|ALT_INV_ram~765_combout\ $end
$var wire 1 b6 \RAM|ALT_INV_ram~763_combout\ $end
$var wire 1 c6 \RAM|ALT_INV_ram~761_combout\ $end
$var wire 1 d6 \RAM|ALT_INV_ram~759_combout\ $end
$var wire 1 e6 \RAM|ALT_INV_ram~757_combout\ $end
$var wire 1 f6 \RAM|ALT_INV_ram~755_combout\ $end
$var wire 1 g6 \RAM|ALT_INV_ram~753_combout\ $end
$var wire 1 h6 \RAM|ALT_INV_ram~751_combout\ $end
$var wire 1 i6 \RAM|ALT_INV_ram~749_combout\ $end
$var wire 1 j6 \RAM|ALT_INV_ram~747_combout\ $end
$var wire 1 k6 \RAM|ALT_INV_ram~745_combout\ $end
$var wire 1 l6 \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 m6 \ALT_INV_SW[7]~input_o\ $end
$var wire 1 n6 \ALT_INV_SW[6]~input_o\ $end
$var wire 1 o6 \ALT_INV_SW[5]~input_o\ $end
$var wire 1 p6 \ALT_INV_SW[4]~input_o\ $end
$var wire 1 q6 \ALT_INV_SW[2]~input_o\ $end
$var wire 1 r6 \ALT_INV_SW[1]~input_o\ $end
$var wire 1 s6 \ALT_INV_SW[3]~input_o\ $end
$var wire 1 t6 \ALT_INV_FPGA_RESET_N~input_o\ $end
$var wire 1 u6 \ALT_INV_SW[9]~input_o\ $end
$var wire 1 v6 \ALT_INV_SW[8]~input_o\ $end
$var wire 1 w6 \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 x6 \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 y6 \ALT_INV_KEY[2]~input_o\ $end
$var wire 1 z6 \ALT_INV_SW[0]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xM
xN
xO
1P
xo
xp
xq
1r
xt
xu
xv
xw
xx
xy
xz
x{
x|
x}
1~
0!!
0"!
0#!
0$!
0%!
0&!
1'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
02!
03!
04!
15!
06!
07!
08!
09!
0:!
0;!
1<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
xB-
xC-
xD-
xE-
xF-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
1P-
1Q-
1R-
1S-
1f-
1g-
1h-
1i-
1j-
1k-
1l-
1m-
1n-
1o-
1p-
1q-
1r-
1s-
1t-
1u-
1v-
1H.
1I.
1J.
1K.
1L.
1M.
1N.
1O.
1P.
1Q.
1R.
1S.
1T.
1U.
1V.
1W.
1X.
1Y.
1Z.
1[.
1v.
1w.
1x.
1y.
1z.
1{.
1|.
1}.
1~.
1#
0$
0%
0&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
x[
x\
x]
x^
x_
x`
xa
xb
xc
xd
0!
x"
0e
1f
xg
1h
1i
1j
1k
1l
1m
0n
xs
0T!
0U!
0V!
0W!
0X!
0Y!
1Z!
0[!
0\!
0]!
0^!
0_!
0`!
1a!
0b!
0c!
0d!
0e!
0f!
0g!
1h!
0i!
0j!
0k!
0l!
0m!
0n!
1o!
0p!
0q!
0r!
0s!
0t!
0u!
1v!
0w!
0x!
0y!
0z!
0{!
0|!
1}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
12"
13"
14"
15"
06"
07"
08"
09"
0:"
0;"
x<"
0="
x>"
0?"
0@"
0A"
0B"
1C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
x_$
0`$
xa$
xb$
1c$
0d$
0e$
0f$
0g$
0h$
0i$
xj$
xk$
0l$
xm$
xn$
0o$
0p$
0q$
0r$
0s$
1t$
1u$
1v$
0w$
0x$
1y$
1z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
xr%
0s%
0t%
0u%
1v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
xp&
0q&
0r&
0s&
1t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
1j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
xf)
0g)
1h)
0i)
0j)
xk)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
1g*
0h*
xi*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
1e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
1#,
0$,
0%,
0&,
0',
1(,
0),
1*,
1+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
1@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
1H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
1P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
1X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
1`,
0a,
0b,
0c,
0d,
0e,
0f,
1g,
0h,
0i,
0j,
0k,
0l,
0m,
1T-
1U-
1V-
1W-
1X-
1Y-
1Z-
1[-
1\-
1]-
1^-
1_-
1`-
1a-
1b-
1c-
0d-
1e-
1w-
1x-
1y-
1z-
1{-
1|-
1}-
1~-
1!.
1".
1#.
1$.
1%.
1&.
1'.
1(.
1).
1*.
1+.
1,.
1-.
1..
1/.
10.
11.
12.
13.
14.
15.
16.
17.
18.
19.
1:.
1;.
1<.
1=.
0>.
1?.
1@.
0A.
1B.
1C.
1D.
0E.
1F.
1G.
1\.
1].
1^.
1_.
1`.
1a.
1b.
1c.
1d.
1e.
1f.
1g.
1h.
1i.
1j.
1k.
1l.
1m.
1n.
1o.
1p.
1q.
1r.
1s.
1t.
1u.
1!/
1"/
1#/
0$/
0%/
0&/
1'/
1(/
0)/
1*/
1+/
1,/
1-/
1./
1//
10/
11/
12/
13/
14/
15/
16/
17/
18/
19/
1:/
1;/
1</
1=/
1>/
1?/
1@/
1A/
1B/
1C/
1D/
1E/
1F/
1G/
1H/
1I/
1J/
1K/
1L/
1M/
1N/
1O/
1P/
1Q/
1R/
1S/
1T/
1U/
1V/
1W/
1X/
1Y/
1Z/
1[/
1\/
1]/
1^/
1_/
1`/
1a/
1b/
1c/
1d/
1e/
1f/
1g/
1h/
1i/
1j/
1k/
1l/
1m/
1n/
1o/
1p/
1q/
1r/
1s/
1t/
1u/
1v/
1w/
1x/
1y/
1z/
1{/
1|/
1}/
1~/
1!0
1"0
1#0
1$0
1%0
1&0
1'0
1(0
1)0
1*0
1+0
1,0
1-0
1.0
1/0
100
110
120
130
140
150
160
170
180
190
1:0
1;0
1<0
1=0
1>0
1?0
1@0
1A0
1B0
1C0
1D0
1E0
1F0
1G0
1H0
1I0
1J0
1K0
1L0
1M0
1N0
1O0
1P0
1Q0
1R0
1S0
1T0
1U0
1V0
1W0
1X0
1Y0
1Z0
1[0
1\0
1]0
1^0
1_0
1`0
1a0
1b0
1c0
1d0
1e0
1f0
1g0
1h0
1i0
1j0
1k0
1l0
1m0
1n0
1o0
1p0
1q0
1r0
1s0
1t0
1u0
1v0
1w0
1x0
1y0
1z0
1{0
1|0
1}0
1~0
1!1
1"1
1#1
1$1
1%1
1&1
1'1
1(1
1)1
1*1
1+1
1,1
1-1
1.1
1/1
101
111
121
131
141
151
161
171
181
191
1:1
1;1
1<1
1=1
1>1
1?1
1@1
1A1
1B1
1C1
1D1
1E1
1F1
1G1
1H1
1I1
1J1
1K1
1L1
1M1
1N1
1O1
1P1
1Q1
1R1
1S1
1T1
1U1
1V1
1W1
1X1
1Y1
1Z1
1[1
1\1
1]1
1^1
1_1
1`1
1a1
1b1
1c1
1d1
1e1
1f1
1g1
1h1
1i1
1j1
1k1
1l1
1m1
1n1
1o1
1p1
1q1
1r1
1s1
1t1
1u1
1v1
1w1
1x1
1y1
1z1
1{1
1|1
1}1
1~1
1!2
1"2
1#2
1$2
1%2
1&2
1'2
1(2
1)2
1*2
1+2
1,2
1-2
1.2
1/2
102
112
122
132
142
152
162
172
182
192
1:2
1;2
1<2
1=2
1>2
1?2
1@2
1A2
1B2
1C2
1D2
1E2
1F2
1G2
1H2
1I2
1J2
1K2
1L2
1M2
1N2
1O2
1P2
1Q2
1R2
1S2
1T2
1U2
1V2
1W2
1X2
1Y2
1Z2
1[2
1\2
1]2
1^2
1_2
1`2
1a2
1b2
1c2
1d2
1e2
1f2
1g2
1h2
1i2
1j2
1k2
1l2
1m2
1n2
1o2
1p2
1q2
1r2
1s2
1t2
1u2
1v2
1w2
1x2
1y2
1z2
1{2
1|2
1}2
1~2
1!3
1"3
1#3
1$3
1%3
1&3
1'3
1(3
1)3
1*3
1+3
1,3
1-3
1.3
1/3
103
113
123
133
143
153
163
173
183
193
1:3
1;3
1<3
1=3
1>3
1?3
1@3
1A3
1B3
1C3
1D3
1E3
1F3
1G3
1H3
1I3
1J3
1K3
1L3
1M3
1N3
1O3
1P3
1Q3
1R3
1S3
1T3
1U3
1V3
1W3
1X3
1Y3
1Z3
1[3
1\3
1]3
1^3
1_3
1`3
1a3
1b3
1c3
1d3
1e3
1f3
1g3
1h3
1i3
1j3
1k3
1l3
1m3
1n3
1o3
1p3
1q3
1r3
1s3
1t3
1u3
1v3
1w3
1x3
1y3
1z3
1{3
1|3
1}3
1~3
1!4
1"4
1#4
1$4
1%4
1&4
1'4
1(4
1)4
1*4
1+4
1,4
1-4
1.4
1/4
104
114
124
134
144
154
164
174
184
194
1:4
1;4
1<4
1=4
1>4
1?4
1@4
1A4
1B4
1C4
1D4
1E4
1F4
1G4
1H4
1I4
1J4
1K4
1L4
1M4
1N4
1O4
1P4
1Q4
1R4
1S4
1T4
1U4
1V4
1W4
1X4
1Y4
1Z4
1[4
1\4
1]4
1^4
1_4
1`4
1a4
1b4
1c4
1d4
1e4
1f4
1g4
1h4
1i4
1j4
1k4
1l4
1m4
1n4
1o4
1p4
1q4
1r4
1s4
1t4
1u4
1v4
1w4
1x4
1y4
1z4
1{4
1|4
1}4
1~4
1!5
1"5
1#5
1$5
1%5
1&5
1'5
1(5
1)5
1*5
1+5
1,5
1-5
1.5
1/5
105
115
125
135
145
155
165
175
185
195
1:5
1;5
1<5
1=5
1>5
1?5
1@5
1A5
1B5
1C5
1D5
1E5
1F5
1G5
1H5
1I5
1J5
0K5
1L5
1M5
1N5
1O5
1P5
1Q5
1R5
1S5
1T5
1U5
1V5
1W5
1X5
1Y5
1Z5
1[5
1\5
1]5
1^5
1_5
1`5
1a5
1b5
1c5
1d5
1e5
1f5
1g5
1h5
1i5
1j5
1k5
1l5
1m5
1n5
1o5
1p5
1q5
1r5
1s5
1t5
1u5
1v5
1w5
1x5
1y5
1z5
1{5
1|5
1}5
1~5
1!6
1"6
1#6
1$6
1%6
1&6
1'6
1(6
1)6
1*6
1+6
1,6
1-6
1.6
1/6
106
116
126
136
146
156
166
176
186
196
1:6
1;6
1<6
1=6
1>6
1?6
1@6
1A6
1B6
1C6
1D6
1E6
1F6
1G6
1H6
1I6
1J6
1K6
1L6
1M6
1N6
1O6
1P6
1Q6
1R6
1S6
1T6
1U6
1V6
1W6
1X6
1Y6
1Z6
1[6
1\6
1]6
1^6
1_6
1`6
1a6
1b6
1c6
1d6
1e6
1f6
1g6
1h6
1i6
1j6
1k6
0l6
xm6
xn6
xo6
xp6
xq6
xr6
xs6
xt6
xu6
xv6
xw6
xx6
xy6
xz6
$end
#5000
1!
1n
1*"
1(-
0v-
1."
0*,
1o+
1d-
0C.
1z+
1/"
1D"
0+,
0^-
0@.
0(/
1{+
04"
1="
0t$
1E"
0J5
1$/
0u.
1&/
05"
0z$
1F"
1%/
#10000
0!
0n
0*"
#15000
1!
1n
1*"
1'-
0(-
1v-
0u-
0z+
1p+
1*,
0o+
1y+
06.
0d-
1^-
1z+
0p+
1-,
1+,
0C"
1Q#
xl$
xo$
0{+
0]-
0^-
0-,
x:6
x;6
0d6
1K5
1{+
1.,
1]-
0F"
1R#
xp$
0.,
xT-
#20000
0!
0P
0n
0r
0c$
0*"
1l6
1d$
1f$
1i$
0,/
#25000
1!
1n
1*"
1e$
1(-
0v-
0<6
0f$
0."
1A"
0*,
1o+
0y+
16.
1d-
09.
1C.
0z+
1p+
0/"
0D"
1B"
1),
0+,
1C"
0Q#
1l$
0o$
1^-
1-,
1:6
0;6
1d6
0K5
08.
0L5
1@.
1(/
0{+
0]-
14"
0="
1t$
0E"
0C"
1z"
xl$
xo$
1F"
0R#
0p$
1.,
x:6
x;6
0:5
1K5
1J5
0$/
1u.
0&/
1T-
15"
1z$
0F"
xp$
0%/
xT-
16,
1i+
0v$
17,
0e-
1w$
0v%
0Z-
1w%
0t&
0Y-
1u&
0j(
0[-
1k(
0h)
0X-
1i)
0g*
0W-
1h*
0e+
0V-
1f+
0U-
#30000
0!
0n
0*"
#35000
1!
1n
1*"
0'-
0(-
1&-
1y,
0m-
0t-
1v-
1u-
1z+
0p+
1*,
0o+
1."
0-,
1q+
06,
1r$
0i+
1v$
1e-
1]-
0C.
0d-
0^-
0w$
1v%
1s$
10,
0z+
1-,
0q+
1{+
1+,
1/"
1D"
0.,
0]-
1^-
0\-
1Z-
00,
0w%
1t&
0@.
0(/
11,
0{+
1.,
1Y-
1\-
04"
1="
0t$
1E"
0u&
1j(
01,
1[-
0J5
1$/
0u.
1&/
0k(
1h)
05"
0z$
1q'
1n(
1n)
1l*
07,
1{"
1X-
0i)
1g*
1%/
0q'
1W-
16,
0r$
1i+
0h*
1e+
0n(
1V-
0e-
0f+
0s$
17,
0n)
1U-
0l*
#40000
0!
1P
0n
1r
1c$
0*"
0l6
0d$
#45000
1!
1n
1*"
1|"
0e$
1(-
0v-
1<6
0z-
1(#
0."
02"
0A"
0*,
1o+
1d-
19.
1A.
1C.
0o/
1z+
1P#
0/"
03"
0D"
1z$
0B"
0),
0+,
0^-
18.
1L5
1@.
1)/
1(/
0_/
1{+
14"
16"
0E"
1C"
0z"
1l$
0o$
1:6
0;6
1:5
0K5
1J5
0>6
0&/
0z$
0{"
0p$
1T-
#50000
0!
0n
0*"
#55000
1!
1n
1*"
1'-
0(-
1v-
0u-
1,"
0z+
1p+
1+"
1."
18"
1*,
0o+
1|+
0=.
0d-
0<.
0C.
07.
1^-
0D.
1z+
0p+
0-,
1q+
0{+
0C"
1H"
0(#
1p$
1/"
17"
12,
1+,
1:"
1j)
1}+
1]-
0^-
10,
1-,
0q+
03/
0=6
0//
02/
01/
0(/
0T-
1o/
0I5
1K5
1{+
0.,
0]-
0\-
0P#
04"
1t$
1`$
00,
11,
1.,
1\-
0./
0$/
1&/
1_/
1z$
07,
1q$
01,
0+/
06,
1r$
0i+
17,
1e-
1s$
#60000
0!
0n
0*"
#65000
1!
1n
1*"
1(-
0v-
0+"
1-"
0."
07"
08"
0z$
1g+
0*,
1o+
1t+
0|+
1=.
1d-
0B6
1<.
11/
1C.
0*/
17.
0z+
1p+
1C"
0H"
1(#
0p$
06"
0t$
1m+
1n+
0/"
17"
0t+
0`$
02,
0+,
0:"
0j)
0}+
1^-
0-,
1q+
13/
1=6
1//
12/
1./
01/
1(/
0!/
0"/
1$/
1>6
1T-
0o/
1I5
0K5
0{+
1]-
1P#
07,
0.,
14"
0m+
0n+
0q$
1^$
10,
0\-
00/
1+/
1!/
1"/
0&/
0_/
1j+
16,
0r$
1i+
11,
0e-
0@6
0s$
1k+
0j+
17,
1@6
0k+
#70000
0!
0n
0*"
#75000
1!
1n
1*"
0'-
0(-
0&-
1%-
0s-
1t-
1v-
1u-
1z+
0p+
0-"
07"
0g+
1*,
0o+
1-,
0q+
1."
10"
12"
1?"
00,
1r+
1y+
06.
1\-
0}-
0A.
0B.
0C.
0]-
0d-
1B6
11/
1*/
0^-
1s+
10,
0r+
0z+
0-,
16"
0^$
1+,
1.,
1/"
11"
13"
1z$
1@"
1/,
01,
0C"
1Q#
xl$
xo$
1{+
1]-
1^-
0\-
0`-
0s+
x:6
x;6
0d6
1K5
0|-
0?6
0)/
0'/
0(/
10/
0>6
1u+
11,
0{+
0.,
1`-
04"
15"
06"
0P#
0Q#
1k#
xp$
0u+
0\6
1d6
1_/
1>6
0%/
1&/
xT-
05"
0z$
1u&
0j(
0[-
1%/
1k(
0h)
0u&
1j(
1v&
0X-
1i)
0g*
1[-
1q'
0k(
1h)
0W-
0v&
1h*
0e+
1X-
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#80000
0!
0n
0*"
#85000
1!
1n
1*"
1(-
0v-
1+"
1-"
00"
02"
0?"
0*,
1o+
0y+
16.
1d-
1}-
1A.
1B.
0*/
07.
1z+
0(#
01"
03"
1g+
1t+
0@"
0/,
0+,
1b"
0k#
1l$
0o$
0^-
1:6
0;6
1\6
0A5
1|-
1?6
0B6
1)/
1'/
1o/
1{+
1m+
1n+
1H"
0b"
1p$
0T-
1A5
0I5
0!/
0"/
1x+
0{+
01,
#90000
0!
0n
0*"
#95000
1!
1n
1*"
1#-
1N-
0(-
1L-
0%-
1s-
0{.
1v-
0}.
0q-
1w+
0-"
17"
18"
1z$
0g+
1*,
0o+
0t+
1|+
0,"
12"
19"
1?"
1A"
00,
1y+
1,,
0?.
06.
1\-
09.
0}-
0;.
0A.
1D.
0=.
0d-
1B6
0<.
01/
1*/
0_-
0z+
16"
1t$
0m+
0n+
1^$
12,
1j)
1}+
13"
07"
1D"
0z$
1g$
1$,
1@"
1/,
1B"
1),
xl$
xo$
1{+
0H"
1a#
0p$
1.,
1^-
1T-
0_6
1I5
x:6
x;6
08.
0L5
0|-
0?6
00.
0D6
0@.
11/
0)/
03/
0=6
02/
00/
1!/
1"/
0$/
0>6
0{+
0.,
06"
0t$
0^$
0a#
1X$
1h$
0o$
1+,
07,
1:6
0C6
0E6
1_6
10/
1$/
1>6
17,
0i$
1,/
#100000
0!
0n
0*"
#105000
1!
1n
1*"
1(-
0v-
0+"
02"
08"
09"
0?"
0A"
0*,
1o+
0|+
0,,
1?.
1=.
1d-
19.
1}-
1;.
1<.
1A.
17.
1z+
03"
17"
0D"
1z$
02,
0$,
0@"
0/,
0B"
0),
0+,
0g$
0j)
0}+
1H$
0X$
0h$
0^-
1C6
1E6
0J6
13/
1=6
1D6
18.
1L5
1|-
1?6
10.
12/
1@.
01/
1)/
1{+
16"
1t$
1(#
1Q#
0H$
xo$
1^$
00/
x:6
1J6
0d6
0o/
0$/
0>6
07,
1P#
xp$
0_/
xT-
#110000
0!
0n
0*"
#115000
1!
1n
1*"
1'-
0(-
0y,
1m-
1v-
0u-
0z+
1p+
0."
10"
1A"
1*,
0o+
0y+
06,
0i+
1e-
16.
0d-
09.
0B.
1C.
1^-
1z+
0p+
1-,
0/"
11"
1B"
1),
1+,
1C"
0Q#
0l$
0o$
0{+
0]-
0^-
0-,
1:6
1;6
1d6
0K5
08.
0L5
0'/
1(/
1{+
1.,
1]-
06"
0t$
0y$
0C"
1z"
1]$
xl$
xo$
0p$
0.,
x:6
x;6
04/
0:5
1K5
1$/
1>6
1T-
1q$
xp$
0+/
xT-
16,
1i+
0v$
0e-
1w$
0v%
17,
0Z-
1w%
0t&
1x$
0Y-
1u&
0j(
1x%
0[-
1k(
0h)
1v&
0X-
1i)
0g*
1q'
0W-
1h*
0e+
1n(
0V-
1f+
1n)
0U-
1l*
#120000
0!
0n
0*"
#125000
1!
1n
1*"
1(-
1y,
0m-
0v-
1."
00"
12"
0A"
0*,
1o+
1y+
06,
1r$
0i+
1v$
1e-
06.
1d-
19.
0A.
1B.
0C.
0w$
1v%
1s$
0z+
1p+
1/"
01"
13"
07"
1D"
0z$
0B"
0),
0+,
0z"
1($
0]$
0o$
07,
1^-
1Z-
1-,
0w%
1t&
1:6
14/
0T6
1:5
18.
1L5
0@.
11/
0)/
1'/
0(/
0x$
0{+
1Y-
0]-
1y$
0^$
1E"
1Q#
0($
xo$
0q$
0u&
1j(
0p$
1.,
0x%
1[-
1+/
x:6
1T6
0d6
0J5
10/
0k(
1h)
1T-
1R#
16,
0r$
1i+
0v&
1X-
xp$
0i)
1g*
0e-
0q'
0s$
1W-
xT-
17,
0h*
1e+
0n(
1V-
0f+
0n)
1U-
0l*
#130000
0!
0P
0n
0r
0c$
0*"
1l6
1d$
1f$
1i$
0,/
#135000
1!
1n
1*"
1S#
1e$
0'-
0(-
1&-
0t-
1v-
1u-
0<6
0^/
1]#
0f$
1z+
0p+
1?"
1*,
0o+
1,"
18"
0-,
1q+
1]-
0<.
0D.
0d-
0}-
0^-
0Z/
10,
0z+
1-,
0q+
1'$
1{+
1+,
12,
18,
0.,
0]-
1^-
0\-
00,
0:.
02/
0J/
11,
0{+
1.,
1\-
1]$
0E"
1i,
01,
05.
1J5
04/
0R#
1l,
#140000
0!
0n
0*"
#145000
1!
1n
1*"
1(-
1m,
0F.
0v-
1-"
0."
10"
02"
08"
0?"
0D"
0*,
1o+
0y+
16.
1d-
1@.
1}-
1<.
1A.
0B.
1C.
0*/
1)"
1z+
0/"
11"
03"
1g+
02,
08,
0i,
0+,
1C"
0Q#
0]$
1l$
0o$
0^-
1J!
1:6
0;6
14/
1d6
0K5
15.
1:.
12/
0B6
1)/
0'/
1(/
1Q
1{+
1m+
0p$
0"/
1T-
0x+
0.,
11,
#150000
0!
1P
0n
1r
1c$
0*"
0l6
0d$
#155000
1!
1n
1*"
0e$
0#-
1'-
0(-
0&-
1%-
0s-
1t-
1v-
0u-
1q-
1<6
0w+
0z+
1p+
0-"
17"
1z$
0g+
1*,
0o+
0-,
0,"
00"
10,
0\-
1B.
1D.
1]-
0d-
1B6
01/
1*/
1^-
1_-
1z+
0p+
1-,
0y$
0m+
1^$
01"
07"
0]-
0^-
0-,
11/
1'/
00/
1"/
1]-
1+,
1.,
14"
16"
1y$
0^$
0.,
10/
0>6
0&/
0z$
#160000
0!
0n
0*"
#165000
1!
1n
1*"
1(-
0v-
10"
12"
1A"
0*,
1o+
1,,
0?.
1d-
09.
0A.
0B.
0z+
1p+
11"
13"
1z$
1B"
1),
0+,
0C"
1R"
0P#
0'$
1^-
1-,
1J/
1_/
0F5
1K5
08.
0L5
0)/
0'/
0{+
0]-
04"
15"
06"
1m+
1n+
0R"
1)#
xl$
xo$
1.,
x:6
x;6
065
1F5
0!/
0"/
1>6
0%/
1&/
05"
0z$
06,
1r$
0i+
1+,
01,
1e-
1%/
1s$
16,
0r$
1i+
07,
0e-
0s$
17,
#170000
0!
0n
0*"
#175000
1!
1n
1*"
0'-
1&-
0%-
1s-
0t-
1u-
1z+
0p+
0-,
1q+
00"
02"
0A"
00,
0,,
1?.
1\-
19.
1A.
1B.
1]-
0^-
10,
1-,
0q+
01"
03"
1z$
0B"
0),
1z"
0)#
1P#
1'$
xp$
0.,
0]-
0\-
00,
xT-
0J/
0_/
165
0:5
18.
1L5
1)/
1'/
1\-
14"
16"
0m+
0n+
1C"
0z"
1l$
0o$
0+,
1:6
0;6
1:5
0K5
1!/
1"/
0>6
0&/
0z$
1{+
1.,
0p$
1T-
#180000
0!
0n
0*"
#185000
1!
1n
1*"
1'-
0(-
1v-
0u-
1,"
0z+
1p+
1+"
1."
18"
1*,
0o+
1|+
0=.
0d-
0<.
0C.
07.
1^-
0D.
1z+
0p+
0-,
1q+
0{+
0C"
1H"
0(#
0]#
1p$
1/"
17"
12,
1+,
1:"
1j)
1}+
1]-
0^-
10,
1-,
0q+
03/
0=6
0//
02/
01/
0(/
0T-
1Z/
1o/
0I5
1K5
1{+
0.,
0]-
0\-
0P#
0'$
04"
1t$
1`$
00,
11,
1.,
1\-
0./
0$/
1&/
1J/
1_/
1z$
07,
1q$
01,
0+/
06,
1r$
0i+
17,
1e-
1s$
#190000
0!
0n
0*"
#195000
1!
1n
1*"
1(-
0v-
0+"
1-"
0."
07"
08"
0z$
1g+
0*,
1o+
1t+
0|+
1=.
1d-
0B6
1<.
11/
1C.
0*/
17.
0z+
1p+
1C"
0H"
1(#
1]#
0p$
06"
0t$
1m+
1n+
0/"
17"
0t+
0`$
02,
0+,
0:"
0j)
0}+
1^-
0-,
1q+
13/
1=6
1//
12/
1./
01/
1(/
0!/
0"/
1$/
1>6
1T-
0Z/
0o/
1I5
0K5
0{+
1]-
1P#
1'$
07,
0.,
14"
0m+
0n+
0q$
1^$
10,
0\-
00/
1+/
1!/
1"/
0&/
0J/
0_/
1j+
16,
0r$
1i+
11,
0e-
0@6
0s$
1k+
0j+
17,
1@6
0k+
#200000
0!
0n
0*"
#205000
1!
1n
1*"
0'-
0(-
0&-
1%-
0s-
1t-
1v-
1u-
1z+
0p+
0-"
07"
0g+
1*,
0o+
1-,
0q+
1."
10"
12"
1?"
00,
1r+
1y+
06.
1\-
0}-
0A.
0B.
0C.
0]-
0d-
1B6
11/
1*/
0^-
1s+
10,
0r+
0z+
0-,
16"
0^$
1+,
1.,
1/"
11"
13"
1z$
1@"
1/,
01,
0C"
1Q#
1]$
xl$
xo$
1{+
1]-
1^-
0\-
0`-
0s+
x:6
x;6
04/
0d6
1K5
0|-
0?6
0)/
0'/
0(/
10/
0>6
1u+
11,
0{+
0.,
1`-
04"
15"
06"
0P#
0Q#
1k#
0'$
xp$
0u+
1J/
0\6
1d6
1_/
1>6
0%/
1&/
xT-
05"
0z$
1u&
0j(
0]$
14/
0[-
1%/
1k(
0h)
0u&
1j(
1v&
0X-
1i)
0g*
1[-
1q'
0k(
1h)
0W-
0v&
1h*
0e+
1X-
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#210000
0!
0n
0*"
#215000
1!
1n
1*"
1(-
0v-
1+"
1-"
00"
02"
0?"
0*,
1o+
0y+
16.
1d-
1}-
1A.
1B.
0*/
07.
1z+
0(#
0]#
01"
03"
1g+
1t+
0@"
0/,
0+,
1b"
0k#
1l$
0o$
0^-
1:6
0;6
1\6
0A5
1|-
1?6
0B6
1)/
1'/
1Z/
1o/
1{+
1m+
1n+
1H"
0b"
1p$
0T-
1A5
0I5
0!/
0"/
1x+
0{+
01,
#220000
0!
0n
0*"
#225000
1!
1n
1*"
1#-
0(-
0%-
1s-
1v-
0q-
1w+
0-"
17"
18"
1z$
0g+
1*,
0o+
0t+
1|+
0,"
12"
19"
1?"
1A"
00,
1y+
1,,
0?.
06.
1\-
09.
0}-
0;.
0A.
1D.
0=.
0d-
1B6
0<.
01/
1*/
0_-
0z+
16"
1t$
0m+
0n+
1^$
12,
1j)
1}+
13"
07"
1D"
0z$
1g$
1$,
1@"
1/,
1B"
1),
xl$
xo$
1{+
0H"
1a#
0p$
1.,
1^-
1T-
0_6
1I5
x:6
x;6
08.
0L5
0|-
0?6
00.
0D6
0@.
11/
0)/
03/
0=6
02/
00/
1!/
1"/
0$/
0>6
0{+
0.,
06"
0t$
0^$
0a#
1X$
1h$
0o$
1+,
07,
1:6
0C6
0E6
1_6
10/
1$/
1>6
17,
0i$
1,/
#230000
0!
0n
0*"
#235000
1!
1n
1*"
1(-
0v-
0+"
02"
08"
09"
0?"
0A"
0*,
1o+
0|+
0,,
1?.
1=.
1d-
19.
1}-
1;.
1<.
1A.
17.
1z+
03"
17"
0D"
1z$
02,
0$,
0@"
0/,
0B"
0),
0+,
0g$
0j)
0}+
1H$
0X$
0h$
0^-
1C6
1E6
0J6
13/
1=6
1D6
18.
1L5
1|-
1?6
10.
12/
1@.
01/
1)/
1{+
16"
1t$
1(#
1]#
1Q#
0H$
xo$
1^$
00/
x:6
1J6
0d6
0Z/
0o/
0$/
0>6
07,
1P#
1'$
xp$
0J/
0_/
xT-
1]$
04/
1q$
0+/
06,
1r$
0i+
17,
1e-
1s$
#240000
0!
0n
0*"
#245000
1!
1n
1*"
1'-
0(-
1v-
0u-
0z+
1p+
0."
10"
1A"
1*,
0o+
0y+
16.
0d-
09.
0B.
1C.
1^-
1z+
0p+
1-,
0/"
11"
1B"
1),
1+,
1C"
0Q#
0]$
0l$
0o$
0{+
0]-
0^-
0-,
1:6
1;6
14/
1d6
0K5
08.
0L5
0'/
1(/
1{+
1.,
1]-
06"
0t$
0y$
0C"
1z"
1]$
xl$
xo$
0q$
0p$
0.,
1+/
x:6
x;6
04/
0:5
1K5
1$/
1>6
1T-
1q$
16,
0r$
1i+
07,
xp$
0e-
0+/
0s$
xT-
06,
1r$
0i+
17,
1e-
1s$
07,
#250000
0!
0n
0*"
#255000
1!
1n
1*"
1x,
1(-
0y,
1m-
0v-
0l-
0s$
1t%
1w$
1."
00"
12"
0A"
0*,
1o+
1y+
16,
0r$
1i+
0v$
0e-
06.
1d-
19.
0A.
1B.
0C.
0Z-
0w$
1s$
0t%
0z+
1p+
1u%
1x$
1/"
01"
13"
07"
1D"
0z$
0B"
0),
0+,
0z"
1($
0]$
0o$
17,
1^-
1Z-
1-,
0u%
1:6
14/
0T6
1:5
18.
1L5
0@.
11/
0)/
1'/
0(/
0x$
0{+
0]-
1y$
0^$
1E"
1Q#
0($
1]$
xo$
0q$
0p$
1.,
1+/
x:6
04/
1T6
0d6
0J5
10/
1T-
1R#
06,
0i+
1v$
xp$
1e-
1w$
xT-
07,
0Z-
1x$
#260000
0!
0n
0*"
#265000
1!
1n
1*"
0S#
1"%
0'-
0(-
1&-
0t-
1v-
1u-
0M0
1^/
0]#
1&%
1z+
0p+
1?"
1*,
0o+
1,"
18"
0-,
1q+
1]-
0<.
0D.
0d-
0}-
0^-
0I0
1Z/
10,
0z+
1-,
0q+
0'$
11%
1{+
1+,
12,
18,
0.,
0]-
1^-
0\-
00,
0:.
02/
0>0
1J/
11,
0{+
1.,
1\-
0]$
1q%
0E"
1i,
01,
05.
1J5
0=2
14/
1s%
0R#
0l,
0<2
0s$
1t%
0w$
1Z-
1u%
0x$
#270000
0!
0n
0*"
#275000
1!
1n
1*"
1(-
0m,
1F.
0v-
1-"
0."
10"
02"
08"
0?"
0D"
0*,
1o+
0y+
16.
1d-
1@.
1}-
1<.
1A.
0B.
1C.
0*/
0)"
1z+
0/"
11"
03"
1g+
02,
08,
0i,
0+,
1C"
0Q#
0l$
0o$
01%
0^-
0J!
1>0
1:6
1;6
1d6
0K5
15.
1:.
12/
0B6
1)/
0'/
1(/
0Q
1{+
1m+
0q%
0p$
1=2
0"/
1T-
0x+
0.,
11,
0s%
1<2
1s$
0t%
1w$
0Z-
0u%
1x$
#280000
0!
0n
0*"
#285000
1!
1n
1*"
0#-
1'-
0(-
0&-
1%-
0s-
1t-
1v-
0u-
1q-
0w+
0z+
1p+
0-"
17"
1z$
0g+
1*,
0o+
0-,
0,"
00"
10,
0\-
1B.
1D.
1]-
0d-
1B6
01/
1*/
1^-
1_-
1z+
0p+
1-,
0y$
0m+
1^$
01"
07"
0]-
0^-
0-,
11/
1'/
00/
1"/
1]-
1+,
1.,
14"
16"
1y$
0^$
0.,
10/
0>6
0&/
0z$
#290000
0!
0n
0*"
#295000
1!
1n
1*"
1(-
0v-
10"
12"
1A"
0*,
1o+
1,,
0?.
1d-
09.
0A.
0B.
0z+
1p+
11"
13"
1z$
1B"
1),
0+,
0C"
1R"
0P#
0&%
1^-
1-,
1I0
1_/
0F5
1K5
08.
0L5
0)/
0'/
0{+
0]-
04"
15"
06"
1m+
1n+
0R"
1)#
xl$
xo$
1.,
x:6
x;6
065
1F5
0!/
0"/
1>6
0%/
1&/
05"
0z$
16,
1i+
0v$
1+,
01,
0e-
1%/
0w$
06,
0i+
1v$
17,
1Z-
1e-
0x$
1w$
07,
0Z-
1x$
#300000
0!
0n
0*"
#305000
1!
1n
1*"
0'-
1&-
0%-
1s-
0t-
1u-
1z+
0p+
0-,
1q+
00"
02"
0A"
00,
0,,
1?.
1\-
19.
1A.
1B.
1]-
0^-
10,
1-,
0q+
01"
03"
1z$
0B"
0),
1z"
0)#
1P#
xp$
0.,
0]-
0\-
00,
xT-
0_/
165
0:5
18.
1L5
1)/
1'/
1\-
14"
16"
0m+
0n+
1C"
0z"
0l$
0o$
1&%
0+,
0I0
1:6
1;6
1:5
0K5
1!/
1"/
0>6
0&/
0z$
1{+
1.,
0p$
1T-
#310000
0!
0n
0*"
#315000
1!
1n
1*"
1'-
0(-
1v-
0u-
1,"
0z+
1p+
1+"
1."
18"
1*,
0o+
1|+
0=.
0d-
0<.
0C.
07.
1^-
0D.
1z+
0p+
0-,
1q+
0{+
0C"
1H"
0(#
1/"
17"
12,
1+,
1:"
1j)
1}+
1]-
0^-
10,
1-,
0q+
03/
0=6
0//
02/
01/
0(/
1o/
0I5
1K5
1{+
0.,
0]-
0\-
0P#
04"
1t$
1`$
00,
11,
1.,
1\-
0./
0$/
1&/
1_/
1z$
0x$
01,
#320000
0!
0n
0*"
#325000
1!
1n
1*"
0x,
1(-
0v-
1l-
0s$
0w$
0+"
1-"
0."
07"
08"
0z$
1g+
0*,
1o+
1t+
0|+
1=.
1d-
0B6
1<.
11/
1C.
0*/
17.
1Z-
0z+
1p+
1C"
0H"
1(#
06"
0t$
1m+
1n+
0/"
17"
0t+
0`$
02,
0+,
0:"
0j)
0}+
1^-
0-,
1q+
13/
1=6
1//
12/
1./
01/
1(/
0!/
0"/
1$/
1>6
0o/
1I5
0K5
0{+
1]-
1P#
0.,
14"
0m+
0n+
1^$
10,
0\-
00/
1!/
1"/
0&/
0_/
1j+
11,
0@6
1k+
#330000
0!
0n
0*"
#335000
1!
1n
1*"
1l+
0'-
0(-
0&-
1%-
0s-
1t-
1v-
1u-
0#/
1z+
0p+
0-"
07"
0g+
1*,
0o+
1-,
0q+
1."
10"
12"
1?"
00,
1r+
1y+
06.
1\-
0}-
0A.
0B.
0C.
0]-
0d-
1B6
11/
1*/
0^-
1s+
10,
0r+
0z+
0-,
16"
0^$
1h+
0j+
1+,
1.,
1/"
11"
13"
1z$
1@"
1/,
01,
0C"
1Q#
xl$
xo$
11%
1{+
1]-
1^-
0\-
0`-
0s+
0>0
x:6
x;6
0d6
1K5
0|-
0?6
0)/
0'/
0(/
1@6
0A6
10/
0>6
1u+
11,
0{+
0.,
1`-
04"
15"
06"
1m+
1n+
0P#
0Q#
1k#
01%
1q%
xp$
0u+
0=2
1>0
0\6
1d6
1_/
0!/
0"/
1>6
0%/
1&/
xT-
05"
0z$
1u&
0j(
1{+
0+,
0q%
1s%
0<2
1=2
0[-
1%/
1k(
0h)
0u&
1j(
1v&
0s%
1s$
1w$
0v%
0X-
1i)
0g*
0Z-
1<2
1[-
1q'
1w%
0t&
0k(
1h)
0W-
0v&
0s$
0w$
1v%
1x$
1h*
0e+
1X-
0Y-
1n(
0i)
1g*
1u&
0j(
0V-
1Z-
1x%
0q'
1f+
0w%
1t&
0[-
1W-
0x$
1n)
1k(
0h)
0h*
1e+
1Y-
0U-
0n(
1v&
0u&
1j(
1V-
0X-
1l*
0x%
0f+
1i)
0g*
1[-
1q'
0n)
0k(
1h)
0W-
1U-
0v&
1h*
0e+
1X-
0l*
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#340000
0!
0n
0*"
#345000
1!
1n
1*"
1'-
0u-
0,"
0."
00"
02"
0?"
1z+
0y+
16.
0^-
1}-
1A.
1B.
1C.
1D.
0/"
01"
03"
1z$
0@"
0/,
1_"
0k#
0l$
0o$
0{+
1:6
1;6
1\6
0B5
1|-
1?6
1)/
1'/
1(/
14"
16"
0m+
0n+
1C"
0_"
1P#
01,
0p$
0_/
1B5
0K5
1!/
1"/
0>6
0&/
1T-
0z$
1{+
1+,
11,
#350000
0!
0n
0*"
#355000
1!
1n
1*"
1(-
0v-
10"
12"
1A"
0*,
1o+
1,,
0?.
1d-
09.
0A.
0B.
0z+
1p+
11"
13"
1z$
1B"
1),
0+,
0C"
1R"
0P#
0&%
1^-
1-,
1I0
1_/
0F5
1K5
08.
0L5
0)/
0'/
0{+
0]-
04"
15"
06"
1m+
1n+
0R"
1)#
xl$
xo$
1.,
x:6
x;6
065
1F5
0!/
0"/
1>6
0%/
1&/
05"
0z$
16,
1i+
0v$
1+,
01,
0e-
1%/
1w$
0v%
06,
0i+
1v$
17,
0Z-
1w%
0t&
1e-
1x$
0w$
1v%
0Y-
07,
1u&
0j(
1Z-
1x%
0w%
1t&
0[-
0x$
1k(
0h)
1Y-
1v&
0u&
1j(
0X-
0x%
1i)
0g*
1[-
1q'
0k(
1h)
0W-
0v&
1h*
0e+
1X-
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#360000
0!
0n
0*"
#365000
1!
1n
1*"
0'-
1&-
0%-
1s-
0t-
1u-
1z+
0p+
0-,
1q+
00"
02"
0A"
00,
0,,
1?.
1\-
19.
1A.
1B.
1]-
0^-
10,
1-,
0q+
01"
03"
1z$
0B"
0),
1z"
0)#
1P#
xp$
0.,
0]-
0\-
00,
xT-
0_/
165
0:5
18.
1L5
1)/
1'/
1\-
14"
16"
0m+
0n+
1C"
0z"
0l$
0o$
1&%
0+,
0I0
1:6
1;6
1:5
0K5
1!/
1"/
0>6
0&/
0z$
1{+
1.,
0p$
1T-
#370000
0!
0n
0*"
#375000
1!
1n
1*"
1'-
0(-
1v-
0u-
1,"
0z+
1p+
1+"
1."
18"
1*,
0o+
1|+
0=.
0d-
0<.
0C.
07.
1^-
0D.
1z+
0p+
0-,
1q+
0{+
0C"
1H"
0(#
1/"
17"
12,
1+,
1:"
1j)
1}+
1]-
0^-
10,
1-,
0q+
03/
0=6
0//
02/
01/
0(/
1o/
0I5
1K5
1{+
0.,
0]-
0\-
0P#
04"
1t$
1`$
00,
11,
1.,
1\-
0./
0$/
1&/
1_/
1z$
01,
#380000
0!
0n
0*"
#385000
1!
1n
1*"
1(-
0v-
0+"
1-"
0."
07"
08"
0z$
1g+
0*,
1o+
1t+
0|+
1=.
1d-
0B6
1<.
11/
1C.
0*/
17.
0z+
1p+
1C"
0H"
1(#
06"
0t$
1m+
1n+
0/"
17"
0t+
0`$
02,
0+,
0:"
0j)
0}+
1^-
0-,
1q+
13/
1=6
1//
12/
1./
01/
1(/
0!/
0"/
1$/
1>6
0o/
1I5
0K5
0{+
1]-
1P#
0.,
14"
0m+
0n+
1^$
10,
0\-
00/
1!/
1"/
0&/
0_/
0h+
1j+
11,
0@6
1A6
#390000
0!
0n
0*"
#395000
1!
1n
1*"
0'-
0(-
0&-
1%-
0s-
1t-
1v-
1u-
1z+
0p+
0-"
07"
0g+
1*,
0o+
1-,
0q+
1."
10"
12"
1?"
00,
1r+
1y+
06.
1\-
0}-
0A.
0B.
0C.
0]-
0d-
1B6
11/
1*/
0^-
1s+
10,
0r+
0z+
0-,
16"
0^$
1h+
0j+
1+,
1.,
1/"
11"
13"
1z$
1@"
1/,
01,
0C"
1Q#
xl$
xo$
11%
1{+
1]-
1^-
0\-
0`-
0s+
0>0
x:6
x;6
0d6
1K5
0|-
0?6
0)/
0'/
0(/
1@6
0A6
10/
0>6
1u+
11,
0{+
0.,
1`-
04"
15"
06"
1m+
1n+
0P#
0Q#
1k#
01%
1q%
xp$
0u+
0=2
1>0
0\6
1d6
1_/
0!/
0"/
1>6
0%/
1&/
xT-
05"
0z$
1u&
0j(
1{+
0+,
0q%
1s%
0<2
1=2
0[-
1%/
1k(
0h)
0u&
1j(
1v&
0s%
1s$
1w$
0v%
0X-
1i)
0g*
0Z-
1<2
1[-
1q'
1w%
0t&
0k(
1h)
0W-
0v&
0s$
0w$
1v%
1x$
1h*
0e+
1X-
0Y-
1n(
0i)
1g*
1u&
0j(
0V-
1Z-
1x%
0q'
1f+
0w%
1t&
0[-
1W-
0x$
1n)
1k(
0h)
0h*
1e+
1Y-
0U-
0n(
1v&
0u&
1j(
1V-
0X-
1l*
0x%
0f+
1i)
0g*
1[-
1q'
0n)
0k(
1h)
0W-
1U-
0v&
1h*
0e+
1X-
0l*
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#400000
0!
0n
0*"
#405000
1!
1n
1*"
1'-
0u-
0,"
0."
00"
02"
0?"
1z+
0y+
16.
0^-
1}-
1A.
1B.
1C.
1D.
0/"
01"
03"
1z$
0@"
0/,
1_"
0k#
0l$
0o$
0{+
1:6
1;6
1\6
0B5
1|-
1?6
1)/
1'/
1(/
14"
16"
0m+
0n+
1C"
0_"
1P#
01,
0p$
0_/
1B5
0K5
1!/
1"/
0>6
0&/
1T-
0z$
1{+
1+,
11,
#410000
0!
0n
0*"
#415000
1!
1n
1*"
1(-
0v-
10"
12"
1A"
0*,
1o+
1,,
0?.
1d-
09.
0A.
0B.
0z+
1p+
11"
13"
1z$
1B"
1),
0+,
0C"
1R"
0P#
0&%
1^-
1-,
1I0
1_/
0F5
1K5
08.
0L5
0)/
0'/
0{+
0]-
04"
15"
06"
1m+
1n+
0R"
1)#
xl$
xo$
1.,
x:6
x;6
065
1F5
0!/
0"/
1>6
0%/
1&/
05"
0z$
16,
1i+
0v$
1+,
01,
0e-
1%/
1w$
0v%
06,
0i+
1v$
17,
0Z-
1w%
0t&
1e-
1x$
0w$
1v%
0Y-
07,
1u&
0j(
1Z-
1x%
0w%
1t&
0[-
0x$
1k(
0h)
1Y-
1v&
0u&
1j(
0X-
0x%
1i)
0g*
1[-
1q'
0k(
1h)
0W-
0v&
1h*
0e+
1X-
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#420000
0!
0n
0*"
#425000
1!
1n
1*"
0'-
1&-
0%-
1s-
0t-
1u-
1z+
0p+
0-,
1q+
00"
02"
0A"
00,
0,,
1?.
1\-
19.
1A.
1B.
1]-
0^-
10,
1-,
0q+
01"
03"
1z$
0B"
0),
1z"
0)#
1P#
xp$
0.,
0]-
0\-
00,
xT-
0_/
165
0:5
18.
1L5
1)/
1'/
1\-
14"
16"
0m+
0n+
1C"
0z"
0l$
0o$
1&%
0+,
0I0
1:6
1;6
1:5
0K5
1!/
1"/
0>6
0&/
0z$
1{+
1.,
0p$
1T-
#430000
0!
0n
0*"
#435000
1!
1n
1*"
1'-
0(-
1v-
0u-
1,"
0z+
1p+
1+"
1."
18"
1*,
0o+
1|+
0=.
0d-
0<.
0C.
07.
1^-
0D.
1z+
0p+
0-,
1q+
0{+
0C"
1H"
0(#
1/"
17"
12,
1+,
1:"
1j)
1}+
1]-
0^-
10,
1-,
0q+
03/
0=6
0//
02/
01/
0(/
1o/
0I5
1K5
1{+
0.,
0]-
0\-
0P#
04"
1t$
1`$
00,
11,
1.,
1\-
0./
0$/
1&/
1_/
1z$
01,
#440000
0!
0n
0*"
#445000
1!
1n
1*"
1(-
0v-
0+"
1-"
0."
07"
08"
0z$
1g+
0*,
1o+
1t+
0|+
1=.
1d-
0B6
1<.
11/
1C.
0*/
17.
0z+
1p+
1C"
0H"
1(#
06"
0t$
1m+
1n+
0/"
17"
0t+
0`$
02,
0+,
0:"
0j)
0}+
1^-
0-,
1q+
13/
1=6
1//
12/
1./
01/
1(/
0!/
0"/
1$/
1>6
0o/
1I5
0K5
0{+
1]-
1P#
0.,
14"
0m+
0n+
1^$
10,
0\-
00/
1!/
1"/
0&/
0_/
0h+
1j+
11,
0@6
1A6
#450000
0!
0n
0*"
#455000
1!
1n
1*"
0'-
0(-
0&-
1%-
0s-
1t-
1v-
1u-
1z+
0p+
0-"
07"
0g+
1*,
0o+
1-,
0q+
1."
10"
12"
1?"
00,
1r+
1y+
06.
1\-
0}-
0A.
0B.
0C.
0]-
0d-
1B6
11/
1*/
0^-
1s+
10,
0r+
0z+
0-,
16"
0^$
1h+
0j+
1+,
1.,
1/"
11"
13"
1z$
1@"
1/,
01,
0C"
1Q#
xl$
xo$
11%
1{+
1]-
1^-
0\-
0`-
0s+
0>0
x:6
x;6
0d6
1K5
0|-
0?6
0)/
0'/
0(/
1@6
0A6
10/
0>6
1u+
11,
0{+
0.,
1`-
04"
15"
06"
1m+
1n+
0P#
0Q#
1k#
01%
1q%
xp$
0u+
0=2
1>0
0\6
1d6
1_/
0!/
0"/
1>6
0%/
1&/
xT-
05"
0z$
1u&
0j(
1{+
0+,
0q%
1s%
0<2
1=2
0[-
1%/
1k(
0h)
0u&
1j(
1v&
0s%
1s$
1w$
0v%
0X-
1i)
0g*
0Z-
1<2
1[-
1q'
1w%
0t&
0k(
1h)
0W-
0v&
0s$
0w$
1v%
1x$
1h*
0e+
1X-
0Y-
1n(
0i)
1g*
1u&
0j(
0V-
1Z-
1x%
0q'
1f+
0w%
1t&
0[-
1W-
0x$
1n)
1k(
0h)
0h*
1e+
1Y-
0U-
0n(
1v&
0u&
1j(
1V-
0X-
1l*
0x%
0f+
1i)
0g*
1[-
1q'
0n)
0k(
1h)
0W-
1U-
0v&
1h*
0e+
1X-
0l*
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#460000
0!
0n
0*"
#465000
1!
1n
1*"
1'-
0u-
0,"
0."
00"
02"
0?"
1z+
0y+
16.
0^-
1}-
1A.
1B.
1C.
1D.
0/"
01"
03"
1z$
0@"
0/,
1_"
0k#
0l$
0o$
0{+
1:6
1;6
1\6
0B5
1|-
1?6
1)/
1'/
1(/
14"
16"
0m+
0n+
1C"
0_"
1P#
01,
0p$
0_/
1B5
0K5
1!/
1"/
0>6
0&/
1T-
0z$
1{+
1+,
11,
#470000
0!
0n
0*"
#475000
1!
1n
1*"
1(-
0v-
10"
12"
1A"
0*,
1o+
1,,
0?.
1d-
09.
0A.
0B.
0z+
1p+
11"
13"
1z$
1B"
1),
0+,
0C"
1R"
0P#
0&%
1^-
1-,
1I0
1_/
0F5
1K5
08.
0L5
0)/
0'/
0{+
0]-
04"
15"
06"
1m+
1n+
0R"
1)#
xl$
xo$
1.,
x:6
x;6
065
1F5
0!/
0"/
1>6
0%/
1&/
05"
0z$
16,
1i+
0v$
1+,
01,
0e-
1%/
1w$
0v%
06,
0i+
1v$
17,
0Z-
1w%
0t&
1e-
1x$
0w$
1v%
0Y-
07,
1u&
0j(
1Z-
1x%
0w%
1t&
0[-
0x$
1k(
0h)
1Y-
1v&
0u&
1j(
0X-
0x%
1i)
0g*
1[-
1q'
0k(
1h)
0W-
0v&
1h*
0e+
1X-
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#480000
0!
0n
0*"
#485000
1!
1n
1*"
0'-
1&-
0%-
1s-
0t-
1u-
1z+
0p+
0-,
1q+
00"
02"
0A"
00,
0,,
1?.
1\-
19.
1A.
1B.
1]-
0^-
10,
1-,
0q+
01"
03"
1z$
0B"
0),
1z"
0)#
1P#
xp$
0.,
0]-
0\-
00,
xT-
0_/
165
0:5
18.
1L5
1)/
1'/
1\-
14"
16"
0m+
0n+
1C"
0z"
0l$
0o$
1&%
0+,
0I0
1:6
1;6
1:5
0K5
1!/
1"/
0>6
0&/
0z$
1{+
1.,
0p$
1T-
#490000
0!
0n
0*"
#495000
1!
1n
1*"
1'-
0(-
1v-
0u-
1,"
0z+
1p+
1+"
1."
18"
1*,
0o+
1|+
0=.
0d-
0<.
0C.
07.
1^-
0D.
1z+
0p+
0-,
1q+
0{+
0C"
1H"
0(#
1/"
17"
12,
1+,
1:"
1j)
1}+
1]-
0^-
10,
1-,
0q+
03/
0=6
0//
02/
01/
0(/
1o/
0I5
1K5
1{+
0.,
0]-
0\-
0P#
04"
1t$
1`$
00,
11,
1.,
1\-
0./
0$/
1&/
1_/
1z$
01,
#500000
0!
0n
0*"
#505000
1!
1n
1*"
1(-
0v-
0+"
1-"
0."
07"
08"
0z$
1g+
0*,
1o+
1t+
0|+
1=.
1d-
0B6
1<.
11/
1C.
0*/
17.
0z+
1p+
1C"
0H"
1(#
06"
0t$
1m+
1n+
0/"
17"
0t+
0`$
02,
0+,
0:"
0j)
0}+
1^-
0-,
1q+
13/
1=6
1//
12/
1./
01/
1(/
0!/
0"/
1$/
1>6
0o/
1I5
0K5
0{+
1]-
1P#
0.,
14"
0m+
0n+
1^$
10,
0\-
00/
1!/
1"/
0&/
0_/
0h+
1j+
11,
0@6
1A6
#510000
0!
0n
0*"
#515000
1!
1n
1*"
0'-
0(-
0&-
1%-
0s-
1t-
1v-
1u-
1z+
0p+
0-"
07"
0g+
1*,
0o+
1-,
0q+
1."
10"
12"
1?"
00,
1r+
1y+
06.
1\-
0}-
0A.
0B.
0C.
0]-
0d-
1B6
11/
1*/
0^-
1s+
10,
0r+
0z+
0-,
16"
0^$
1h+
0j+
1+,
1.,
1/"
11"
13"
1z$
1@"
1/,
01,
0C"
1Q#
xl$
xo$
11%
1{+
1]-
1^-
0\-
0`-
0s+
0>0
x:6
x;6
0d6
1K5
0|-
0?6
0)/
0'/
0(/
1@6
0A6
10/
0>6
1u+
11,
0{+
0.,
1`-
04"
15"
06"
1m+
1n+
0P#
0Q#
1k#
01%
1q%
xp$
0u+
0=2
1>0
0\6
1d6
1_/
0!/
0"/
1>6
0%/
1&/
xT-
05"
0z$
1u&
0j(
1{+
0+,
0q%
1s%
0<2
1=2
0[-
1%/
1k(
0h)
0u&
1j(
1v&
0s%
1s$
1w$
0v%
0X-
1i)
0g*
0Z-
1<2
1[-
1q'
1w%
0t&
0k(
1h)
0W-
0v&
0s$
0w$
1v%
1x$
1h*
0e+
1X-
0Y-
1n(
0i)
1g*
1u&
0j(
0V-
1Z-
1x%
0q'
1f+
0w%
1t&
0[-
1W-
0x$
1n)
1k(
0h)
0h*
1e+
1Y-
0U-
0n(
1v&
0u&
1j(
1V-
0X-
1l*
0x%
0f+
1i)
0g*
1[-
1q'
0n)
0k(
1h)
0W-
1U-
0v&
1h*
0e+
1X-
0l*
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#520000
0!
0n
0*"
#525000
1!
1n
1*"
1'-
0u-
0,"
0."
00"
02"
0?"
1z+
0y+
16.
0^-
1}-
1A.
1B.
1C.
1D.
0/"
01"
03"
1z$
0@"
0/,
1_"
0k#
0l$
0o$
0{+
1:6
1;6
1\6
0B5
1|-
1?6
1)/
1'/
1(/
14"
16"
0m+
0n+
1C"
0_"
1P#
01,
0p$
0_/
1B5
0K5
1!/
1"/
0>6
0&/
1T-
0z$
1{+
1+,
11,
#530000
0!
0n
0*"
#535000
1!
1n
1*"
1(-
0v-
10"
12"
1A"
0*,
1o+
1,,
0?.
1d-
09.
0A.
0B.
0z+
1p+
11"
13"
1z$
1B"
1),
0+,
0C"
1R"
0P#
0&%
1^-
1-,
1I0
1_/
0F5
1K5
08.
0L5
0)/
0'/
0{+
0]-
04"
15"
06"
1m+
1n+
0R"
1)#
xl$
xo$
1.,
x:6
x;6
065
1F5
0!/
0"/
1>6
0%/
1&/
05"
0z$
16,
1i+
0v$
1+,
01,
0e-
1%/
1w$
0v%
06,
0i+
1v$
17,
0Z-
1w%
0t&
1e-
1x$
0w$
1v%
0Y-
07,
1u&
0j(
1Z-
1x%
0w%
1t&
0[-
0x$
1k(
0h)
1Y-
1v&
0u&
1j(
0X-
0x%
1i)
0g*
1[-
1q'
0k(
1h)
0W-
0v&
1h*
0e+
1X-
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#540000
0!
0n
0*"
#545000
1!
1n
1*"
0'-
1&-
0%-
1s-
0t-
1u-
1z+
0p+
0-,
1q+
00"
02"
0A"
00,
0,,
1?.
1\-
19.
1A.
1B.
1]-
0^-
10,
1-,
0q+
01"
03"
1z$
0B"
0),
1z"
0)#
1P#
xp$
0.,
0]-
0\-
00,
xT-
0_/
165
0:5
18.
1L5
1)/
1'/
1\-
14"
16"
0m+
0n+
1C"
0z"
0l$
0o$
1&%
0+,
0I0
1:6
1;6
1:5
0K5
1!/
1"/
0>6
0&/
0z$
1{+
1.,
0p$
1T-
#550000
0!
0n
0*"
#555000
1!
1n
1*"
1'-
0(-
1v-
0u-
1,"
0z+
1p+
1+"
1."
18"
1*,
0o+
1|+
0=.
0d-
0<.
0C.
07.
1^-
0D.
1z+
0p+
0-,
1q+
0{+
0C"
1H"
0(#
1/"
17"
12,
1+,
1:"
1j)
1}+
1]-
0^-
10,
1-,
0q+
03/
0=6
0//
02/
01/
0(/
1o/
0I5
1K5
1{+
0.,
0]-
0\-
0P#
04"
1t$
1`$
00,
11,
1.,
1\-
0./
0$/
1&/
1_/
1z$
01,
#560000
0!
0n
0*"
#565000
1!
1n
1*"
1(-
0v-
0+"
1-"
0."
07"
08"
0z$
1g+
0*,
1o+
1t+
0|+
1=.
1d-
0B6
1<.
11/
1C.
0*/
17.
0z+
1p+
1C"
0H"
1(#
06"
0t$
1m+
1n+
0/"
17"
0t+
0`$
02,
0+,
0:"
0j)
0}+
1^-
0-,
1q+
13/
1=6
1//
12/
1./
01/
1(/
0!/
0"/
1$/
1>6
0o/
1I5
0K5
0{+
1]-
1P#
0.,
14"
0m+
0n+
1^$
10,
0\-
00/
1!/
1"/
0&/
0_/
0h+
1j+
11,
0@6
1A6
#570000
0!
0n
0*"
#575000
1!
1n
1*"
0'-
0(-
0&-
1%-
0s-
1t-
1v-
1u-
1z+
0p+
0-"
07"
0g+
1*,
0o+
1-,
0q+
1."
10"
12"
1?"
00,
1r+
1y+
06.
1\-
0}-
0A.
0B.
0C.
0]-
0d-
1B6
11/
1*/
0^-
1s+
10,
0r+
0z+
0-,
16"
0^$
1h+
0j+
1+,
1.,
1/"
11"
13"
1z$
1@"
1/,
01,
0C"
1Q#
xl$
xo$
11%
1{+
1]-
1^-
0\-
0`-
0s+
0>0
x:6
x;6
0d6
1K5
0|-
0?6
0)/
0'/
0(/
1@6
0A6
10/
0>6
1u+
11,
0{+
0.,
1`-
04"
15"
06"
1m+
1n+
0P#
0Q#
1k#
01%
1q%
xp$
0u+
0=2
1>0
0\6
1d6
1_/
0!/
0"/
1>6
0%/
1&/
xT-
05"
0z$
1u&
0j(
1{+
0+,
0q%
1s%
0<2
1=2
0[-
1%/
1k(
0h)
0u&
1j(
1v&
0s%
1s$
1w$
0v%
0X-
1i)
0g*
0Z-
1<2
1[-
1q'
1w%
0t&
0k(
1h)
0W-
0v&
0s$
0w$
1v%
1x$
1h*
0e+
1X-
0Y-
1n(
0i)
1g*
1u&
0j(
0V-
1Z-
1x%
0q'
1f+
0w%
1t&
0[-
1W-
0x$
1n)
1k(
0h)
0h*
1e+
1Y-
0U-
0n(
1v&
0u&
1j(
1V-
0X-
1l*
0x%
0f+
1i)
0g*
1[-
1q'
0n)
0k(
1h)
0W-
1U-
0v&
1h*
0e+
1X-
0l*
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#580000
0!
0n
0*"
#585000
1!
1n
1*"
1'-
0u-
0,"
0."
00"
02"
0?"
1z+
0y+
16.
0^-
1}-
1A.
1B.
1C.
1D.
0/"
01"
03"
1z$
0@"
0/,
1_"
0k#
0l$
0o$
0{+
1:6
1;6
1\6
0B5
1|-
1?6
1)/
1'/
1(/
14"
16"
0m+
0n+
1C"
0_"
1P#
01,
0p$
0_/
1B5
0K5
1!/
1"/
0>6
0&/
1T-
0z$
1{+
1+,
11,
#590000
0!
0n
0*"
#595000
1!
1n
1*"
1(-
0v-
10"
12"
1A"
0*,
1o+
1,,
0?.
1d-
09.
0A.
0B.
0z+
1p+
11"
13"
1z$
1B"
1),
0+,
0C"
1R"
0P#
0&%
1^-
1-,
1I0
1_/
0F5
1K5
08.
0L5
0)/
0'/
0{+
0]-
04"
15"
06"
1m+
1n+
0R"
1)#
xl$
xo$
1.,
x:6
x;6
065
1F5
0!/
0"/
1>6
0%/
1&/
05"
0z$
16,
1i+
0v$
1+,
01,
0e-
1%/
1w$
0v%
06,
0i+
1v$
17,
0Z-
1w%
0t&
1e-
1x$
0w$
1v%
0Y-
07,
1u&
0j(
1Z-
1x%
0w%
1t&
0[-
0x$
1k(
0h)
1Y-
1v&
0u&
1j(
0X-
0x%
1i)
0g*
1[-
1q'
0k(
1h)
0W-
0v&
1h*
0e+
1X-
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#600000
0!
0n
0*"
#605000
1!
1n
1*"
0'-
1&-
0%-
1s-
0t-
1u-
1z+
0p+
0-,
1q+
00"
02"
0A"
00,
0,,
1?.
1\-
19.
1A.
1B.
1]-
0^-
10,
1-,
0q+
01"
03"
1z$
0B"
0),
1z"
0)#
1P#
xp$
0.,
0]-
0\-
00,
xT-
0_/
165
0:5
18.
1L5
1)/
1'/
1\-
14"
16"
0m+
0n+
1C"
0z"
0l$
0o$
1&%
0+,
0I0
1:6
1;6
1:5
0K5
1!/
1"/
0>6
0&/
0z$
1{+
1.,
0p$
1T-
#610000
0!
0n
0*"
#615000
1!
1n
1*"
1'-
0(-
1v-
0u-
1,"
0z+
1p+
1+"
1."
18"
1*,
0o+
1|+
0=.
0d-
0<.
0C.
07.
1^-
0D.
1z+
0p+
0-,
1q+
0{+
0C"
1H"
0(#
1/"
17"
12,
1+,
1:"
1j)
1}+
1]-
0^-
10,
1-,
0q+
03/
0=6
0//
02/
01/
0(/
1o/
0I5
1K5
1{+
0.,
0]-
0\-
0P#
04"
1t$
1`$
00,
11,
1.,
1\-
0./
0$/
1&/
1_/
1z$
01,
#620000
0!
0n
0*"
#625000
1!
1n
1*"
1(-
0v-
0+"
1-"
0."
07"
08"
0z$
1g+
0*,
1o+
1t+
0|+
1=.
1d-
0B6
1<.
11/
1C.
0*/
17.
0z+
1p+
1C"
0H"
1(#
06"
0t$
1m+
1n+
0/"
17"
0t+
0`$
02,
0+,
0:"
0j)
0}+
1^-
0-,
1q+
13/
1=6
1//
12/
1./
01/
1(/
0!/
0"/
1$/
1>6
0o/
1I5
0K5
0{+
1]-
1P#
0.,
14"
0m+
0n+
1^$
10,
0\-
00/
1!/
1"/
0&/
0_/
0h+
1j+
11,
0@6
1A6
#630000
0!
0n
0*"
#635000
1!
1n
1*"
0'-
0(-
0&-
1%-
0s-
1t-
1v-
1u-
1z+
0p+
0-"
07"
0g+
1*,
0o+
1-,
0q+
1."
10"
12"
1?"
00,
1r+
1y+
06.
1\-
0}-
0A.
0B.
0C.
0]-
0d-
1B6
11/
1*/
0^-
1s+
10,
0r+
0z+
0-,
16"
0^$
1h+
0j+
1+,
1.,
1/"
11"
13"
1z$
1@"
1/,
01,
0C"
1Q#
xl$
xo$
11%
1{+
1]-
1^-
0\-
0`-
0s+
0>0
x:6
x;6
0d6
1K5
0|-
0?6
0)/
0'/
0(/
1@6
0A6
10/
0>6
1u+
11,
0{+
0.,
1`-
04"
15"
06"
1m+
1n+
0P#
0Q#
1k#
01%
1q%
xp$
0u+
0=2
1>0
0\6
1d6
1_/
0!/
0"/
1>6
0%/
1&/
xT-
05"
0z$
1u&
0j(
1{+
0+,
0q%
1s%
0<2
1=2
0[-
1%/
1k(
0h)
0u&
1j(
1v&
0s%
1s$
1w$
0v%
0X-
1i)
0g*
0Z-
1<2
1[-
1q'
1w%
0t&
0k(
1h)
0W-
0v&
0s$
0w$
1v%
1x$
1h*
0e+
1X-
0Y-
1n(
0i)
1g*
1u&
0j(
0V-
1Z-
1x%
0q'
1f+
0w%
1t&
0[-
1W-
0x$
1n)
1k(
0h)
0h*
1e+
1Y-
0U-
0n(
1v&
0u&
1j(
1V-
0X-
1l*
0x%
0f+
1i)
0g*
1[-
1q'
0n)
0k(
1h)
0W-
1U-
0v&
1h*
0e+
1X-
0l*
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#640000
0!
0n
0*"
#645000
1!
1n
1*"
1'-
0u-
0,"
0."
00"
02"
0?"
1z+
0y+
16.
0^-
1}-
1A.
1B.
1C.
1D.
0/"
01"
03"
1z$
0@"
0/,
1_"
0k#
0l$
0o$
0{+
1:6
1;6
1\6
0B5
1|-
1?6
1)/
1'/
1(/
14"
16"
0m+
0n+
1C"
0_"
1P#
01,
0p$
0_/
1B5
0K5
1!/
1"/
0>6
0&/
1T-
0z$
1{+
1+,
11,
#650000
0!
0n
0*"
#655000
1!
1n
1*"
1(-
0v-
10"
12"
1A"
0*,
1o+
1,,
0?.
1d-
09.
0A.
0B.
0z+
1p+
11"
13"
1z$
1B"
1),
0+,
0C"
1R"
0P#
0&%
1^-
1-,
1I0
1_/
0F5
1K5
08.
0L5
0)/
0'/
0{+
0]-
04"
15"
06"
1m+
1n+
0R"
1)#
xl$
xo$
1.,
x:6
x;6
065
1F5
0!/
0"/
1>6
0%/
1&/
05"
0z$
16,
1i+
0v$
1+,
01,
0e-
1%/
1w$
0v%
06,
0i+
1v$
17,
0Z-
1w%
0t&
1e-
1x$
0w$
1v%
0Y-
07,
1u&
0j(
1Z-
1x%
0w%
1t&
0[-
0x$
1k(
0h)
1Y-
1v&
0u&
1j(
0X-
0x%
1i)
0g*
1[-
1q'
0k(
1h)
0W-
0v&
1h*
0e+
1X-
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#660000
0!
0n
0*"
#665000
1!
1n
1*"
0'-
1&-
0%-
1s-
0t-
1u-
1z+
0p+
0-,
1q+
00"
02"
0A"
00,
0,,
1?.
1\-
19.
1A.
1B.
1]-
0^-
10,
1-,
0q+
01"
03"
1z$
0B"
0),
1z"
0)#
1P#
xp$
0.,
0]-
0\-
00,
xT-
0_/
165
0:5
18.
1L5
1)/
1'/
1\-
14"
16"
0m+
0n+
1C"
0z"
0l$
0o$
1&%
0+,
0I0
1:6
1;6
1:5
0K5
1!/
1"/
0>6
0&/
0z$
1{+
1.,
0p$
1T-
#670000
0!
0n
0*"
#675000
1!
1n
1*"
1'-
0(-
1v-
0u-
1,"
0z+
1p+
1+"
1."
18"
1*,
0o+
1|+
0=.
0d-
0<.
0C.
07.
1^-
0D.
1z+
0p+
0-,
1q+
0{+
0C"
1H"
0(#
1/"
17"
12,
1+,
1:"
1j)
1}+
1]-
0^-
10,
1-,
0q+
03/
0=6
0//
02/
01/
0(/
1o/
0I5
1K5
1{+
0.,
0]-
0\-
0P#
04"
1t$
1`$
00,
11,
1.,
1\-
0./
0$/
1&/
1_/
1z$
01,
#680000
0!
0n
0*"
#685000
1!
1n
1*"
1(-
0v-
0+"
1-"
0."
07"
08"
0z$
1g+
0*,
1o+
1t+
0|+
1=.
1d-
0B6
1<.
11/
1C.
0*/
17.
0z+
1p+
1C"
0H"
1(#
06"
0t$
1m+
1n+
0/"
17"
0t+
0`$
02,
0+,
0:"
0j)
0}+
1^-
0-,
1q+
13/
1=6
1//
12/
1./
01/
1(/
0!/
0"/
1$/
1>6
0o/
1I5
0K5
0{+
1]-
1P#
0.,
14"
0m+
0n+
1^$
10,
0\-
00/
1!/
1"/
0&/
0_/
0h+
1j+
11,
0@6
1A6
#690000
0!
0n
0*"
#695000
1!
1n
1*"
0'-
0(-
0&-
1%-
0s-
1t-
1v-
1u-
1z+
0p+
0-"
07"
0g+
1*,
0o+
1-,
0q+
1."
10"
12"
1?"
00,
1r+
1y+
06.
1\-
0}-
0A.
0B.
0C.
0]-
0d-
1B6
11/
1*/
0^-
1s+
10,
0r+
0z+
0-,
16"
0^$
1h+
0j+
1+,
1.,
1/"
11"
13"
1z$
1@"
1/,
01,
0C"
1Q#
xl$
xo$
11%
1{+
1]-
1^-
0\-
0`-
0s+
0>0
x:6
x;6
0d6
1K5
0|-
0?6
0)/
0'/
0(/
1@6
0A6
10/
0>6
1u+
11,
0{+
0.,
1`-
04"
15"
06"
1m+
1n+
0P#
0Q#
1k#
01%
1q%
xp$
0u+
0=2
1>0
0\6
1d6
1_/
0!/
0"/
1>6
0%/
1&/
xT-
05"
0z$
1u&
0j(
1{+
0+,
0q%
1s%
0<2
1=2
0[-
1%/
1k(
0h)
0u&
1j(
1v&
0s%
1s$
1w$
0v%
0X-
1i)
0g*
0Z-
1<2
1[-
1q'
1w%
0t&
0k(
1h)
0W-
0v&
0s$
0w$
1v%
1x$
1h*
0e+
1X-
0Y-
1n(
0i)
1g*
1u&
0j(
0V-
1Z-
1x%
0q'
1f+
0w%
1t&
0[-
1W-
0x$
1n)
1k(
0h)
0h*
1e+
1Y-
0U-
0n(
1v&
0u&
1j(
1V-
0X-
1l*
0x%
0f+
1i)
0g*
1[-
1q'
0n)
0k(
1h)
0W-
1U-
0v&
1h*
0e+
1X-
0l*
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#700000
0!
0n
0*"
#705000
1!
1n
1*"
1'-
0u-
0,"
0."
00"
02"
0?"
1z+
0y+
16.
0^-
1}-
1A.
1B.
1C.
1D.
0/"
01"
03"
1z$
0@"
0/,
1_"
0k#
0l$
0o$
0{+
1:6
1;6
1\6
0B5
1|-
1?6
1)/
1'/
1(/
14"
16"
0m+
0n+
1C"
0_"
1P#
01,
0p$
0_/
1B5
0K5
1!/
1"/
0>6
0&/
1T-
0z$
1{+
1+,
11,
#710000
0!
0n
0*"
#715000
1!
1n
1*"
1(-
0v-
10"
12"
1A"
0*,
1o+
1,,
0?.
1d-
09.
0A.
0B.
0z+
1p+
11"
13"
1z$
1B"
1),
0+,
0C"
1R"
0P#
0&%
1^-
1-,
1I0
1_/
0F5
1K5
08.
0L5
0)/
0'/
0{+
0]-
04"
15"
06"
1m+
1n+
0R"
1)#
xl$
xo$
1.,
x:6
x;6
065
1F5
0!/
0"/
1>6
0%/
1&/
05"
0z$
16,
1i+
0v$
1+,
01,
0e-
1%/
1w$
0v%
06,
0i+
1v$
17,
0Z-
1w%
0t&
1e-
1x$
0w$
1v%
0Y-
07,
1u&
0j(
1Z-
1x%
0w%
1t&
0[-
0x$
1k(
0h)
1Y-
1v&
0u&
1j(
0X-
0x%
1i)
0g*
1[-
1q'
0k(
1h)
0W-
0v&
1h*
0e+
1X-
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#720000
0!
0n
0*"
#725000
1!
1n
1*"
0'-
1&-
0%-
1s-
0t-
1u-
1z+
0p+
0-,
1q+
00"
02"
0A"
00,
0,,
1?.
1\-
19.
1A.
1B.
1]-
0^-
10,
1-,
0q+
01"
03"
1z$
0B"
0),
1z"
0)#
1P#
xp$
0.,
0]-
0\-
00,
xT-
0_/
165
0:5
18.
1L5
1)/
1'/
1\-
14"
16"
0m+
0n+
1C"
0z"
0l$
0o$
1&%
0+,
0I0
1:6
1;6
1:5
0K5
1!/
1"/
0>6
0&/
0z$
1{+
1.,
0p$
1T-
#730000
0!
0n
0*"
#735000
1!
1n
1*"
1'-
0(-
1v-
0u-
1,"
0z+
1p+
1+"
1."
18"
1*,
0o+
1|+
0=.
0d-
0<.
0C.
07.
1^-
0D.
1z+
0p+
0-,
1q+
0{+
0C"
1H"
0(#
1/"
17"
12,
1+,
1:"
1j)
1}+
1]-
0^-
10,
1-,
0q+
03/
0=6
0//
02/
01/
0(/
1o/
0I5
1K5
1{+
0.,
0]-
0\-
0P#
04"
1t$
1`$
00,
11,
1.,
1\-
0./
0$/
1&/
1_/
1z$
01,
#740000
0!
0n
0*"
#745000
1!
1n
1*"
1(-
0v-
0+"
1-"
0."
07"
08"
0z$
1g+
0*,
1o+
1t+
0|+
1=.
1d-
0B6
1<.
11/
1C.
0*/
17.
0z+
1p+
1C"
0H"
1(#
06"
0t$
1m+
1n+
0/"
17"
0t+
0`$
02,
0+,
0:"
0j)
0}+
1^-
0-,
1q+
13/
1=6
1//
12/
1./
01/
1(/
0!/
0"/
1$/
1>6
0o/
1I5
0K5
0{+
1]-
1P#
0.,
14"
0m+
0n+
1^$
10,
0\-
00/
1!/
1"/
0&/
0_/
0h+
1j+
11,
0@6
1A6
#750000
0!
0n
0*"
#755000
1!
1n
1*"
0'-
0(-
0&-
1%-
0s-
1t-
1v-
1u-
1z+
0p+
0-"
07"
0g+
1*,
0o+
1-,
0q+
1."
10"
12"
1?"
00,
1r+
1y+
06.
1\-
0}-
0A.
0B.
0C.
0]-
0d-
1B6
11/
1*/
0^-
1s+
10,
0r+
0z+
0-,
16"
0^$
1h+
0j+
1+,
1.,
1/"
11"
13"
1z$
1@"
1/,
01,
0C"
1Q#
xl$
xo$
11%
1{+
1]-
1^-
0\-
0`-
0s+
0>0
x:6
x;6
0d6
1K5
0|-
0?6
0)/
0'/
0(/
1@6
0A6
10/
0>6
1u+
11,
0{+
0.,
1`-
04"
15"
06"
1m+
1n+
0P#
0Q#
1k#
01%
1q%
xp$
0u+
0=2
1>0
0\6
1d6
1_/
0!/
0"/
1>6
0%/
1&/
xT-
05"
0z$
1u&
0j(
1{+
0+,
0q%
1s%
0<2
1=2
0[-
1%/
1k(
0h)
0u&
1j(
1v&
0s%
1s$
1w$
0v%
0X-
1i)
0g*
0Z-
1<2
1[-
1q'
1w%
0t&
0k(
1h)
0W-
0v&
0s$
0w$
1v%
1x$
1h*
0e+
1X-
0Y-
1n(
0i)
1g*
1u&
0j(
0V-
1Z-
1x%
0q'
1f+
0w%
1t&
0[-
1W-
0x$
1n)
1k(
0h)
0h*
1e+
1Y-
0U-
0n(
1v&
0u&
1j(
1V-
0X-
1l*
0x%
0f+
1i)
0g*
1[-
1q'
0n)
0k(
1h)
0W-
1U-
0v&
1h*
0e+
1X-
0l*
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#760000
0!
0n
0*"
#765000
1!
1n
1*"
1'-
0u-
0,"
0."
00"
02"
0?"
1z+
0y+
16.
0^-
1}-
1A.
1B.
1C.
1D.
0/"
01"
03"
1z$
0@"
0/,
1_"
0k#
0l$
0o$
0{+
1:6
1;6
1\6
0B5
1|-
1?6
1)/
1'/
1(/
14"
16"
0m+
0n+
1C"
0_"
1P#
01,
0p$
0_/
1B5
0K5
1!/
1"/
0>6
0&/
1T-
0z$
1{+
1+,
11,
#770000
0!
0n
0*"
#775000
1!
1n
1*"
1(-
0v-
10"
12"
1A"
0*,
1o+
1,,
0?.
1d-
09.
0A.
0B.
0z+
1p+
11"
13"
1z$
1B"
1),
0+,
0C"
1R"
0P#
0&%
1^-
1-,
1I0
1_/
0F5
1K5
08.
0L5
0)/
0'/
0{+
0]-
04"
15"
06"
1m+
1n+
0R"
1)#
xl$
xo$
1.,
x:6
x;6
065
1F5
0!/
0"/
1>6
0%/
1&/
05"
0z$
16,
1i+
0v$
1+,
01,
0e-
1%/
1w$
0v%
06,
0i+
1v$
17,
0Z-
1w%
0t&
1e-
1x$
0w$
1v%
0Y-
07,
1u&
0j(
1Z-
1x%
0w%
1t&
0[-
0x$
1k(
0h)
1Y-
1v&
0u&
1j(
0X-
0x%
1i)
0g*
1[-
1q'
0k(
1h)
0W-
0v&
1h*
0e+
1X-
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#780000
0!
0n
0*"
#785000
1!
1n
1*"
0'-
1&-
0%-
1s-
0t-
1u-
1z+
0p+
0-,
1q+
00"
02"
0A"
00,
0,,
1?.
1\-
19.
1A.
1B.
1]-
0^-
10,
1-,
0q+
01"
03"
1z$
0B"
0),
1z"
0)#
1P#
xp$
0.,
0]-
0\-
00,
xT-
0_/
165
0:5
18.
1L5
1)/
1'/
1\-
14"
16"
0m+
0n+
1C"
0z"
0l$
0o$
1&%
0+,
0I0
1:6
1;6
1:5
0K5
1!/
1"/
0>6
0&/
0z$
1{+
1.,
0p$
1T-
#790000
0!
0n
0*"
#795000
1!
1n
1*"
1'-
0(-
1v-
0u-
1,"
0z+
1p+
1+"
1."
18"
1*,
0o+
1|+
0=.
0d-
0<.
0C.
07.
1^-
0D.
1z+
0p+
0-,
1q+
0{+
0C"
1H"
0(#
1/"
17"
12,
1+,
1:"
1j)
1}+
1]-
0^-
10,
1-,
0q+
03/
0=6
0//
02/
01/
0(/
1o/
0I5
1K5
1{+
0.,
0]-
0\-
0P#
04"
1t$
1`$
00,
11,
1.,
1\-
0./
0$/
1&/
1_/
1z$
01,
#800000
0!
0n
0*"
#805000
1!
1n
1*"
1(-
0v-
0+"
1-"
0."
07"
08"
0z$
1g+
0*,
1o+
1t+
0|+
1=.
1d-
0B6
1<.
11/
1C.
0*/
17.
0z+
1p+
1C"
0H"
1(#
06"
0t$
1m+
1n+
0/"
17"
0t+
0`$
02,
0+,
0:"
0j)
0}+
1^-
0-,
1q+
13/
1=6
1//
12/
1./
01/
1(/
0!/
0"/
1$/
1>6
0o/
1I5
0K5
0{+
1]-
1P#
0.,
14"
0m+
0n+
1^$
10,
0\-
00/
1!/
1"/
0&/
0_/
0h+
1j+
11,
0@6
1A6
#810000
0!
0n
0*"
#815000
1!
1n
1*"
0'-
0(-
0&-
1%-
0s-
1t-
1v-
1u-
1z+
0p+
0-"
07"
0g+
1*,
0o+
1-,
0q+
1."
10"
12"
1?"
00,
1r+
1y+
06.
1\-
0}-
0A.
0B.
0C.
0]-
0d-
1B6
11/
1*/
0^-
1s+
10,
0r+
0z+
0-,
16"
0^$
1h+
0j+
1+,
1.,
1/"
11"
13"
1z$
1@"
1/,
01,
0C"
1Q#
xl$
xo$
11%
1{+
1]-
1^-
0\-
0`-
0s+
0>0
x:6
x;6
0d6
1K5
0|-
0?6
0)/
0'/
0(/
1@6
0A6
10/
0>6
1u+
11,
0{+
0.,
1`-
04"
15"
06"
1m+
1n+
0P#
0Q#
1k#
01%
1q%
xp$
0u+
0=2
1>0
0\6
1d6
1_/
0!/
0"/
1>6
0%/
1&/
xT-
05"
0z$
1u&
0j(
1{+
0+,
0q%
1s%
0<2
1=2
0[-
1%/
1k(
0h)
0u&
1j(
1v&
0s%
1s$
1w$
0v%
0X-
1i)
0g*
0Z-
1<2
1[-
1q'
1w%
0t&
0k(
1h)
0W-
0v&
0s$
0w$
1v%
1x$
1h*
0e+
1X-
0Y-
1n(
0i)
1g*
1u&
0j(
0V-
1Z-
1x%
0q'
1f+
0w%
1t&
0[-
1W-
0x$
1n)
1k(
0h)
0h*
1e+
1Y-
0U-
0n(
1v&
0u&
1j(
1V-
0X-
1l*
0x%
0f+
1i)
0g*
1[-
1q'
0n)
0k(
1h)
0W-
1U-
0v&
1h*
0e+
1X-
0l*
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#820000
0!
0n
0*"
#825000
1!
1n
1*"
1'-
0u-
0,"
0."
00"
02"
0?"
1z+
0y+
16.
0^-
1}-
1A.
1B.
1C.
1D.
0/"
01"
03"
1z$
0@"
0/,
1_"
0k#
0l$
0o$
0{+
1:6
1;6
1\6
0B5
1|-
1?6
1)/
1'/
1(/
14"
16"
0m+
0n+
1C"
0_"
1P#
01,
0p$
0_/
1B5
0K5
1!/
1"/
0>6
0&/
1T-
0z$
1{+
1+,
11,
#830000
0!
0n
0*"
#835000
1!
1n
1*"
1(-
0v-
10"
12"
1A"
0*,
1o+
1,,
0?.
1d-
09.
0A.
0B.
0z+
1p+
11"
13"
1z$
1B"
1),
0+,
0C"
1R"
0P#
0&%
1^-
1-,
1I0
1_/
0F5
1K5
08.
0L5
0)/
0'/
0{+
0]-
04"
15"
06"
1m+
1n+
0R"
1)#
xl$
xo$
1.,
x:6
x;6
065
1F5
0!/
0"/
1>6
0%/
1&/
05"
0z$
16,
1i+
0v$
1+,
01,
0e-
1%/
1w$
0v%
06,
0i+
1v$
17,
0Z-
1w%
0t&
1e-
1x$
0w$
1v%
0Y-
07,
1u&
0j(
1Z-
1x%
0w%
1t&
0[-
0x$
1k(
0h)
1Y-
1v&
0u&
1j(
0X-
0x%
1i)
0g*
1[-
1q'
0k(
1h)
0W-
0v&
1h*
0e+
1X-
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#840000
0!
0n
0*"
#845000
1!
1n
1*"
0'-
1&-
0%-
1s-
0t-
1u-
1z+
0p+
0-,
1q+
00"
02"
0A"
00,
0,,
1?.
1\-
19.
1A.
1B.
1]-
0^-
10,
1-,
0q+
01"
03"
1z$
0B"
0),
1z"
0)#
1P#
xp$
0.,
0]-
0\-
00,
xT-
0_/
165
0:5
18.
1L5
1)/
1'/
1\-
14"
16"
0m+
0n+
1C"
0z"
0l$
0o$
1&%
0+,
0I0
1:6
1;6
1:5
0K5
1!/
1"/
0>6
0&/
0z$
1{+
1.,
0p$
1T-
#850000
0!
0n
0*"
#855000
1!
1n
1*"
1'-
0(-
1v-
0u-
1,"
0z+
1p+
1+"
1."
18"
1*,
0o+
1|+
0=.
0d-
0<.
0C.
07.
1^-
0D.
1z+
0p+
0-,
1q+
0{+
0C"
1H"
0(#
1/"
17"
12,
1+,
1:"
1j)
1}+
1]-
0^-
10,
1-,
0q+
03/
0=6
0//
02/
01/
0(/
1o/
0I5
1K5
1{+
0.,
0]-
0\-
0P#
04"
1t$
1`$
00,
11,
1.,
1\-
0./
0$/
1&/
1_/
1z$
01,
#860000
0!
0n
0*"
#865000
1!
1n
1*"
1(-
0v-
0+"
1-"
0."
07"
08"
0z$
1g+
0*,
1o+
1t+
0|+
1=.
1d-
0B6
1<.
11/
1C.
0*/
17.
0z+
1p+
1C"
0H"
1(#
06"
0t$
1m+
1n+
0/"
17"
0t+
0`$
02,
0+,
0:"
0j)
0}+
1^-
0-,
1q+
13/
1=6
1//
12/
1./
01/
1(/
0!/
0"/
1$/
1>6
0o/
1I5
0K5
0{+
1]-
1P#
0.,
14"
0m+
0n+
1^$
10,
0\-
00/
1!/
1"/
0&/
0_/
0h+
1j+
11,
0@6
1A6
#870000
0!
0n
0*"
#875000
1!
1n
1*"
0'-
0(-
0&-
1%-
0s-
1t-
1v-
1u-
1z+
0p+
0-"
07"
0g+
1*,
0o+
1-,
0q+
1."
10"
12"
1?"
00,
1r+
1y+
06.
1\-
0}-
0A.
0B.
0C.
0]-
0d-
1B6
11/
1*/
0^-
1s+
10,
0r+
0z+
0-,
16"
0^$
1h+
0j+
1+,
1.,
1/"
11"
13"
1z$
1@"
1/,
01,
0C"
1Q#
xl$
xo$
11%
1{+
1]-
1^-
0\-
0`-
0s+
0>0
x:6
x;6
0d6
1K5
0|-
0?6
0)/
0'/
0(/
1@6
0A6
10/
0>6
1u+
11,
0{+
0.,
1`-
04"
15"
06"
1m+
1n+
0P#
0Q#
1k#
01%
1q%
xp$
0u+
0=2
1>0
0\6
1d6
1_/
0!/
0"/
1>6
0%/
1&/
xT-
05"
0z$
1u&
0j(
1{+
0+,
0q%
1s%
0<2
1=2
0[-
1%/
1k(
0h)
0u&
1j(
1v&
0s%
1s$
1w$
0v%
0X-
1i)
0g*
0Z-
1<2
1[-
1q'
1w%
0t&
0k(
1h)
0W-
0v&
0s$
0w$
1v%
1x$
1h*
0e+
1X-
0Y-
1n(
0i)
1g*
1u&
0j(
0V-
1Z-
1x%
0q'
1f+
0w%
1t&
0[-
1W-
0x$
1n)
1k(
0h)
0h*
1e+
1Y-
0U-
0n(
1v&
0u&
1j(
1V-
0X-
1l*
0x%
0f+
1i)
0g*
1[-
1q'
0n)
0k(
1h)
0W-
1U-
0v&
1h*
0e+
1X-
0l*
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#880000
0!
0n
0*"
#885000
1!
1n
1*"
1'-
0u-
0,"
0."
00"
02"
0?"
1z+
0y+
16.
0^-
1}-
1A.
1B.
1C.
1D.
0/"
01"
03"
1z$
0@"
0/,
1_"
0k#
0l$
0o$
0{+
1:6
1;6
1\6
0B5
1|-
1?6
1)/
1'/
1(/
14"
16"
0m+
0n+
1C"
0_"
1P#
01,
0p$
0_/
1B5
0K5
1!/
1"/
0>6
0&/
1T-
0z$
1{+
1+,
11,
#890000
0!
0n
0*"
#895000
1!
1n
1*"
1(-
0v-
10"
12"
1A"
0*,
1o+
1,,
0?.
1d-
09.
0A.
0B.
0z+
1p+
11"
13"
1z$
1B"
1),
0+,
0C"
1R"
0P#
0&%
1^-
1-,
1I0
1_/
0F5
1K5
08.
0L5
0)/
0'/
0{+
0]-
04"
15"
06"
1m+
1n+
0R"
1)#
xl$
xo$
1.,
x:6
x;6
065
1F5
0!/
0"/
1>6
0%/
1&/
05"
0z$
16,
1i+
0v$
1+,
01,
0e-
1%/
1w$
0v%
06,
0i+
1v$
17,
0Z-
1w%
0t&
1e-
1x$
0w$
1v%
0Y-
07,
1u&
0j(
1Z-
1x%
0w%
1t&
0[-
0x$
1k(
0h)
1Y-
1v&
0u&
1j(
0X-
0x%
1i)
0g*
1[-
1q'
0k(
1h)
0W-
0v&
1h*
0e+
1X-
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#900000
0!
0n
0*"
#905000
1!
1n
1*"
0'-
1&-
0%-
1s-
0t-
1u-
1z+
0p+
0-,
1q+
00"
02"
0A"
00,
0,,
1?.
1\-
19.
1A.
1B.
1]-
0^-
10,
1-,
0q+
01"
03"
1z$
0B"
0),
1z"
0)#
1P#
xp$
0.,
0]-
0\-
00,
xT-
0_/
165
0:5
18.
1L5
1)/
1'/
1\-
14"
16"
0m+
0n+
1C"
0z"
0l$
0o$
1&%
0+,
0I0
1:6
1;6
1:5
0K5
1!/
1"/
0>6
0&/
0z$
1{+
1.,
0p$
1T-
#910000
0!
0n
0*"
#915000
1!
1n
1*"
1'-
0(-
1v-
0u-
1,"
0z+
1p+
1+"
1."
18"
1*,
0o+
1|+
0=.
0d-
0<.
0C.
07.
1^-
0D.
1z+
0p+
0-,
1q+
0{+
0C"
1H"
0(#
1/"
17"
12,
1+,
1:"
1j)
1}+
1]-
0^-
10,
1-,
0q+
03/
0=6
0//
02/
01/
0(/
1o/
0I5
1K5
1{+
0.,
0]-
0\-
0P#
04"
1t$
1`$
00,
11,
1.,
1\-
0./
0$/
1&/
1_/
1z$
01,
#920000
0!
0n
0*"
#925000
1!
1n
1*"
1(-
0v-
0+"
1-"
0."
07"
08"
0z$
1g+
0*,
1o+
1t+
0|+
1=.
1d-
0B6
1<.
11/
1C.
0*/
17.
0z+
1p+
1C"
0H"
1(#
06"
0t$
1m+
1n+
0/"
17"
0t+
0`$
02,
0+,
0:"
0j)
0}+
1^-
0-,
1q+
13/
1=6
1//
12/
1./
01/
1(/
0!/
0"/
1$/
1>6
0o/
1I5
0K5
0{+
1]-
1P#
0.,
14"
0m+
0n+
1^$
10,
0\-
00/
1!/
1"/
0&/
0_/
0h+
1j+
11,
0@6
1A6
#930000
0!
0n
0*"
#935000
1!
1n
1*"
0'-
0(-
0&-
1%-
0s-
1t-
1v-
1u-
1z+
0p+
0-"
07"
0g+
1*,
0o+
1-,
0q+
1."
10"
12"
1?"
00,
1r+
1y+
06.
1\-
0}-
0A.
0B.
0C.
0]-
0d-
1B6
11/
1*/
0^-
1s+
10,
0r+
0z+
0-,
16"
0^$
1h+
0j+
1+,
1.,
1/"
11"
13"
1z$
1@"
1/,
01,
0C"
1Q#
xl$
xo$
11%
1{+
1]-
1^-
0\-
0`-
0s+
0>0
x:6
x;6
0d6
1K5
0|-
0?6
0)/
0'/
0(/
1@6
0A6
10/
0>6
1u+
11,
0{+
0.,
1`-
04"
15"
06"
1m+
1n+
0P#
0Q#
1k#
01%
1q%
xp$
0u+
0=2
1>0
0\6
1d6
1_/
0!/
0"/
1>6
0%/
1&/
xT-
05"
0z$
1u&
0j(
1{+
0+,
0q%
1s%
0<2
1=2
0[-
1%/
1k(
0h)
0u&
1j(
1v&
0s%
1s$
1w$
0v%
0X-
1i)
0g*
0Z-
1<2
1[-
1q'
1w%
0t&
0k(
1h)
0W-
0v&
0s$
0w$
1v%
1x$
1h*
0e+
1X-
0Y-
1n(
0i)
1g*
1u&
0j(
0V-
1Z-
1x%
0q'
1f+
0w%
1t&
0[-
1W-
0x$
1n)
1k(
0h)
0h*
1e+
1Y-
0U-
0n(
1v&
0u&
1j(
1V-
0X-
1l*
0x%
0f+
1i)
0g*
1[-
1q'
0n)
0k(
1h)
0W-
1U-
0v&
1h*
0e+
1X-
0l*
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#940000
0!
0n
0*"
#945000
1!
1n
1*"
1'-
0u-
0,"
0."
00"
02"
0?"
1z+
0y+
16.
0^-
1}-
1A.
1B.
1C.
1D.
0/"
01"
03"
1z$
0@"
0/,
1_"
0k#
0l$
0o$
0{+
1:6
1;6
1\6
0B5
1|-
1?6
1)/
1'/
1(/
14"
16"
0m+
0n+
1C"
0_"
1P#
01,
0p$
0_/
1B5
0K5
1!/
1"/
0>6
0&/
1T-
0z$
1{+
1+,
11,
#950000
0!
0n
0*"
#955000
1!
1n
1*"
1(-
0v-
10"
12"
1A"
0*,
1o+
1,,
0?.
1d-
09.
0A.
0B.
0z+
1p+
11"
13"
1z$
1B"
1),
0+,
0C"
1R"
0P#
0&%
1^-
1-,
1I0
1_/
0F5
1K5
08.
0L5
0)/
0'/
0{+
0]-
04"
15"
06"
1m+
1n+
0R"
1)#
xl$
xo$
1.,
x:6
x;6
065
1F5
0!/
0"/
1>6
0%/
1&/
05"
0z$
16,
1i+
0v$
1+,
01,
0e-
1%/
1w$
0v%
06,
0i+
1v$
17,
0Z-
1w%
0t&
1e-
1x$
0w$
1v%
0Y-
07,
1u&
0j(
1Z-
1x%
0w%
1t&
0[-
0x$
1k(
0h)
1Y-
1v&
0u&
1j(
0X-
0x%
1i)
0g*
1[-
1q'
0k(
1h)
0W-
0v&
1h*
0e+
1X-
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#960000
0!
0n
0*"
#965000
1!
1n
1*"
0'-
1&-
0%-
1s-
0t-
1u-
1z+
0p+
0-,
1q+
00"
02"
0A"
00,
0,,
1?.
1\-
19.
1A.
1B.
1]-
0^-
10,
1-,
0q+
01"
03"
1z$
0B"
0),
1z"
0)#
1P#
xp$
0.,
0]-
0\-
00,
xT-
0_/
165
0:5
18.
1L5
1)/
1'/
1\-
14"
16"
0m+
0n+
1C"
0z"
0l$
0o$
1&%
0+,
0I0
1:6
1;6
1:5
0K5
1!/
1"/
0>6
0&/
0z$
1{+
1.,
0p$
1T-
#970000
0!
0n
0*"
#975000
1!
1n
1*"
1'-
0(-
1v-
0u-
1,"
0z+
1p+
1+"
1."
18"
1*,
0o+
1|+
0=.
0d-
0<.
0C.
07.
1^-
0D.
1z+
0p+
0-,
1q+
0{+
0C"
1H"
0(#
1/"
17"
12,
1+,
1:"
1j)
1}+
1]-
0^-
10,
1-,
0q+
03/
0=6
0//
02/
01/
0(/
1o/
0I5
1K5
1{+
0.,
0]-
0\-
0P#
04"
1t$
1`$
00,
11,
1.,
1\-
0./
0$/
1&/
1_/
1z$
01,
#980000
0!
0n
0*"
#985000
1!
1n
1*"
1(-
0v-
0+"
1-"
0."
07"
08"
0z$
1g+
0*,
1o+
1t+
0|+
1=.
1d-
0B6
1<.
11/
1C.
0*/
17.
0z+
1p+
1C"
0H"
1(#
06"
0t$
1m+
1n+
0/"
17"
0t+
0`$
02,
0+,
0:"
0j)
0}+
1^-
0-,
1q+
13/
1=6
1//
12/
1./
01/
1(/
0!/
0"/
1$/
1>6
0o/
1I5
0K5
0{+
1]-
1P#
0.,
14"
0m+
0n+
1^$
10,
0\-
00/
1!/
1"/
0&/
0_/
0h+
1j+
11,
0@6
1A6
#990000
0!
0n
0*"
#995000
1!
1n
1*"
0'-
0(-
0&-
1%-
0s-
1t-
1v-
1u-
1z+
0p+
0-"
07"
0g+
1*,
0o+
1-,
0q+
1."
10"
12"
1?"
00,
1r+
1y+
06.
1\-
0}-
0A.
0B.
0C.
0]-
0d-
1B6
11/
1*/
0^-
1s+
10,
0r+
0z+
0-,
16"
0^$
1h+
0j+
1+,
1.,
1/"
11"
13"
1z$
1@"
1/,
01,
0C"
1Q#
xl$
xo$
11%
1{+
1]-
1^-
0\-
0`-
0s+
0>0
x:6
x;6
0d6
1K5
0|-
0?6
0)/
0'/
0(/
1@6
0A6
10/
0>6
1u+
11,
0{+
0.,
1`-
04"
15"
06"
1m+
1n+
0P#
0Q#
1k#
01%
1q%
xp$
0u+
0=2
1>0
0\6
1d6
1_/
0!/
0"/
1>6
0%/
1&/
xT-
05"
0z$
1u&
0j(
1{+
0+,
0q%
1s%
0<2
1=2
0[-
1%/
1k(
0h)
0u&
1j(
1v&
0s%
1s$
1w$
0v%
0X-
1i)
0g*
0Z-
1<2
1[-
1q'
1w%
0t&
0k(
1h)
0W-
0v&
0s$
0w$
1v%
1x$
1h*
0e+
1X-
0Y-
1n(
0i)
1g*
1u&
0j(
0V-
1Z-
1x%
0q'
1f+
0w%
1t&
0[-
1W-
0x$
1n)
1k(
0h)
0h*
1e+
1Y-
0U-
0n(
1v&
0u&
1j(
1V-
0X-
1l*
0x%
0f+
1i)
0g*
1[-
1q'
0n)
0k(
1h)
0W-
1U-
0v&
1h*
0e+
1X-
0l*
1n(
0i)
1g*
0V-
0q'
1f+
1W-
1n)
0h*
1e+
0U-
0n(
1V-
1l*
0f+
0n)
1U-
0l*
#1000000
