{"Source Block": ["hdl/library/axi_fifo2s/axi_fifo2s_dma.v@139:167@HdlStmProcess", "  assign axi_addr_diff_s = {1'b1, axi_waddr_s} - axi_raddr_rel;\n  assign axi_raddr_rel_t_s = axi_raddr_rel_t_m[2] ^ axi_raddr_rel_t_m[1];\n  assign axi_waddr_s = (DMA_MEM_RATIO == 2) ? {axi_waddr, 1'd0} :\n    ((DMA_MEM_RATIO == 4) ? {axi_waddr, 2'd0} : {axi_waddr, 3'd0});\n\n  always @(posedge axi_clk) begin\n    if (axi_drst == 1'b1) begin\n      axi_raddr_rel_t_m <= 'd0;\n      axi_raddr_rel <= 'd0;\n      axi_addr_diff <= 'd0;\n      axi_dready <= 'd0;\n    end else begin\n      axi_raddr_rel_t_m <= {axi_raddr_rel_t_m[1:0], dma_raddr_rel_t};\n      if (axi_raddr_rel_t_s == 1'b1) begin\n        axi_raddr_rel <= dma_raddr_rel;\n      end\n      axi_addr_diff <= axi_addr_diff_s;\n      if (axi_addr_diff >= 180) begin\n        axi_dready <= 1'b0;\n      end else if (axi_addr_diff <= 8) begin\n        axi_dready <= 1'b1;\n      end\n    end\n  end\n\n  // read interface\n\n  assign dma_waddr_rel_t_s = dma_waddr_rel_t_m[2] ^ dma_waddr_rel_t_m[1];\n  assign dma_waddr_rel_s = (DMA_MEM_RATIO == 2) ? {dma_waddr_rel, 1'd0} :\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[155, "      axi_addr_diff <= axi_addr_diff_s;\n"]], "Add": [[155, "      axi_addr_diff <= axi_addr_diff_s[DMA_ADDR_WIDTH-1:0];\n"]]}}