// Seed: 2259205013
module module_0 ();
  always begin : LABEL_0
    begin : LABEL_0$display
      ;
    end
    id_1 <= -1 == -1;
  end
  uwire id_2 = id_2 - -1;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always #1 id_9[!1] <= 1;
  integer id_11 = id_5, id_12;
  assign id_2 = 1;
  module_0 modCall_1 ();
  wire id_13;
  wire id_14 = 1'b0;
endmodule
