============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 07 2019  08:45:25 pm
  Module:                 mtm_Alu
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

	Timing
	------
          Endpoint           Slack Cost Group   Mode  
------------------------------------------------------
u_mtm_Alu_core/CTL_reg[0]/D   1171        clk   WC_av 
	Area
	----

Instance Module Domain   Cells  Cell Area  Net Area   Total Area 
-----------------------------------------------------------------
mtm_Alu         WC_tc     2369      67069     30348        97417 

	Design Rule Check
	-----------------
        Initializing DRC engine.

Max_transition design rule: no violations.

Max_capacitance design rule (violation total = 6.9)
Worst violator:
Pin                                   Load (ff)           Max     Violation
-----------------------------------------------------------------------------
u_mtm_Alu_serializer/g4293/AUS             84.0          77.6           6.4

Max_fanout design rule (violation total = 16.000)
Worst violator:
Pin                             Fanout           Max     Violation
--------------------------------------------------------------------
rst_n (Primary Input)           16.000         1.000        15.000



