#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1390cb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x135e320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1365a90 .functor NOT 1, L_0x13bcfb0, C4<0>, C4<0>, C4<0>;
L_0x13bcd90 .functor XOR 2, L_0x13bcc30, L_0x13bccf0, C4<00>, C4<00>;
L_0x13bcea0 .functor XOR 2, L_0x13bcd90, L_0x13bce00, C4<00>, C4<00>;
v0x13b93b0_0 .net *"_ivl_10", 1 0, L_0x13bce00;  1 drivers
v0x13b94b0_0 .net *"_ivl_12", 1 0, L_0x13bcea0;  1 drivers
v0x13b9590_0 .net *"_ivl_2", 1 0, L_0x13bcb70;  1 drivers
v0x13b9650_0 .net *"_ivl_4", 1 0, L_0x13bcc30;  1 drivers
v0x13b9730_0 .net *"_ivl_6", 1 0, L_0x13bccf0;  1 drivers
v0x13b9860_0 .net *"_ivl_8", 1 0, L_0x13bcd90;  1 drivers
v0x13b9940_0 .net "a", 0 0, v0x13b7050_0;  1 drivers
v0x13b99e0_0 .net "b", 0 0, v0x13b70f0_0;  1 drivers
v0x13b9a80_0 .net "c", 0 0, v0x13b7190_0;  1 drivers
v0x13b9b20_0 .var "clk", 0 0;
v0x13b9bc0_0 .net "d", 0 0, v0x13b72d0_0;  1 drivers
v0x13b9c60_0 .net "out_pos_dut", 0 0, L_0x13bc9e0;  1 drivers
v0x13b9d00_0 .net "out_pos_ref", 0 0, L_0x13bb340;  1 drivers
v0x13b9da0_0 .net "out_sop_dut", 0 0, L_0x13bbbb0;  1 drivers
v0x13b9e40_0 .net "out_sop_ref", 0 0, L_0x13921c0;  1 drivers
v0x13b9ee0_0 .var/2u "stats1", 223 0;
v0x13b9f80_0 .var/2u "strobe", 0 0;
v0x13ba130_0 .net "tb_match", 0 0, L_0x13bcfb0;  1 drivers
v0x13ba200_0 .net "tb_mismatch", 0 0, L_0x1365a90;  1 drivers
v0x13ba2a0_0 .net "wavedrom_enable", 0 0, v0x13b75a0_0;  1 drivers
v0x13ba370_0 .net "wavedrom_title", 511 0, v0x13b7640_0;  1 drivers
L_0x13bcb70 .concat [ 1 1 0 0], L_0x13bb340, L_0x13921c0;
L_0x13bcc30 .concat [ 1 1 0 0], L_0x13bb340, L_0x13921c0;
L_0x13bccf0 .concat [ 1 1 0 0], L_0x13bc9e0, L_0x13bbbb0;
L_0x13bce00 .concat [ 1 1 0 0], L_0x13bb340, L_0x13921c0;
L_0x13bcfb0 .cmp/eeq 2, L_0x13bcb70, L_0x13bcea0;
S_0x13627c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x135e320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1365e70 .functor AND 1, v0x13b7190_0, v0x13b72d0_0, C4<1>, C4<1>;
L_0x1366250 .functor NOT 1, v0x13b7050_0, C4<0>, C4<0>, C4<0>;
L_0x1366630 .functor NOT 1, v0x13b70f0_0, C4<0>, C4<0>, C4<0>;
L_0x13668b0 .functor AND 1, L_0x1366250, L_0x1366630, C4<1>, C4<1>;
L_0x137db90 .functor AND 1, L_0x13668b0, v0x13b7190_0, C4<1>, C4<1>;
L_0x13921c0 .functor OR 1, L_0x1365e70, L_0x137db90, C4<0>, C4<0>;
L_0x13ba7c0 .functor NOT 1, v0x13b70f0_0, C4<0>, C4<0>, C4<0>;
L_0x13ba830 .functor OR 1, L_0x13ba7c0, v0x13b72d0_0, C4<0>, C4<0>;
L_0x13ba940 .functor AND 1, v0x13b7190_0, L_0x13ba830, C4<1>, C4<1>;
L_0x13baa00 .functor NOT 1, v0x13b7050_0, C4<0>, C4<0>, C4<0>;
L_0x13baad0 .functor OR 1, L_0x13baa00, v0x13b70f0_0, C4<0>, C4<0>;
L_0x13bab40 .functor AND 1, L_0x13ba940, L_0x13baad0, C4<1>, C4<1>;
L_0x13bacc0 .functor NOT 1, v0x13b70f0_0, C4<0>, C4<0>, C4<0>;
L_0x13bad30 .functor OR 1, L_0x13bacc0, v0x13b72d0_0, C4<0>, C4<0>;
L_0x13bac50 .functor AND 1, v0x13b7190_0, L_0x13bad30, C4<1>, C4<1>;
L_0x13baec0 .functor NOT 1, v0x13b7050_0, C4<0>, C4<0>, C4<0>;
L_0x13bafc0 .functor OR 1, L_0x13baec0, v0x13b72d0_0, C4<0>, C4<0>;
L_0x13bb080 .functor AND 1, L_0x13bac50, L_0x13bafc0, C4<1>, C4<1>;
L_0x13bb230 .functor XNOR 1, L_0x13bab40, L_0x13bb080, C4<0>, C4<0>;
v0x13653c0_0 .net *"_ivl_0", 0 0, L_0x1365e70;  1 drivers
v0x13657c0_0 .net *"_ivl_12", 0 0, L_0x13ba7c0;  1 drivers
v0x1365ba0_0 .net *"_ivl_14", 0 0, L_0x13ba830;  1 drivers
v0x1365f80_0 .net *"_ivl_16", 0 0, L_0x13ba940;  1 drivers
v0x1366360_0 .net *"_ivl_18", 0 0, L_0x13baa00;  1 drivers
v0x1366740_0 .net *"_ivl_2", 0 0, L_0x1366250;  1 drivers
v0x13669c0_0 .net *"_ivl_20", 0 0, L_0x13baad0;  1 drivers
v0x13b55c0_0 .net *"_ivl_24", 0 0, L_0x13bacc0;  1 drivers
v0x13b56a0_0 .net *"_ivl_26", 0 0, L_0x13bad30;  1 drivers
v0x13b5780_0 .net *"_ivl_28", 0 0, L_0x13bac50;  1 drivers
v0x13b5860_0 .net *"_ivl_30", 0 0, L_0x13baec0;  1 drivers
v0x13b5940_0 .net *"_ivl_32", 0 0, L_0x13bafc0;  1 drivers
v0x13b5a20_0 .net *"_ivl_36", 0 0, L_0x13bb230;  1 drivers
L_0x7f6447964018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13b5ae0_0 .net *"_ivl_38", 0 0, L_0x7f6447964018;  1 drivers
v0x13b5bc0_0 .net *"_ivl_4", 0 0, L_0x1366630;  1 drivers
v0x13b5ca0_0 .net *"_ivl_6", 0 0, L_0x13668b0;  1 drivers
v0x13b5d80_0 .net *"_ivl_8", 0 0, L_0x137db90;  1 drivers
v0x13b5e60_0 .net "a", 0 0, v0x13b7050_0;  alias, 1 drivers
v0x13b5f20_0 .net "b", 0 0, v0x13b70f0_0;  alias, 1 drivers
v0x13b5fe0_0 .net "c", 0 0, v0x13b7190_0;  alias, 1 drivers
v0x13b60a0_0 .net "d", 0 0, v0x13b72d0_0;  alias, 1 drivers
v0x13b6160_0 .net "out_pos", 0 0, L_0x13bb340;  alias, 1 drivers
v0x13b6220_0 .net "out_sop", 0 0, L_0x13921c0;  alias, 1 drivers
v0x13b62e0_0 .net "pos0", 0 0, L_0x13bab40;  1 drivers
v0x13b63a0_0 .net "pos1", 0 0, L_0x13bb080;  1 drivers
L_0x13bb340 .functor MUXZ 1, L_0x7f6447964018, L_0x13bab40, L_0x13bb230, C4<>;
S_0x13b6520 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x135e320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x13b7050_0 .var "a", 0 0;
v0x13b70f0_0 .var "b", 0 0;
v0x13b7190_0 .var "c", 0 0;
v0x13b7230_0 .net "clk", 0 0, v0x13b9b20_0;  1 drivers
v0x13b72d0_0 .var "d", 0 0;
v0x13b73c0_0 .var/2u "fail", 0 0;
v0x13b7460_0 .var/2u "fail1", 0 0;
v0x13b7500_0 .net "tb_match", 0 0, L_0x13bcfb0;  alias, 1 drivers
v0x13b75a0_0 .var "wavedrom_enable", 0 0;
v0x13b7640_0 .var "wavedrom_title", 511 0;
E_0x1371550/0 .event negedge, v0x13b7230_0;
E_0x1371550/1 .event posedge, v0x13b7230_0;
E_0x1371550 .event/or E_0x1371550/0, E_0x1371550/1;
S_0x13b6850 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x13b6520;
 .timescale -12 -12;
v0x13b6a90_0 .var/2s "i", 31 0;
E_0x13713f0 .event posedge, v0x13b7230_0;
S_0x13b6b90 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x13b6520;
 .timescale -12 -12;
v0x13b6d90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13b6e70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x13b6520;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13b7820 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x135e320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13bb4f0 .functor AND 1, v0x13b7190_0, v0x13b72d0_0, C4<1>, C4<1>;
L_0x13bb7a0 .functor NOT 1, v0x13b7050_0, C4<0>, C4<0>, C4<0>;
L_0x13bb830 .functor NOT 1, v0x13b70f0_0, C4<0>, C4<0>, C4<0>;
L_0x13bb9b0 .functor AND 1, L_0x13bb7a0, L_0x13bb830, C4<1>, C4<1>;
L_0x13bbaf0 .functor AND 1, L_0x13bb9b0, v0x13b7190_0, C4<1>, C4<1>;
L_0x13bbbb0 .functor OR 1, L_0x13bb4f0, L_0x13bbaf0, C4<0>, C4<0>;
L_0x13bbd50 .functor NOT 1, v0x13b70f0_0, C4<0>, C4<0>, C4<0>;
L_0x13bbdc0 .functor OR 1, L_0x13bbd50, v0x13b72d0_0, C4<0>, C4<0>;
L_0x13bbed0 .functor AND 1, v0x13b7190_0, L_0x13bbdc0, C4<1>, C4<1>;
L_0x13bbf90 .functor NOT 1, v0x13b7050_0, C4<0>, C4<0>, C4<0>;
L_0x13bc170 .functor OR 1, L_0x13bbf90, v0x13b70f0_0, C4<0>, C4<0>;
L_0x13bc1e0 .functor AND 1, L_0x13bbed0, L_0x13bc170, C4<1>, C4<1>;
L_0x13bc360 .functor NOT 1, v0x13b7050_0, C4<0>, C4<0>, C4<0>;
L_0x13bc3d0 .functor OR 1, L_0x13bc360, v0x13b72d0_0, C4<0>, C4<0>;
L_0x13bc2f0 .functor AND 1, v0x13b7190_0, L_0x13bc3d0, C4<1>, C4<1>;
L_0x13bc560 .functor NOT 1, v0x13b70f0_0, C4<0>, C4<0>, C4<0>;
L_0x13bc660 .functor OR 1, L_0x13bc560, v0x13b72d0_0, C4<0>, C4<0>;
L_0x13bc720 .functor AND 1, L_0x13bc2f0, L_0x13bc660, C4<1>, C4<1>;
L_0x13bc8d0 .functor XNOR 1, L_0x13bc1e0, L_0x13bc720, C4<0>, C4<0>;
v0x13b79e0_0 .net *"_ivl_12", 0 0, L_0x13bbd50;  1 drivers
v0x13b7ac0_0 .net *"_ivl_14", 0 0, L_0x13bbdc0;  1 drivers
v0x13b7ba0_0 .net *"_ivl_16", 0 0, L_0x13bbed0;  1 drivers
v0x13b7c90_0 .net *"_ivl_18", 0 0, L_0x13bbf90;  1 drivers
v0x13b7d70_0 .net *"_ivl_2", 0 0, L_0x13bb7a0;  1 drivers
v0x13b7ea0_0 .net *"_ivl_20", 0 0, L_0x13bc170;  1 drivers
v0x13b7f80_0 .net *"_ivl_24", 0 0, L_0x13bc360;  1 drivers
v0x13b8060_0 .net *"_ivl_26", 0 0, L_0x13bc3d0;  1 drivers
v0x13b8140_0 .net *"_ivl_28", 0 0, L_0x13bc2f0;  1 drivers
v0x13b82b0_0 .net *"_ivl_30", 0 0, L_0x13bc560;  1 drivers
v0x13b8390_0 .net *"_ivl_32", 0 0, L_0x13bc660;  1 drivers
v0x13b8470_0 .net *"_ivl_36", 0 0, L_0x13bc8d0;  1 drivers
L_0x7f6447964060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13b8530_0 .net *"_ivl_38", 0 0, L_0x7f6447964060;  1 drivers
v0x13b8610_0 .net *"_ivl_4", 0 0, L_0x13bb830;  1 drivers
v0x13b86f0_0 .net *"_ivl_6", 0 0, L_0x13bb9b0;  1 drivers
v0x13b87d0_0 .net "a", 0 0, v0x13b7050_0;  alias, 1 drivers
v0x13b8870_0 .net "b", 0 0, v0x13b70f0_0;  alias, 1 drivers
v0x13b8a70_0 .net "c", 0 0, v0x13b7190_0;  alias, 1 drivers
v0x13b8b60_0 .net "d", 0 0, v0x13b72d0_0;  alias, 1 drivers
v0x13b8c50_0 .net "out_pos", 0 0, L_0x13bc9e0;  alias, 1 drivers
v0x13b8d10_0 .net "out_sop", 0 0, L_0x13bbbb0;  alias, 1 drivers
v0x13b8dd0_0 .net "pos0", 0 0, L_0x13bc1e0;  1 drivers
v0x13b8e90_0 .net "pos1", 0 0, L_0x13bc720;  1 drivers
v0x13b8f50_0 .net "sop_term1", 0 0, L_0x13bb4f0;  1 drivers
v0x13b9010_0 .net "sop_term2", 0 0, L_0x13bbaf0;  1 drivers
L_0x13bc9e0 .functor MUXZ 1, L_0x7f6447964060, L_0x13bc1e0, L_0x13bc8d0, C4<>;
S_0x13b9190 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x135e320;
 .timescale -12 -12;
E_0x135a9f0 .event anyedge, v0x13b9f80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13b9f80_0;
    %nor/r;
    %assign/vec4 v0x13b9f80_0, 0;
    %wait E_0x135a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13b6520;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b73c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b7460_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x13b6520;
T_4 ;
    %wait E_0x1371550;
    %load/vec4 v0x13b7500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b73c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13b6520;
T_5 ;
    %wait E_0x13713f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13b72d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b7190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b70f0_0, 0;
    %assign/vec4 v0x13b7050_0, 0;
    %wait E_0x13713f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13b72d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b7190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b70f0_0, 0;
    %assign/vec4 v0x13b7050_0, 0;
    %wait E_0x13713f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13b72d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b7190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b70f0_0, 0;
    %assign/vec4 v0x13b7050_0, 0;
    %wait E_0x13713f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13b72d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b7190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b70f0_0, 0;
    %assign/vec4 v0x13b7050_0, 0;
    %wait E_0x13713f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13b72d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b7190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b70f0_0, 0;
    %assign/vec4 v0x13b7050_0, 0;
    %wait E_0x13713f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13b72d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b7190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b70f0_0, 0;
    %assign/vec4 v0x13b7050_0, 0;
    %wait E_0x13713f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13b72d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b7190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b70f0_0, 0;
    %assign/vec4 v0x13b7050_0, 0;
    %wait E_0x13713f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13b72d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b7190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b70f0_0, 0;
    %assign/vec4 v0x13b7050_0, 0;
    %wait E_0x13713f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13b72d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b7190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b70f0_0, 0;
    %assign/vec4 v0x13b7050_0, 0;
    %wait E_0x13713f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13b72d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b7190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b70f0_0, 0;
    %assign/vec4 v0x13b7050_0, 0;
    %wait E_0x13713f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13b72d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b7190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b70f0_0, 0;
    %assign/vec4 v0x13b7050_0, 0;
    %wait E_0x13713f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13b72d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b7190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b70f0_0, 0;
    %assign/vec4 v0x13b7050_0, 0;
    %wait E_0x13713f0;
    %load/vec4 v0x13b73c0_0;
    %store/vec4 v0x13b7460_0, 0, 1;
    %fork t_1, S_0x13b6850;
    %jmp t_0;
    .scope S_0x13b6850;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6a90_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x13b6a90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x13713f0;
    %load/vec4 v0x13b6a90_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13b72d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b7190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b70f0_0, 0;
    %assign/vec4 v0x13b7050_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13b6a90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x13b6a90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x13b6520;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1371550;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13b72d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b7190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b70f0_0, 0;
    %assign/vec4 v0x13b7050_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x13b73c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x13b7460_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x135e320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b9b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b9f80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x135e320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x13b9b20_0;
    %inv;
    %store/vec4 v0x13b9b20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x135e320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13b7230_0, v0x13ba200_0, v0x13b9940_0, v0x13b99e0_0, v0x13b9a80_0, v0x13b9bc0_0, v0x13b9e40_0, v0x13b9da0_0, v0x13b9d00_0, v0x13b9c60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x135e320;
T_9 ;
    %load/vec4 v0x13b9ee0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x13b9ee0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13b9ee0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x13b9ee0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x13b9ee0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13b9ee0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x13b9ee0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13b9ee0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13b9ee0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13b9ee0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x135e320;
T_10 ;
    %wait E_0x1371550;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13b9ee0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13b9ee0_0, 4, 32;
    %load/vec4 v0x13ba130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x13b9ee0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13b9ee0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13b9ee0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13b9ee0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x13b9e40_0;
    %load/vec4 v0x13b9e40_0;
    %load/vec4 v0x13b9da0_0;
    %xor;
    %load/vec4 v0x13b9e40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x13b9ee0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13b9ee0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x13b9ee0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13b9ee0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x13b9d00_0;
    %load/vec4 v0x13b9d00_0;
    %load/vec4 v0x13b9c60_0;
    %xor;
    %load/vec4 v0x13b9d00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x13b9ee0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13b9ee0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x13b9ee0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13b9ee0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/machine/ece241_2013_q2/iter0/response2/top_module.sv";
