// Seed: 2044993863
module module_0 (
    output wor id_0
);
  assign {1'b0, id_2} = id_2;
  wire id_3, id_4;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output uwire id_2,
    output supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output tri id_8,
    output tri1 id_9
    , id_16,
    output tri1 id_10,
    input supply1 id_11,
    output wor id_12,
    input uwire id_13,
    input tri1 id_14
);
  wire id_17, id_18, id_19, id_20, id_21;
  xor primCall (
      id_2, id_19, id_7, id_18, id_17, id_14, id_20, id_4, id_6, id_11, id_16, id_1, id_13, id_5
  );
  module_0 modCall_1 (id_2);
endmodule
