
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Wed Jan 29 14:31:51 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel.cpp:1:
<stdin>:382:5: warning: expression result unused [-Wunused-value]
    0;
    ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 56016 ; free virtual = 58502
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 56016 ; free virtual = 58502
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 56014 ; free virtual = 58500
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_list_pop__dmemclass_node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemc' into '__dst_alloc_list_pop__dmemc' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'insert_node' (<stdin>:248) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'process_top' (<stdin>:431) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 435.012 ; gain = 0.059 ; free physical = 56013 ; free virtual = 58499
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_list_pop__dmemclass_node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemc' into '__dst_alloc_list_pop__dmemc' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'insert_node' (<stdin>:248) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'process_top' (<stdin>:431) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 578.953 ; gain = 144.000 ; free physical = 55991 ; free virtual = 58478
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'substrings' as a bitwidth mismatch was detected between port 'substrings' and its bundle 'gmem' (8 vs. 32)(<stdin>:438:5). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemclass_node' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemc' to '__dst_alloc_malloc__.1' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemUL' to '__dst_alloc_malloc__.2' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemclass_node' to '__dst_alloc_free__dm' (<stdin>:76:5)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemUL' to '__dst_alloc_free__dm.1' (<stdin>:76:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 651.953 ; gain = 217.000 ; free physical = 55916 ; free virtual = 58403
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.1' to 'p_dst_alloc_malloc_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.2' to 'p_dst_alloc_malloc_2'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm.1' to 'p_dst_alloc_free_dm_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.29 seconds; current allocated memory: 160.811 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 161.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 161.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 162.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 163.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 163.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 164.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 165.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 165.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 165.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'build_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 166.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 166.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'query_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 166.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 167.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 167.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 168.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 168.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 168.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 169.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 170.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 171.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_1'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 174.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_ama_addmuladd_13ns_13ns_6ns_9s_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_13ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_node'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 178.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_2'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 183.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 186.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'build_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_mac_muladd_6ns_13ns_5ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_6ns_13ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'build_AhoCorasick'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 189.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'query_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_mac_muladd_6ns_13ns_9s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'query_AhoCorasick'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 192.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 194.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_ama_addmuladd_13ns_13ns_6ns_17ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 197.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substring_length_p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substrings' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/query' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substring_indexes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/query_indexes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'node_count' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'node_count' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'substring_length_p', 'substrings', 'query', 'substring_indexes', 'query_indexes' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_13ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 201.201 MB.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dst_alloc_buckets_2_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dmemc_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dst_alloc_node_spl_2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_4_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_5_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'build_AhoCorasick_p_dmemUL_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemclass_node_da_2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemc_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 719.953 ; gain = 285.000 ; free physical = 55799 ; free virtual = 58319
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Jan 29 14:32:49 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.156 ; gain = 2.016 ; free physical = 55635 ; free virtual = 58162
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1370.156 ; gain = 0.000 ; free physical = 55603 ; free virtual = 58150
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Wed Jan 29 14:33:22 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Jan 29 14:33:23 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/runme.log
[Wed Jan 29 14:33:23 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1374.164 ; gain = 0.000 ; free physical = 55201 ; free virtual = 57766
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3560481 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.098 ; gain = 78.000 ; free physical = 54614 ; free virtual = 57179
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-3560077-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-3560077-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.848 ; gain = 131.750 ; free physical = 54598 ; free virtual = 57163
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.848 ; gain = 131.750 ; free physical = 54596 ; free virtual = 57163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.848 ; gain = 131.750 ; free physical = 54596 ; free virtual = 57163
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.566 ; gain = 0.000 ; free physical = 53052 ; free virtual = 55617
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.566 ; gain = 0.000 ; free physical = 53052 ; free virtual = 55617
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2523.566 ; gain = 0.000 ; free physical = 53051 ; free virtual = 55616
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2523.566 ; gain = 1107.469 ; free physical = 53113 ; free virtual = 55679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2523.566 ; gain = 1107.469 ; free physical = 53113 ; free virtual = 55679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2523.566 ; gain = 1107.469 ; free physical = 53115 ; free virtual = 55681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2523.566 ; gain = 1107.469 ; free physical = 53113 ; free virtual = 55680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 2523.566 ; gain = 1107.469 ; free physical = 53099 ; free virtual = 55668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:02:04 . Memory (MB): peak = 2813.066 ; gain = 1396.969 ; free physical = 53238 ; free virtual = 55805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:02:04 . Memory (MB): peak = 2813.066 ; gain = 1396.969 ; free physical = 53238 ; free virtual = 55805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:02:04 . Memory (MB): peak = 2822.082 ; gain = 1405.984 ; free physical = 53238 ; free virtual = 55805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:02:05 . Memory (MB): peak = 2822.082 ; gain = 1405.984 ; free physical = 53238 ; free virtual = 55805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:02:05 . Memory (MB): peak = 2822.082 ; gain = 1405.984 ; free physical = 53238 ; free virtual = 55805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:02:05 . Memory (MB): peak = 2822.082 ; gain = 1405.984 ; free physical = 53238 ; free virtual = 55805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:02:05 . Memory (MB): peak = 2822.082 ; gain = 1405.984 ; free physical = 53238 ; free virtual = 55805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:02:05 . Memory (MB): peak = 2822.082 ; gain = 1405.984 ; free physical = 53238 ; free virtual = 55805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:02:05 . Memory (MB): peak = 2822.082 ; gain = 1405.984 ; free physical = 53238 ; free virtual = 55805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:02:05 . Memory (MB): peak = 2822.082 ; gain = 1405.984 ; free physical = 53238 ; free virtual = 55805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:01:23 . Memory (MB): peak = 2822.082 ; gain = 430.266 ; free physical = 53266 ; free virtual = 55833
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:02:05 . Memory (MB): peak = 2822.090 ; gain = 1405.984 ; free physical = 53277 ; free virtual = 55844
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.191 ; gain = 0.000 ; free physical = 53174 ; free virtual = 55741
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:02:09 . Memory (MB): peak = 2887.191 ; gain = 1513.027 ; free physical = 53222 ; free virtual = 55789
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.191 ; gain = 0.000 ; free physical = 53222 ; free virtual = 55789
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 29 14:39:57 2020...
[Wed Jan 29 14:39:58 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:03:58 ; elapsed = 00:06:36 . Memory (MB): peak = 1611.285 ; gain = 0.000 ; free physical = 54895 ; free virtual = 57460
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 517 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.008 ; gain = 0.000 ; free physical = 53821 ; free virtual = 56385
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 10 instances
  RAM16X1S => RAM32X1S (RAMS32): 96 instances
  RAM64X1S => RAM64X1S (RAMS64E): 23 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2605.008 ; gain = 993.723 ; free physical = 53821 ; free virtual = 56385
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 29 14:40:49 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 6856 |     0 |   1182240 |  0.58 |
|   LUT as Logic             | 6669 |     0 |   1182240 |  0.56 |
|   LUT as Memory            |  187 |     0 |    591840 |  0.03 |
|     LUT as Distributed RAM |  119 |     0 |           |       |
|     LUT as Shift Register  |   68 |     0 |           |       |
| CLB Registers              | 6141 |     0 |   2364480 |  0.26 |
|   Register as Flip Flop    | 6141 |     0 |   2364480 |  0.26 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  342 |     0 |    147780 |  0.23 |
| F7 Muxes                   |   46 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 92    |          Yes |         Set |            - |
| 6049  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   89 |     0 |      2160 |  4.12 |
|   RAMB36/FIFO*    |   83 |     0 |      2160 |  3.84 |
|     RAMB36E2 only |   83 |       |           |       |
|   RAMB18          |   12 |     0 |      4320 |  0.28 |
|     RAMB18E2 only |   12 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   10 |     0 |      6840 |  0.15 |
|   DSP48E2 only |   10 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 6049 |            Register |
| LUT6     | 2142 |                 CLB |
| LUT4     | 1803 |                 CLB |
| LUT5     | 1509 |                 CLB |
| LUT3     | 1483 |                 CLB |
| LUT2     |  721 |                 CLB |
| LUT1     |  393 |                 CLB |
| CARRY8   |  342 |                 CLB |
| RAMS32   |   96 |                 CLB |
| FDSE     |   92 |            Register |
| RAMB36E2 |   83 |           Block Ram |
| SRL16E   |   68 |                 CLB |
| MUXF7    |   46 |                 CLB |
| RAMS64E  |   23 |                 CLB |
| RAMB18E2 |   12 |           Block Ram |
| DSP48E2  |   10 |          Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:20 ; elapsed = 00:01:58 . Memory (MB): peak = 4153.379 ; gain = 1548.371 ; free physical = 52477 ; free virtual = 55040
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Jan 29 14:42:47 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.340        0.000                      0                16892        0.047        0.000                      0                16892        1.155        0.000                       0                  6442  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.340        0.000                      0                16892        0.047        0.000                      0                16892        1.155        0.000                       0                  6442  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 1.301ns (48.617%)  route 1.375ns (51.383%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6491, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/DOUTADOUT[0]
                         net (fo=7, unplaced)         0.216     1.122    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22_n_107
                         LUT5 (Prop_LUT5_I0_O)        0.115     1.237 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_8/O
                         net (fo=1, unplaced)         0.115     1.352    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_8_n_8
                         LUT6 (Prop_LUT6_I0_O)        0.136     1.488 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3/O
                         net (fo=3, unplaced)         0.193     1.681    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3_n_8
                         LUT6 (Prop_LUT6_I5_O)        0.032     1.713 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_0_i_58/O
                         net (fo=11, unplaced)        0.223     1.936    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0
                         LUT4 (Prop_LUT4_I0_O)        0.032     1.968 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_55__0/O
                         net (fo=44, unplaced)        0.212     2.180    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/tmp_80_reg_520_reg[0]_0
                         LUT5 (Prop_LUT5_I3_O)        0.048     2.228 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_38__2/O
                         net (fo=1, unplaced)         0.187     2.415    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_7
                         LUT5 (Prop_LUT5_I4_O)        0.032     2.447 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_4__1/O
                         net (fo=2, unplaced)         0.229     2.676    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/addr0[8]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6491, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  0.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_top_L5_fu_56_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_68_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_0_63_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6491, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_top_L5_fu_56_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_top_L5_fu_56_reg[3]/Q
                         net (fo=13, unplaced)        0.070     0.109    bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_68_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_0_63_0_0/A3
                         RAMS64E                                      r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_68_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_0_63_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6491, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_68_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_0_63_0_0/WCLK
                         RAMS64E                                      r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_68_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.000     0.000    
                         RAMS64E (Hold_RAMS64E_CLK_ADR3)
                                                      0.062     0.062    bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_68_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_23/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_23/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_23/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4153.379 ; gain = 0.000 ; free physical = 52473 ; free virtual = 55036
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4185.395 ; gain = 0.000 ; free physical = 52438 ; free virtual = 55013
[Wed Jan 29 14:42:53 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4185.395 ; gain = 32.016 ; free physical = 52091 ; free virtual = 54659
[Wed Jan 29 14:42:53 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1372.152 ; gain = 0.000 ; free physical = 51121 ; free virtual = 53687
INFO: [Netlist 29-17] Analyzing 517 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2617.988 ; gain = 0.000 ; free physical = 54690 ; free virtual = 57271
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 10 instances
  RAM16X1S => RAM32X1S (RAMS32): 96 instances
  RAM64X1S => RAM64X1S (RAMS64E): 23 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:01:01 . Memory (MB): peak = 2617.988 ; gain = 1245.836 ; free physical = 54689 ; free virtual = 57270
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2778.703 ; gain = 88.031 ; free physical = 54472 ; free virtual = 57052

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17e78be4f

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2778.703 ; gain = 0.000 ; free physical = 54463 ; free virtual = 57044

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1290 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12a6d094e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2828.699 ; gain = 24.012 ; free physical = 54377 ; free virtual = 56958
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 9 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19c8414a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2828.699 ; gain = 24.012 ; free physical = 54376 ; free virtual = 56956
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1bf4fe946

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2828.699 ; gain = 24.012 ; free physical = 54369 ; free virtual = 56950
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1bf4fe946

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2828.699 ; gain = 24.012 ; free physical = 54364 ; free virtual = 56945
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1cf0bb333

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2828.699 ; gain = 24.012 ; free physical = 54347 ; free virtual = 56927
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1cf0bb333

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2828.699 ; gain = 24.012 ; free physical = 54344 ; free virtual = 56925
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               9  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2828.699 ; gain = 0.000 ; free physical = 54343 ; free virtual = 56923
Ending Logic Optimization Task | Checksum: 1cf0bb333

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2828.699 ; gain = 24.012 ; free physical = 54342 ; free virtual = 56923

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.340 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 95 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 190
Ending PowerOpt Patch Enables Task | Checksum: 1563e3f5e

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4445.688 ; gain = 0.000 ; free physical = 56345 ; free virtual = 58927
Ending Power Optimization Task | Checksum: 1563e3f5e

Time (s): cpu = 00:01:18 ; elapsed = 00:01:38 . Memory (MB): peak = 4445.688 ; gain = 1616.988 ; free physical = 56360 ; free virtual = 58942

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1563e3f5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4445.688 ; gain = 0.000 ; free physical = 56360 ; free virtual = 58942

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4445.688 ; gain = 0.000 ; free physical = 56360 ; free virtual = 58942
Ending Netlist Obfuscation Task | Checksum: ef6e2e99

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4445.688 ; gain = 0.000 ; free physical = 56360 ; free virtual = 58942
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:49 . Memory (MB): peak = 4445.688 ; gain = 1804.949 ; free physical = 56360 ; free virtual = 58942
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4445.688 ; gain = 0.000 ; free physical = 56360 ; free virtual = 58942
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4445.688 ; gain = 0.000 ; free physical = 56331 ; free virtual = 58924
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4445.688 ; gain = 0.000 ; free physical = 56339 ; free virtual = 58925
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4445.688 ; gain = 0.000 ; free physical = 56334 ; free virtual = 58920
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4445.688 ; gain = 0.000 ; free physical = 56331 ; free virtual = 58916
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9be63d09

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4445.688 ; gain = 0.000 ; free physical = 56331 ; free virtual = 58916
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4445.688 ; gain = 0.000 ; free physical = 56331 ; free virtual = 58916

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 819becff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4445.688 ; gain = 0.000 ; free physical = 56289 ; free virtual = 58874

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10bbc9096

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4445.688 ; gain = 0.000 ; free physical = 56266 ; free virtual = 58850

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10bbc9096

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4445.688 ; gain = 0.000 ; free physical = 56266 ; free virtual = 58850
Phase 1 Placer Initialization | Checksum: 10bbc9096

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4445.688 ; gain = 0.000 ; free physical = 56267 ; free virtual = 58852

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 82c95f22

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 4445.688 ; gain = 0.000 ; free physical = 55998 ; free virtual = 58583

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_6__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_5__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_10__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_9__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_11__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_8__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_7__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/WEA[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_31__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/prev_2_reg_702_reg[10]_0[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ram_reg_0_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/prev_2_reg_702_reg[10]_0[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ram_reg_0_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/prev_2_reg_702_reg[10]_0[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ram_reg_0_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/prev_2_reg_702_reg[10]_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ram_reg_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/prev_2_reg_702_reg[10]_0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ram_reg_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/prev_2_reg_702_reg[10]_0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ram_reg_0_i_6 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_insert_node_fu_346/tmp_57_reg_1203_reg. 16 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4445.688 ; gain = 0.000 ; free physical = 55978 ; free virtual = 58562
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4445.688 ; gain = 0.000 ; free physical = 55978 ; free virtual = 58562

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |           16  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           16  |              0  |                     1  |           0  |           7  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: ed45530f

Time (s): cpu = 00:02:10 ; elapsed = 00:01:21 . Memory (MB): peak = 4445.688 ; gain = 0.000 ; free physical = 55978 ; free virtual = 58563
Phase 2 Global Placement | Checksum: 1ebe02ee5

Time (s): cpu = 00:02:19 ; elapsed = 00:01:23 . Memory (MB): peak = 4461.695 ; gain = 16.008 ; free physical = 55980 ; free virtual = 58565

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ebe02ee5

Time (s): cpu = 00:02:19 ; elapsed = 00:01:24 . Memory (MB): peak = 4461.695 ; gain = 16.008 ; free physical = 55981 ; free virtual = 58565

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 102f2430f

Time (s): cpu = 00:02:23 ; elapsed = 00:01:26 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55947 ; free virtual = 58531

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ac5a09a8

Time (s): cpu = 00:02:24 ; elapsed = 00:01:26 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55943 ; free virtual = 58528

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 1b7ede365

Time (s): cpu = 00:02:24 ; elapsed = 00:01:26 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55943 ; free virtual = 58527

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 130fbcd10

Time (s): cpu = 00:02:27 ; elapsed = 00:01:28 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55943 ; free virtual = 58528

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 21045dd38

Time (s): cpu = 00:02:30 ; elapsed = 00:01:30 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55913 ; free virtual = 58498

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1bfb51779

Time (s): cpu = 00:02:31 ; elapsed = 00:01:30 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55914 ; free virtual = 58498

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 247470766

Time (s): cpu = 00:02:32 ; elapsed = 00:01:32 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55834 ; free virtual = 58419

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 12e9aa07a

Time (s): cpu = 00:02:36 ; elapsed = 00:01:33 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55903 ; free virtual = 58487

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: dea7b83a

Time (s): cpu = 00:02:38 ; elapsed = 00:01:34 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55973 ; free virtual = 58557

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: e0b21061

Time (s): cpu = 00:02:38 ; elapsed = 00:01:34 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55976 ; free virtual = 58561

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 157f3a0ac

Time (s): cpu = 00:02:53 ; elapsed = 00:01:41 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55970 ; free virtual = 58555
Phase 3 Detail Placement | Checksum: 157f3a0ac

Time (s): cpu = 00:02:53 ; elapsed = 00:01:41 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55970 ; free virtual = 58555

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 143b72787

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 143b72787

Time (s): cpu = 00:03:06 ; elapsed = 00:01:45 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55970 ; free virtual = 58554

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 143b72787

Time (s): cpu = 00:03:06 ; elapsed = 00:01:46 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55970 ; free virtual = 58554
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.162. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.162. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 18660a97d

Time (s): cpu = 00:03:41 ; elapsed = 00:02:22 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55969 ; free virtual = 58554
Phase 4.1.1 Post Placement Optimization | Checksum: 18660a97d

Time (s): cpu = 00:03:41 ; elapsed = 00:02:22 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55975 ; free virtual = 58560
Phase 4.1 Post Commit Optimization | Checksum: 18660a97d

Time (s): cpu = 00:03:41 ; elapsed = 00:02:22 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55975 ; free virtual = 58560

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18660a97d

Time (s): cpu = 00:03:42 ; elapsed = 00:02:22 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 56026 ; free virtual = 58611

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18660a97d

Time (s): cpu = 00:04:11 ; elapsed = 00:02:51 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55905 ; free virtual = 58489

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 55905 ; free virtual = 58489
Phase 4.4 Final Placement Cleanup | Checksum: 1e04dae11

Time (s): cpu = 00:04:11 ; elapsed = 00:02:51 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55905 ; free virtual = 58489
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e04dae11

Time (s): cpu = 00:04:11 ; elapsed = 00:02:51 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 55905 ; free virtual = 58490
Ending Placer Task | Checksum: 1189592b8

Time (s): cpu = 00:04:11 ; elapsed = 00:02:51 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 56161 ; free virtual = 58746
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:19 ; elapsed = 00:02:59 . Memory (MB): peak = 4525.727 ; gain = 80.039 ; free physical = 56161 ; free virtual = 58746
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56161 ; free virtual = 58746
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56154 ; free virtual = 58744
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56135 ; free virtual = 58742
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.69 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56085 ; free virtual = 58694
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56136 ; free virtual = 58745
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56103 ; free virtual = 58712

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.162 | TNS=-0.872 |
Phase 1 Physical Synthesis Initialization | Checksum: 150c2d432

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56033 ; free virtual = 58623
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.162 | TNS=-0.872 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/tmp_80_reg_520_reg[0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/p_0_in. Net driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ram_reg_0_15_0_0_i_2 was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ap_NS_fsm116_out. Replicated 1 times.
INFO: [Physopt 32-76] Pass 2. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/p_0_in was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 1 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 2 nets or cells. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.162 | TNS=-0.872 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56027 ; free virtual = 58618
Phase 2 Fanout Optimization | Checksum: 5132cd2d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56027 ; free virtual = 58618

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 18 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/p_rect_packed_var_L5_6_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg_i_40
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_9_0.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[9]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/grp_fu_587_p2.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_46
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_51_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_51
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_47_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_47
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_54_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_54
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[14].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/follow1_reg_265[14]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[16].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/follow1_reg_265[16]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[17].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/follow1_reg_265[17]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_52_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_52
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_50_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_50
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[20].  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/follow1_reg_265[20]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_48_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_48
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_7_0.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_0_i_58
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/tmp_80_reg_520_reg[0][0].  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_0_i_26__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_5_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_5
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_13_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_13
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[19].  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/follow1_reg_265[19]_i_2
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 5 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 5 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.162 | TNS=-0.716 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56027 ; free virtual = 58618
Phase 3 Placement Based Optimization | Checksum: 66483482

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56027 ; free virtual = 58618

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 4 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/grp_fu_587_p2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_7_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/tmp_80_reg_520_reg[0]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506_reg[0][0]. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56005 ; free virtual = 58595
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56005 ; free virtual = 58595
Phase 4 Rewire | Checksum: 975f8060

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56005 ; free virtual = 58595

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 45 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/p_rect_packed_var_L5_6_we0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_9_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/grp_fu_587_p2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[16]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[17]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[19]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_11_0. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_7_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_5_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_12_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_3_0. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_5_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[20]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_2_n_8 was not replicated.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_2_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506_reg[0][0]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_0_0 was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_10_0. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_1_0 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[13] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[9] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[3] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[2] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/tmp_80_reg_520_reg[0][0] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[8] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_8_0 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_U/insert_node_p_rect_packed_var_L5_ram_U/p_sum_i_reg_785_reg[5][0] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_6_n_8 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[7] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_4_0 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[4] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3_n_8 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[6] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[28] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/addr0[10] was not replicated.
INFO: [Physopt 32-232] Optimized 13 nets. Created 15 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 15 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.162 | TNS=-0.704 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56005 ; free virtual = 58595
Phase 5 Critical Cell Optimization | Checksum: f3ebcf8b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56005 ; free virtual = 58595

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: f3ebcf8b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56005 ; free virtual = 58595

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dst_alloc_node_spl_1_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_2_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemc_data_U/process_top_p_dmemc_data_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_32' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_32' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_li_1_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_li_1_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_li_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_li_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_2_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: f3ebcf8b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56005 ; free virtual = 58595

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: f3ebcf8b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56005 ; free virtual = 58595

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: f3ebcf8b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56005 ; free virtual = 58595

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 12 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 4 nets.  Swapped 75 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 75 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.162 | TNS=-0.704 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56033 ; free virtual = 58624
Phase 10 Critical Pin Optimization | Checksum: f3ebcf8b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56033 ; free virtual = 58624

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: f3ebcf8b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56033 ; free virtual = 58624

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: f3ebcf8b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56033 ; free virtual = 58624
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56033 ; free virtual = 58624
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.162 | TNS=-0.704 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            1  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  Placement Based    |          0.000  |          0.156  |            0  |              0  |                     5  |           0  |           1  |  00:00:03  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Critical Cell      |          0.000  |          0.012  |           15  |              0  |                    13  |           0  |           1  |  00:00:06  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     4  |           0  |           1  |  00:00:14  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.168  |           16  |              0  |                    24  |           0  |          11  |  00:00:26  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56033 ; free virtual = 58624
Ending Physical Synthesis Task | Checksum: 6ddb1dd9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56032 ; free virtual = 58623
INFO: [Common 17-83] Releasing license: Implementation
293 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56115 ; free virtual = 58706
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56115 ; free virtual = 58706
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56107 ; free virtual = 58703
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4525.727 ; gain = 0.000 ; free physical = 56091 ; free virtual = 58703
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 38259ed7 ConstDB: 0 ShapeSum: 348b0f27 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 8de58ed1

Time (s): cpu = 00:03:43 ; elapsed = 00:02:37 . Memory (MB): peak = 5532.434 ; gain = 1006.707 ; free physical = 55535 ; free virtual = 58131
Post Restoration Checksum: NetGraph: 7bd893e7 NumContArr: 120cfaea Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8de58ed1

Time (s): cpu = 00:03:44 ; elapsed = 00:02:37 . Memory (MB): peak = 5532.434 ; gain = 1006.707 ; free physical = 55536 ; free virtual = 58131

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8de58ed1

Time (s): cpu = 00:03:44 ; elapsed = 00:02:38 . Memory (MB): peak = 5532.434 ; gain = 1006.707 ; free physical = 55400 ; free virtual = 57995

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8de58ed1

Time (s): cpu = 00:03:44 ; elapsed = 00:02:38 . Memory (MB): peak = 5532.434 ; gain = 1006.707 ; free physical = 55400 ; free virtual = 57996

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 8de58ed1

Time (s): cpu = 00:03:50 ; elapsed = 00:02:44 . Memory (MB): peak = 5629.375 ; gain = 1103.648 ; free physical = 55384 ; free virtual = 57980

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 154ef4f29

Time (s): cpu = 00:04:00 ; elapsed = 00:02:47 . Memory (MB): peak = 5629.375 ; gain = 1103.648 ; free physical = 55391 ; free virtual = 57987
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.079 | TNS=-0.301 | WHS=0.006  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 148668aa8

Time (s): cpu = 00:04:06 ; elapsed = 00:02:49 . Memory (MB): peak = 5629.375 ; gain = 1103.648 ; free physical = 55380 ; free virtual = 57975

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 22657cba2

Time (s): cpu = 00:04:30 ; elapsed = 00:03:03 . Memory (MB): peak = 5629.375 ; gain = 1103.648 ; free physical = 55324 ; free virtual = 57920

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1778
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.204 | TNS=-2.798 | WHS=0.019  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: c983ac2a

Time (s): cpu = 00:05:10 ; elapsed = 00:03:26 . Memory (MB): peak = 5629.375 ; gain = 1103.648 ; free physical = 55321 ; free virtual = 57917

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.124 | TNS=-0.490 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21169a53e

Time (s): cpu = 00:05:19 ; elapsed = 00:03:35 . Memory (MB): peak = 5629.375 ; gain = 1103.648 ; free physical = 55321 ; free virtual = 57917

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.124 | TNS=-0.703 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 21d6ed703

Time (s): cpu = 00:05:22 ; elapsed = 00:03:37 . Memory (MB): peak = 5629.375 ; gain = 1103.648 ; free physical = 55321 ; free virtual = 57917
Phase 4 Rip-up And Reroute | Checksum: 21d6ed703

Time (s): cpu = 00:05:22 ; elapsed = 00:03:38 . Memory (MB): peak = 5629.375 ; gain = 1103.648 ; free physical = 55321 ; free virtual = 57917

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1fde43d36

Time (s): cpu = 00:05:26 ; elapsed = 00:03:39 . Memory (MB): peak = 5629.375 ; gain = 1103.648 ; free physical = 55326 ; free virtual = 57922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.124 | TNS=-0.703 | WHS=0.019  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e39d3e7b

Time (s): cpu = 00:05:27 ; elapsed = 00:03:40 . Memory (MB): peak = 5629.375 ; gain = 1103.648 ; free physical = 55318 ; free virtual = 57914

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e39d3e7b

Time (s): cpu = 00:05:27 ; elapsed = 00:03:40 . Memory (MB): peak = 5629.375 ; gain = 1103.648 ; free physical = 55318 ; free virtual = 57914
Phase 5 Delay and Skew Optimization | Checksum: 1e39d3e7b

Time (s): cpu = 00:05:27 ; elapsed = 00:03:40 . Memory (MB): peak = 5629.375 ; gain = 1103.648 ; free physical = 55318 ; free virtual = 57914

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d14239e7

Time (s): cpu = 00:05:31 ; elapsed = 00:03:41 . Memory (MB): peak = 5629.375 ; gain = 1103.648 ; free physical = 55318 ; free virtual = 57914
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.124 | TNS=-0.703 | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d14239e7

Time (s): cpu = 00:05:31 ; elapsed = 00:03:41 . Memory (MB): peak = 5629.375 ; gain = 1103.648 ; free physical = 55318 ; free virtual = 57914
Phase 6 Post Hold Fix | Checksum: 1d14239e7

Time (s): cpu = 00:05:31 ; elapsed = 00:03:41 . Memory (MB): peak = 5629.375 ; gain = 1103.648 ; free physical = 55318 ; free virtual = 57914

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.207114 %
  Global Horizontal Routing Utilization  = 0.175136 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 48.8263%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 70.1422%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.5385%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.8846%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1f5daff03

Time (s): cpu = 00:05:35 ; elapsed = 00:03:43 . Memory (MB): peak = 5629.375 ; gain = 1103.648 ; free physical = 55306 ; free virtual = 57902

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f5daff03

Time (s): cpu = 00:05:35 ; elapsed = 00:03:43 . Memory (MB): peak = 5629.375 ; gain = 1103.648 ; free physical = 55305 ; free virtual = 57901

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f5daff03

Time (s): cpu = 00:05:36 ; elapsed = 00:03:44 . Memory (MB): peak = 5629.375 ; gain = 1103.648 ; free physical = 55305 ; free virtual = 57901

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.124 | TNS=-0.703 | WHS=0.019  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f5daff03

Time (s): cpu = 00:05:36 ; elapsed = 00:03:44 . Memory (MB): peak = 5629.375 ; gain = 1103.648 ; free physical = 55317 ; free virtual = 57913
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 2.5e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.088 | TNS=-0.350 | WHS=0.025 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 1f5daff03

Time (s): cpu = 00:06:08 ; elapsed = 00:04:09 . Memory (MB): peak = 6318.375 ; gain = 1792.648 ; free physical = 55247 ; free virtual = 57843

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.088 | TNS=-0.350 | WHS=0.025 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/D[16].
INFO: [Physopt 32-952] Improved path group WNS = -0.082. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/p_rect_packed_var_L5_6_we0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/p_rect_packed_var_L5_6_we0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.082 | TNS=-0.350 | WHS=0.025 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 2368865ff

Time (s): cpu = 00:06:13 ; elapsed = 00:04:12 . Memory (MB): peak = 6468.523 ; gain = 1942.797 ; free physical = 55242 ; free virtual = 57838
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6468.523 ; gain = 0.000 ; free physical = 55243 ; free virtual = 57839
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.082 | TNS=-0.350 | WHS=0.025 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 2368865ff

Time (s): cpu = 00:06:13 ; elapsed = 00:04:13 . Memory (MB): peak = 6468.523 ; gain = 1942.797 ; free physical = 55302 ; free virtual = 57898
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:14 ; elapsed = 00:04:13 . Memory (MB): peak = 6468.523 ; gain = 1942.797 ; free physical = 55504 ; free virtual = 58100
INFO: [Common 17-83] Releasing license: Implementation
320 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:23 ; elapsed = 00:04:21 . Memory (MB): peak = 6468.523 ; gain = 1942.797 ; free physical = 55504 ; free virtual = 58100
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6468.523 ; gain = 0.000 ; free physical = 55504 ; free virtual = 58100
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 6468.523 ; gain = 0.000 ; free physical = 55496 ; free virtual = 58097
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 6468.523 ; gain = 0.000 ; free physical = 55476 ; free virtual = 58099
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 6556.566 ; gain = 88.043 ; free physical = 55497 ; free virtual = 58099
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 6556.566 ; gain = 0.000 ; free physical = 55451 ; free virtual = 58053
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
332 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 6556.566 ; gain = 0.000 ; free physical = 55435 ; free virtual = 58043
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6556.566 ; gain = 0.000 ; free physical = 55428 ; free virtual = 58037
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jan 29 14:55:01 2020...
[Wed Jan 29 14:55:06 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:12:13 . Memory (MB): peak = 4185.395 ; gain = 0.000 ; free physical = 58810 ; free virtual = 61419
INFO: [Netlist 29-17] Analyzing 517 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4255.074 ; gain = 15.672 ; free physical = 58545 ; free virtual = 61154
Restored from archive | CPU: 1.310000 secs | Memory: 17.815292 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4255.074 ; gain = 15.672 ; free physical = 58545 ; free virtual = 61154
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4255.074 ; gain = 0.000 ; free physical = 58550 ; free virtual = 61158
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 10 instances
  RAM16X1S => RAM32X1S (RAMS32): 96 instances
  RAM64X1S => RAM64X1S (RAMS64E): 23 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 4255.074 ; gain = 69.680 ; free physical = 58550 ; free virtual = 61158
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       25696 :
       # of nets not needing routing.......... :       13469 :
           # of internally routed nets........ :       11844 :
           # of nets with no loads............ :        1460 :
           # of implicitly routed ports....... :         165 :
       # of routable nets..................... :       12227 :
           # of fully routed nets............. :       12227 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Jan 29 14:55:22 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 1.129ns (37.684%)  route 1.867ns (62.316%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X0Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16/DOUTADOUT[0]
                         net (fo=7, routed)           0.714     1.620    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16_n_107
    SLICE_X16Y139        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.031     1.651 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/follow1_reg_265[16]_i_2_replica/O
                         net (fo=1, routed)           0.132     1.783    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[16]_repN
    SLICE_X15Y140        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.047     1.830 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_54/O
                         net (fo=1, routed)           0.040     1.870    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_54_n_8
    SLICE_X15Y140        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.031     1.901 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_47/O
                         net (fo=1, routed)           0.149     2.050    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_47_n_8
    SLICE_X15Y134        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     2.132 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_46/O
                         net (fo=10, routed)          0.057     2.189    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/grp_fu_587_p2
    SLICE_X15Y133        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.032     2.221 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg_i_40/O
                         net (fo=4, routed)           0.775     2.996    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/p_rect_packed_var_L5_6_we0
    RAMB18_X0Y36         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ap_clk
    RAMB18_X0Y36         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB18_X0Y36         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[1])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 1.129ns (37.684%)  route 1.867ns (62.316%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X0Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16/DOUTADOUT[0]
                         net (fo=7, routed)           0.714     1.620    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16_n_107
    SLICE_X16Y139        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.031     1.651 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/follow1_reg_265[16]_i_2_replica/O
                         net (fo=1, routed)           0.132     1.783    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[16]_repN
    SLICE_X15Y140        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.047     1.830 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_54/O
                         net (fo=1, routed)           0.040     1.870    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_54_n_8
    SLICE_X15Y140        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.031     1.901 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_47/O
                         net (fo=1, routed)           0.149     2.050    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_47_n_8
    SLICE_X15Y134        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     2.132 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_46/O
                         net (fo=10, routed)          0.057     2.189    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/grp_fu_587_p2
    SLICE_X15Y133        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.032     2.221 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg_i_40/O
                         net (fo=4, routed)           0.775     2.996    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/p_rect_packed_var_L5_6_we0
    RAMB18_X0Y36         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ap_clk
    RAMB18_X0Y36         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB18_X0Y36         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.079ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 1.129ns (37.721%)  route 1.864ns (62.279%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X0Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16/DOUTADOUT[0]
                         net (fo=7, routed)           0.714     1.620    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16_n_107
    SLICE_X16Y139        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.031     1.651 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/follow1_reg_265[16]_i_2_replica/O
                         net (fo=1, routed)           0.132     1.783    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[16]_repN
    SLICE_X15Y140        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.047     1.830 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_54/O
                         net (fo=1, routed)           0.040     1.870    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_54_n_8
    SLICE_X15Y140        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.031     1.901 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_47/O
                         net (fo=1, routed)           0.149     2.050    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_47_n_8
    SLICE_X15Y134        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     2.132 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_46/O
                         net (fo=10, routed)          0.057     2.189    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/grp_fu_587_p2
    SLICE_X15Y133        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.032     2.221 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg_i_40/O
                         net (fo=4, routed)           0.772     2.993    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/p_rect_packed_var_L5_6_we0
    RAMB18_X0Y36         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ap_clk
    RAMB18_X0Y36         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB18_X0Y36         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[1])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -2.993    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 1.129ns (37.937%)  route 1.847ns (62.063%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X0Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16/DOUTADOUT[0]
                         net (fo=7, routed)           0.714     1.620    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16_n_107
    SLICE_X16Y139        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.031     1.651 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/follow1_reg_265[16]_i_2_replica/O
                         net (fo=1, routed)           0.132     1.783    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[16]_repN
    SLICE_X15Y140        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.047     1.830 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_54/O
                         net (fo=1, routed)           0.040     1.870    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_54_n_8
    SLICE_X15Y140        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.031     1.901 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_47/O
                         net (fo=1, routed)           0.149     2.050    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_47_n_8
    SLICE_X15Y134        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     2.132 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_46/O
                         net (fo=10, routed)          0.057     2.189    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/grp_fu_587_p2
    SLICE_X15Y133        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.032     2.221 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg_i_40/O
                         net (fo=4, routed)           0.755     2.976    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/p_rect_packed_var_L5_6_we0
    RAMB18_X0Y36         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ap_clk
    RAMB18_X0Y36         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB18_X0Y36         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.228ns (41.417%)  route 1.737ns (58.583%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X0Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9/DOUTADOUT[0]
                         net (fo=6, routed)           0.746     1.652    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9_n_107
    SLICE_X17Y139        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.032     1.684 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[9]_i_1/O
                         net (fo=7, routed)           0.214     1.898    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_9_0
    SLICE_X19Y142        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.047     1.945 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3/O
                         net (fo=4, routed)           0.064     2.009    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3_n_8
    SLICE_X19Y142        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.133     2.142 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_0_i_58/O
                         net (fo=11, routed)          0.092     2.234    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0
    SLICE_X19Y143        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     2.265 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_55__0/O
                         net (fo=44, routed)          0.156     2.421    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/tmp_80_reg_520_reg[0]_0
    SLICE_X20Y142        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.047     2.468 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_52__2/O
                         net (fo=1, routed)           0.092     2.560    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_0
    SLICE_X21Y142        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.032     2.592 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_11__1/O
                         net (fo=2, routed)           0.373     2.965    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/addr0[1]
    RAMB36_X2Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.319     2.946    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -2.965    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.018ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 1.243ns (40.915%)  route 1.795ns (59.085%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X0Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9/DOUTADOUT[0]
                         net (fo=6, routed)           0.746     1.652    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9_n_107
    SLICE_X17Y139        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.032     1.684 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[9]_i_1/O
                         net (fo=7, routed)           0.214     1.898    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_9_0
    SLICE_X19Y142        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.047     1.945 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3/O
                         net (fo=4, routed)           0.064     2.009    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3_n_8
    SLICE_X19Y142        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.133     2.142 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_0_i_58/O
                         net (fo=11, routed)          0.092     2.234    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0
    SLICE_X19Y143        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     2.265 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_55__0/O
                         net (fo=44, routed)          0.211     2.476    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/tmp_80_reg_520_reg[0]_0
    SLICE_X18Y141        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.047     2.523 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_44__2/O
                         net (fo=1, routed)           0.133     2.656    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_4
    SLICE_X18Y143        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.047     2.703 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_7__1/O
                         net (fo=2, routed)           0.335     3.038    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/addr0[5]
    RAMB36_X2Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.245     3.020    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 -0.018    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 1.256ns (42.091%)  route 1.728ns (57.909%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X0Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9/DOUTADOUT[0]
                         net (fo=6, routed)           0.746     1.652    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9_n_107
    SLICE_X17Y139        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.032     1.684 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[9]_i_1/O
                         net (fo=7, routed)           0.214     1.898    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_9_0
    SLICE_X19Y142        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.047     1.945 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3/O
                         net (fo=4, routed)           0.064     2.009    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3_n_8
    SLICE_X19Y142        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.133     2.142 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_0_i_58/O
                         net (fo=11, routed)          0.092     2.234    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0
    SLICE_X19Y143        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     2.265 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_55__0/O
                         net (fo=44, routed)          0.111     2.376    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/tmp_80_reg_520_reg[0]_0
    SLICE_X20Y143        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.047     2.423 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_54__1/O
                         net (fo=2, routed)           0.168     2.591    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_10
    SLICE_X23Y141        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.060     2.651 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_12__1_replica/O
                         net (fo=1, routed)           0.333     2.984    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/addr0[0]_repN_alias
    RAMB36_X2Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.284     2.981    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                          2.981    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (VIOLATED) :        -0.002ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 1.284ns (43.044%)  route 1.699ns (56.956%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X0Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9/DOUTADOUT[0]
                         net (fo=6, routed)           0.746     1.652    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9_n_107
    SLICE_X17Y139        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.032     1.684 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[9]_i_1/O
                         net (fo=7, routed)           0.214     1.898    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_9_0
    SLICE_X19Y142        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.047     1.945 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3/O
                         net (fo=4, routed)           0.064     2.009    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3_n_8
    SLICE_X19Y142        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.133     2.142 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_0_i_58/O
                         net (fo=11, routed)          0.092     2.234    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0
    SLICE_X19Y143        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     2.265 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_55__0/O
                         net (fo=44, routed)          0.111     2.376    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/tmp_80_reg_520_reg[0]_0
    SLICE_X20Y143        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.047     2.423 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_54__1/O
                         net (fo=2, routed)           0.093     2.516    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_10
    SLICE_X21Y143        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     2.604 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_12__1/O
                         net (fo=1, routed)           0.379     2.983    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/addr0[0]
    RAMB36_X1Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.284     2.981    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          2.981    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                 -0.002    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 1.149ns (39.471%)  route 1.762ns (60.529%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X0Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9/DOUTADOUT[0]
                         net (fo=6, routed)           0.746     1.652    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9_n_107
    SLICE_X17Y139        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.032     1.684 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[9]_i_1/O
                         net (fo=7, routed)           0.214     1.898    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_9_0
    SLICE_X19Y142        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.047     1.945 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3/O
                         net (fo=4, routed)           0.064     2.009    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3_n_8
    SLICE_X19Y142        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.133     2.142 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_0_i_58/O
                         net (fo=11, routed)          0.525     2.667    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_0_0
    SLICE_X29Y116        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.031     2.698 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_0_i_26__2/O
                         net (fo=4, routed)           0.213     2.911    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0_1[0]
    RAMB36_X2Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 1.228ns (41.868%)  route 1.705ns (58.132%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X0Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9/DOUTADOUT[0]
                         net (fo=6, routed)           0.746     1.652    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9_n_107
    SLICE_X17Y139        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.032     1.684 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[9]_i_1/O
                         net (fo=7, routed)           0.214     1.898    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_9_0
    SLICE_X19Y142        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.047     1.945 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3/O
                         net (fo=4, routed)           0.064     2.009    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3_n_8
    SLICE_X19Y142        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.133     2.142 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_0_i_58/O
                         net (fo=11, routed)          0.092     2.234    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0
    SLICE_X19Y143        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     2.265 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_55__0/O
                         net (fo=44, routed)          0.156     2.421    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/tmp_80_reg_520_reg[0]_0
    SLICE_X20Y142        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.047     2.468 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_52__2/O
                         net (fo=1, routed)           0.092     2.560    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_0
    SLICE_X21Y142        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.032     2.592 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_11__1/O
                         net (fo=2, routed)           0.341     2.933    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/addr0[1]
    RAMB36_X1Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.319     2.946    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -2.933    
  -------------------------------------------------------------------
                         slack                                  0.013    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 29 14:55:23 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 6766 |     0 |   1182240 |  0.57 |
|   LUT as Logic             | 6655 |     0 |   1182240 |  0.56 |
|   LUT as Memory            |  111 |     0 |    591840 |  0.02 |
|     LUT as Distributed RAM |   71 |     0 |           |       |
|     LUT as Shift Register  |   40 |     0 |           |       |
| CLB Registers              | 6157 |     0 |   2364480 |  0.26 |
|   Register as Flip Flop    | 6157 |     0 |   2364480 |  0.26 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  342 |     0 |    147780 |  0.23 |
| F7 Muxes                   |   46 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 92    |          Yes |         Set |            - |
| 6065  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1718 |     0 |    147780 |  1.16 |
|   CLBL                                     |  731 |     0 |           |       |
|   CLBM                                     |  987 |     0 |           |       |
| LUT as Logic                               | 6655 |     0 |   1182240 |  0.56 |
|   using O5 output only                     |   67 |       |           |       |
|   using O6 output only                     | 5185 |       |           |       |
|   using O5 and O6                          | 1403 |       |           |       |
| LUT as Memory                              |  111 |     0 |    591840 |  0.02 |
|   LUT as Distributed RAM                   |   71 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   23 |       |           |       |
|     using O5 and O6                        |   48 |       |           |       |
|   LUT as Shift Register                    |   40 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   12 |       |           |       |
|     using O5 and O6                        |   28 |       |           |       |
| CLB Registers                              | 6157 |     0 |   2364480 |  0.26 |
|   Register driven from within the CLB      | 3364 |       |           |       |
|   Register driven from outside the CLB     | 2793 |       |           |       |
|     LUT in front of the register is unused | 2089 |       |           |       |
|     LUT in front of the register is used   |  704 |       |           |       |
| Unique Control Sets                        |  205 |       |    295560 |  0.07 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   89 |     0 |      2160 |  4.12 |
|   RAMB36/FIFO*    |   83 |     0 |      2160 |  3.84 |
|     RAMB36E2 only |   83 |       |           |       |
|   RAMB18          |   12 |     0 |      4320 |  0.28 |
|     RAMB18E2 only |   12 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   10 |     0 |      6840 |  0.15 |
|   DSP48E2 only |   10 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 6065 |            Register |
| LUT6     | 2143 |                 CLB |
| LUT4     | 1803 |                 CLB |
| LUT5     | 1510 |                 CLB |
| LUT3     | 1497 |                 CLB |
| LUT2     |  721 |                 CLB |
| LUT1     |  384 |                 CLB |
| CARRY8   |  342 |                 CLB |
| RAMS32   |   96 |                 CLB |
| FDSE     |   92 |            Register |
| RAMB36E2 |   83 |           Block Ram |
| SRL16E   |   68 |                 CLB |
| MUXF7    |   46 |                 CLB |
| RAMS64E  |   23 |                 CLB |
| RAMB18E2 |   12 |           Block Ram |
| DSP48E2  |   10 |          Arithmetic |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        | 1718 |    0 |    0 |   3.49 |   0.00 |   0.00 |
|   CLBL                     |  731 |    0 |    0 |   2.97 |   0.00 |   0.00 |
|   CLBM                     |  987 |    0 |    0 |   4.00 |   0.00 |   0.00 |
| CLB LUTs                   | 6766 |    0 |    0 |   1.72 |   0.00 |   0.00 |
|   LUT as Logic             | 6655 |    0 |    0 |   1.69 |   0.00 |   0.00 |
|   LUT as Memory            |  111 |    0 |    0 |   0.06 |   0.00 |   0.00 |
|     LUT as Distributed RAM |   71 |    0 |    0 |   0.04 |   0.00 |   0.00 |
|     LUT as Shift Register  |   40 |    0 |    0 |   0.02 |   0.00 |   0.00 |
| CLB Registers              | 6157 |    0 |    0 |   0.78 |   0.00 |   0.00 |
| CARRY8                     |  342 |    0 |    0 |   0.69 |   0.00 |   0.00 |
| F7 Muxes                   |   46 |    0 |    0 |   0.02 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |   89 |    0 |    0 |  12.36 |   0.00 |   0.00 |
|   RAMB36/FIFO              |   83 |    0 |    0 |  11.53 |   0.00 |   0.00 |
|   RAMB18                   |   12 |    0 |    0 |   0.83 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |   10 |    0 |    0 |   0.44 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |  205 |    0 |    0 |   0.21 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Jan 29 14:55:24 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.082       -0.350                      8                16874        0.025        0.000                      0                16874        1.155        0.000                       0                  6457  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.082       -0.350                      8                16874        0.025        0.000                      0                16874        1.155        0.000                       0                  6457  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            8  Failing Endpoints,  Worst Slack       -0.082ns,  Total Violation       -0.350ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 1.129ns (37.684%)  route 1.867ns (62.316%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X0Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16/DOUTADOUT[0]
                         net (fo=7, routed)           0.714     1.620    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16_n_107
    SLICE_X16Y139        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.031     1.651 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/follow1_reg_265[16]_i_2_replica/O
                         net (fo=1, routed)           0.132     1.783    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[16]_repN
    SLICE_X15Y140        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.047     1.830 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_54/O
                         net (fo=1, routed)           0.040     1.870    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_54_n_8
    SLICE_X15Y140        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.031     1.901 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_47/O
                         net (fo=1, routed)           0.149     2.050    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_47_n_8
    SLICE_X15Y134        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     2.132 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_i_46/O
                         net (fo=10, routed)          0.057     2.189    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/grp_fu_587_p2
    SLICE_X15Y133        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.032     2.221 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg_i_40/O
                         net (fo=4, routed)           0.775     2.996    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/p_rect_packed_var_L5_6_we0
    RAMB18_X0Y36         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ap_clk
    RAMB18_X0Y36         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB18_X0Y36         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[1])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 -0.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/query_indexes9_reg_727_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/sext1_reg_569_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y138        FDRE                                         r  bd_0_i/hls_inst/inst/query_indexes9_reg_727_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y138        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/query_indexes9_reg_727_reg[11]/Q
                         net (fo=1, routed)           0.033     0.072    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/sext1_reg_569_reg[29]_0[11]
    SLICE_X48Y138        FDRE                                         r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/sext1_reg_569_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6507, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ap_clk
    SLICE_X48Y138        FDRE                                         r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/sext1_reg_569_reg[11]/C
                         clock pessimism              0.000     0.000    
    SLICE_X48Y138        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/sext1_reg_569_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X1Y37  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_23/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X1Y37  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_23/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X1Y37  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_23/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-0.082355, worst hold slack (WHS)=0.025000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-0.082355) is less than 0
HLS EXTRACTION: calculating BRAM count: (12 bram18) + 2 * (83 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 6766 6157 10 178 0 40 1718 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Jan 29 14:55:24 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1718
LUT:           6766
FF:            6157
DSP:             10
BRAM:           178
SRL:             40
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.960
CP achieved post-implementation:    3.382
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Jan 29 14:55:24 2020...
INFO: [HLS 200-112] Total elapsed time: 1414.93 seconds; peak allocated memory: 201.201 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Jan 29 14:55:25 2020...
