#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x560722d48d90 .scope module, "GfxTb" "GfxTb" 2 8;
 .timescale -9 -10;
P_0x560722c64fc0 .param/l "HIGH" 1 2 13, C4<1>;
P_0x560722c65000 .param/l "HZ" 1 2 14, C4<z>;
P_0x560722c65040 .param/l "LOW" 1 2 12, C4<0>;
P_0x560722c65080 .param/real "T_UCLK" 1 2 10, Cr<m4f71a2e7f6f4c000gfc8>; value=79.4439
P_0x560722c650c0 .param/real "T_VCLK" 1 2 9, Cr<m4f71a2e7f6f4c000gfc7>; value=39.7219
L_0x560722d84680/d .functor BUFZ 1, v0x560722d839c0_0, C4<0>, C4<0>, C4<0>;
L_0x560722d84680 .delay 1 (60,60,60) L_0x560722d84680/d;
v0x560722d81e60_0 .net *"_ivl_39", 7 0, L_0x560722d89530;  1 drivers
L_0x7b2d552938d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560722d81f60_0 .net/2u *"_ivl_53", 5 0, L_0x7b2d552938d0;  1 drivers
L_0x560722da1c20 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
v0x560722d82040_0 .net8 *"_ivl_60", 0 0, L_0x560722da1c20;  1 drivers, strength-aware
L_0x560722da1c90 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
v0x560722d82100_0 .net8 *"_ivl_63", 0 0, L_0x560722da1c90;  1 drivers, strength-aware
L_0x560722da1d60 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
v0x560722d821e0_0 .net8 *"_ivl_66", 0 0, L_0x560722da1d60;  1 drivers, strength-aware
L_0x560722da1dd0 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
v0x560722d822c0_0 .net8 *"_ivl_69", 0 0, L_0x560722da1dd0;  1 drivers, strength-aware
L_0x560722da1eb0 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
v0x560722d823a0_0 .net8 *"_ivl_72", 0 0, L_0x560722da1eb0;  1 drivers, strength-aware
L_0x560722da1f20 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
v0x560722d82480_0 .net8 *"_ivl_75", 0 0, L_0x560722da1f20;  1 drivers, strength-aware
L_0x560722da1e40 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
v0x560722d82560_0 .net8 *"_ivl_78", 0 0, L_0x560722da1e40;  1 drivers, strength-aware
L_0x560722da23b0 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
v0x560722d826d0_0 .net8 *"_ivl_81", 0 0, L_0x560722da23b0;  1 drivers, strength-aware
v0x560722d827b0_0 .net "bd_int_ctrl", 3 0, L_0x560722d85110;  1 drivers
RS_0x7b2d552dc3a8 .resolv tri, v0x560722d83460_0, L_0x560722d85630, L_0x560722d87c70, L_0x560722da0c80;
v0x560722d82870_0 .net8 "cbus_data", 7 0, RS_0x7b2d552dc3a8;  4 drivers
v0x560722d82910_0 .net "clk", 0 0, L_0x560722d84680;  1 drivers
v0x560722d829b0_0 .net "dma_active", 0 0, L_0x560722da3bf0;  1 drivers
L_0x560722d84e30 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7b2d552dd098 .resolv tri, L_0x560722d84af0, L_0x560722d84e30;
v0x560722d82ae0_0 .net8 "dma_ce_b", 0 0, RS_0x7b2d552dd098;  2 drivers, strength-aware
v0x560722d82bb0_0 .net "dma_vaddr_sel", 0 0, L_0x560722da3d00;  1 drivers
v0x560722d82c50_0 .net "dma_vram_addr", 15 0, L_0x560722da30c0;  1 drivers
v0x560722d82d20_0 .net "dma_vram_we_b", 0 0, L_0x560722da3a90;  1 drivers
RS_0x7b2d552dc0a8 .resolv tri, L_0x560722d853b0, L_0x560722da3ec0;
I0x560722cad800 .island tran;
p0x7b2d552dc0a8 .port I0x560722cad800, RS_0x7b2d552dc0a8;
v0x560722d82dc0_0 .net8 "dram_addr", 14 0, p0x7b2d552dc0a8;  2 drivers, strength-aware
L_0x560722d84ea0 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
RS_0x7b2d552dc648 .resolv tri, L_0x560722d849b0, L_0x560722d84ea0;
v0x560722d82e60_0 .net8 "dram_ce_b", 0 0, RS_0x7b2d552dc648;  2 drivers, strength-aware
RS_0x7b2d552dc3d8 .resolv tri, L_0x560722d859c0, L_0x560722d860c0;
v0x560722d82f00_0 .net8 "dram_data", 7 0, RS_0x7b2d552dc3d8;  2 drivers
L_0x560722d84f40 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
RS_0x7b2d552dc678 .resolv tri, L_0x560722d84be0, L_0x560722d84f40;
v0x560722d82fa0_0 .net8 "dram_re_b", 0 0, RS_0x7b2d552dc678;  2 drivers, strength-aware
L_0x560722d84fb0 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7b2d552dc6a8 .resolv tri, L_0x560722d84d90, L_0x560722d84fb0, L_0x560722da2e30;
v0x560722d83070_0 .net8 "dram_we_b", 0 0, RS_0x7b2d552dc6a8;  3 drivers, strength-aware
v0x560722d83110_0 .net "latch_vga_signals", 7 0, L_0x560722da1390;  1 drivers
v0x560722d831b0_0 .net "plt_data", 7 0, L_0x560722d880c0;  1 drivers
v0x560722d832a0_0 .var "reg_cbus_addr", 12 0;
v0x560722d83380_0 .var "reg_cbus_bank_sel", 1 0;
v0x560722d83460_0 .var "reg_cbus_data", 7 0;
v0x560722d83540_0 .var "reg_cbus_dma_ce_b", 0 0;
v0x560722d83600_0 .var "reg_cbus_dram_ce_b", 0 0;
v0x560722d836c0_0 .var "reg_cbus_plt_ce_b", 0 0;
v0x560722d83760_0 .var "reg_cbus_re_b", 0 0;
v0x560722d83800_0 .var "reg_cbus_vga_ce_b", 0 0;
v0x560722d838d0_0 .var "reg_cbus_we_b", 0 0;
v0x560722d839c0_0 .var "reg_clk2", 0 0;
v0x560722d83a60_0 .net "vga_enabled_b", 0 0, L_0x560722d9a760;  1 drivers
v0x560722d83b00_0 .net "vga_free_vbus", 0 0, L_0x560722d9ae80;  1 drivers
v0x560722d83ba0_0 .net "vga_hsync", 0 0, L_0x560722d88da0;  1 drivers
v0x560722d83c40_0 .net "vga_latch", 0 0, L_0x560722d9db20;  1 drivers
v0x560722d83ce0_0 .net "vga_out_b", 0 0, L_0x560722d9e330;  1 drivers
v0x560722d83dd0_0 .net "vga_palette_data", 1 0, L_0x560722d9d860;  1 drivers
v0x560722d83e70_0 .net "vga_pixel_data", 7 0, L_0x560722d9d470;  1 drivers
L_0x560722da17b0 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
RS_0x7b2d552e0278 .resolv tri, L_0x560722da1430, L_0x560722da17b0;
v0x560722d83f40_0 .net8 "vga_signal_hsync", 0 0, RS_0x7b2d552e0278;  2 drivers, strength-aware
RS_0x7b2d552df318 .resolv tri, L_0x560722da1980, L_0x560722da2070;
v0x560722d83fe0_0 .net8 "vga_signal_rgb", 7 0, RS_0x7b2d552df318;  2 drivers
L_0x560722da1870 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
RS_0x7b2d552e02a8 .resolv tri, L_0x560722da1520, L_0x560722da1870;
v0x560722d840b0_0 .net8 "vga_signal_vsync", 0 0, RS_0x7b2d552e02a8;  2 drivers, strength-aware
v0x560722d84150_0 .net "vga_vram_addr", 15 0, L_0x560722d9abc0;  1 drivers
v0x560722d84220_0 .net "vga_vsync", 0 0, L_0x560722d9a560;  1 drivers
v0x560722d842f0_0 .net "vram0_cs_b", 0 0, L_0x560722d84910;  1 drivers
v0x560722d843c0_0 .net "vram1_cs_b", 0 0, L_0x560722d893a0;  1 drivers
v0x560722d844b0_0 .net "vram_addr", 15 0, L_0x560722d89870;  1 drivers
RS_0x7b2d552dd128 .resolv tri, L_0x560722d866d0, L_0x560722d86e10, L_0x560722da36f0;
v0x560722d84550_0 .net8 "vram_data", 7 0, RS_0x7b2d552dd128;  3 drivers
L_0x560722d84910 .part L_0x560722d89870, 15, 1;
L_0x560722d849b0 .part L_0x560722d85110, 0, 1;
L_0x560722d84af0 .part L_0x560722d85110, 1, 1;
L_0x560722d84be0 .part L_0x560722d85110, 2, 1;
L_0x560722d84d90 .part L_0x560722d85110, 3, 1;
L_0x560722d85240 .concat [ 1 1 1 1], v0x560722d83600_0, v0x560722d83540_0, v0x560722d83760_0, v0x560722d838d0_0;
L_0x560722d854a0 .concat [ 13 2 0 0], v0x560722d832a0_0, v0x560722d83380_0;
L_0x560722d868b0 .part L_0x560722d89870, 0, 15;
L_0x560722d86ff0 .part L_0x560722d89870, 0, 15;
L_0x560722d881f0 .part v0x560722d832a0_0, 0, 10;
L_0x560722d88390 .concat [ 8 2 0 0], L_0x560722d9d470, L_0x560722d9d860;
L_0x560722d88cb0 .part L_0x560722da30c0, 0, 8;
L_0x560722d88e10 .part L_0x560722d9abc0, 0, 8;
L_0x560722d89530 .part L_0x560722da30c0, 8, 8;
L_0x560722d89650 .concat [ 8 0 0 0], L_0x560722d89530;
L_0x560722d89740 .part L_0x560722d9abc0, 8, 8;
L_0x560722d89870 .concat8 [ 8 8 0 0], L_0x560722d88520, L_0x560722d88f00;
L_0x560722d9f4e0 .part v0x560722d832a0_0, 0, 2;
L_0x560722da1430 .part L_0x560722da1390, 0, 1;
L_0x560722da1520 .part L_0x560722da1390, 1, 1;
L_0x560722da1710 .concat [ 1 1 6 0], L_0x560722d88da0, L_0x560722d9a560, L_0x7b2d552938d0;
LS_0x560722da2070_0_0 .concat8 [ 1 1 1 1], L_0x560722da1c20, L_0x560722da1c90, L_0x560722da1d60, L_0x560722da1dd0;
LS_0x560722da2070_0_4 .concat8 [ 1 1 1 1], L_0x560722da1eb0, L_0x560722da1f20, L_0x560722da1e40, L_0x560722da23b0;
L_0x560722da2070 .concat8 [ 4 4 0 0], LS_0x560722da2070_0_0, LS_0x560722da2070_0_4;
L_0x560722da3ec0 .part/pv L_0x560722da2c10, 13, 2, 15;
p0x7b2d552dd0c8 .port I0x560722cad800, L_0x560722da2a70;
 .tranvp 15 13 0, I0x560722cad800, p0x7b2d552dc0a8 p0x7b2d552dd0c8;
S_0x560722d52940 .scope module, "bdAddrInst" "BusDriver" 2 94, 3 103 0, S_0x560722d48d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 15 "i_a";
    .port_info 2 /OUTPUT 15 "o_y";
P_0x560722d58640 .param/l "BusWidth" 0 3 104, +C4<00000000000000000000000000001111>;
P_0x560722d58680 .param/l "Delay" 0 3 105, +C4<00000000000000000000000000000101>;
o0x7b2d552dc018 .functor BUFZ 15, C4<zzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560722d17220_0 name=_ivl_0
v0x560722d13cd0_0 .net "i_a", 14 0, L_0x560722d854a0;  1 drivers
v0x560722d11d30_0 .net "i_oe_b", 0 0, L_0x560722da3bf0;  alias, 1 drivers
v0x560722d10c90_0 .net8 "o_y", 14 0, p0x7b2d552dc0a8;  alias, 2 drivers, strength-aware
L_0x560722d853b0 .delay 15 (50,50,50) L_0x560722d853b0/d;
L_0x560722d853b0/d .functor MUXZ 15, L_0x560722d854a0, o0x7b2d552dc018, L_0x560722da3bf0, C4<>;
S_0x560722d52e10 .scope module, "bdCtrlInst" "BusDriver" 2 86, 3 103 0, S_0x560722d48d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 4 "i_a";
    .port_info 2 /OUTPUT 4 "o_y";
P_0x560722d5ab80 .param/l "BusWidth" 0 3 104, +C4<00000000000000000000000000000100>;
P_0x560722d5abc0 .param/l "Delay" 0 3 105, +C4<00000000000000000000000000000101>;
o0x7b2d552dc168 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x560722d0f9c0_0 name=_ivl_0
v0x560722d0e960_0 .net "i_a", 3 0, L_0x560722d85240;  1 drivers
v0x560722cb3340_0 .net "i_oe_b", 0 0, L_0x560722da3bf0;  alias, 1 drivers
v0x560722d6e8e0_0 .net "o_y", 3 0, L_0x560722d85110;  alias, 1 drivers
L_0x560722d85110 .delay 4 (50,50,50) L_0x560722d85110/d;
L_0x560722d85110/d .functor MUXZ 4, L_0x560722d85240, o0x7b2d552dc168, L_0x560722da3bf0, C4<>;
S_0x560722d387a0 .scope module, "bdDataInst" "BidBusDriver" 2 102, 3 114 0, S_0x560722d48d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 1 "i_dir";
    .port_info 2 /INOUT 8 "io_a";
    .port_info 3 /INOUT 8 "io_b";
P_0x560722d6e6b0 .param/l "BusWidth" 0 3 115, +C4<00000000000000000000000000001000>;
P_0x560722d6e6f0 .param/l "Delay" 0 3 116, +C4<00000000000000000000000000000101>;
L_0x560722d85590 .functor OR 1, L_0x560722da3bf0, v0x560722d83760_0, C4<0>, C4<0>;
L_0x560722d85920 .functor OR 1, L_0x560722da3bf0, L_0x560722d85850, C4<0>, C4<0>;
v0x560722d6ec40_0 .net *"_ivl_1", 0 0, L_0x560722d85590;  1 drivers
o0x7b2d552dc2b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560722d6ece0_0 name=_ivl_10
o0x7b2d552dc2e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560722d6edc0_0 name=_ivl_2
v0x560722d6eeb0_0 .net *"_ivl_7", 0 0, L_0x560722d85850;  1 drivers
v0x560722d6ef70_0 .net *"_ivl_9", 0 0, L_0x560722d85920;  1 drivers
v0x560722d6f080_0 .net "i_dir", 0 0, v0x560722d83760_0;  1 drivers
v0x560722d6f140_0 .net "i_oe_b", 0 0, L_0x560722da3bf0;  alias, 1 drivers
v0x560722d6f230_0 .net8 "io_a", 7 0, RS_0x7b2d552dc3a8;  alias, 4 drivers
v0x560722d6f310_0 .net8 "io_b", 7 0, RS_0x7b2d552dc3d8;  alias, 2 drivers
L_0x560722d85630 .delay 8 (50,50,50) L_0x560722d85630/d;
L_0x560722d85630/d .functor MUXZ 8, RS_0x7b2d552dc3d8, o0x7b2d552dc2e8, L_0x560722d85590, C4<>;
L_0x560722d85850 .reduce/nor v0x560722d83760_0;
L_0x560722d859c0 .delay 8 (50,50,50) L_0x560722d859c0/d;
L_0x560722d859c0/d .functor MUXZ 8, RS_0x7b2d552dc3a8, o0x7b2d552dc2b8, L_0x560722d85920, C4<>;
S_0x560722d44280 .scope module, "dram32Inst0" "Ram" 2 112, 3 3 0, S_0x560722d48d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INPUT 1 "i_we_b";
    .port_info 3 /INPUT 15 "i_addr";
    .port_info 4 /INOUT 8 "io_data";
P_0x560722d6f470 .param/l "AddrWidth" 0 3 4, +C4<00000000000000000000000000001111>;
P_0x560722d6f4b0 .param/l "Delay" 0 3 6, +C4<00000000000000000000000000001111>;
P_0x560722d6f4f0 .param/l "HZDelay1" 0 3 7, +C4<00000000000000000000000000000000>;
P_0x560722d6f530 .param/l "HZDelay2" 0 3 8, +C4<00000000000000000000000000000110>;
P_0x560722d6f570 .param/str "InitFile" 0 3 5, "\000";
L_0x560722d85c60 .functor NOT 1, RS_0x7b2d552dc678, C4<0>, C4<0>, C4<0>;
L_0x560722d85cd0 .functor NOT 1, RS_0x7b2d552dc648, C4<0>, C4<0>, C4<0>;
L_0x560722d85e00 .functor AND 1, L_0x560722d85c60, L_0x560722d85cd0, C4<1>, C4<1>;
v0x560722d6f8e0_0 .net *"_ivl_0", 0 0, L_0x560722d85c60;  1 drivers
L_0x7b2d55293018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560722d6f9e0_0 .net *"_ivl_11", 1 0, L_0x7b2d55293018;  1 drivers
o0x7b2d552dc528 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560722d6fac0_0 name=_ivl_12
v0x560722d6fbb0_0 .net *"_ivl_2", 0 0, L_0x560722d85cd0;  1 drivers
v0x560722d6fc90_0 .net *"_ivl_5", 0 0, L_0x560722d85e00;  1 drivers
v0x560722d6fda0_0 .net *"_ivl_6", 7 0, L_0x560722d85ea0;  1 drivers
v0x560722d6fe80_0 .net *"_ivl_8", 16 0, L_0x560722d85f40;  1 drivers
v0x560722d6ff60_0 .var/i "i", 31 0;
v0x560722d70040_0 .net8 "i_addr", 14 0, p0x7b2d552dc0a8;  alias, 2 drivers, strength-aware
v0x560722d70100_0 .net8 "i_ce_b", 0 0, RS_0x7b2d552dc648;  alias, 2 drivers, strength-aware
v0x560722d701a0_0 .net8 "i_re_b", 0 0, RS_0x7b2d552dc678;  alias, 2 drivers, strength-aware
v0x560722d70260_0 .net8 "i_we_b", 0 0, RS_0x7b2d552dc6a8;  alias, 3 drivers, strength-aware
v0x560722d70320_0 .net8 "io_data", 7 0, RS_0x7b2d552dc3d8;  alias, 2 drivers
v0x560722d70410 .array "reg_mem", 32767 0, 7 0;
E_0x560722cae4e0/0 .event anyedge, v0x560722d6f310_0, v0x560722d10c90_0, v0x560722d701a0_0, v0x560722d70260_0;
E_0x560722cae4e0/1 .event anyedge, v0x560722d70100_0;
E_0x560722cae4e0 .event/or E_0x560722cae4e0/0, E_0x560722cae4e0/1;
L_0x560722d85ea0 .array/port v0x560722d70410, L_0x560722d85f40;
L_0x560722d85f40 .concat [ 15 2 0 0], p0x7b2d552dc0a8, L_0x7b2d55293018;
L_0x560722d860c0 .delay 8 (150,150,150) L_0x560722d860c0/d;
L_0x560722d860c0/d .functor MUXZ 8, o0x7b2d552dc528, L_0x560722d85ea0, L_0x560722d85e00, C4<>;
S_0x560722d331a0 .scope module, "gfxAddrMuxInst0" "GfxAddrMux" 2 159, 4 5 0, S_0x560722d48d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_addr_sel";
    .port_info 1 /INPUT 8 "i_dma_addr";
    .port_info 2 /INPUT 8 "i_vga_addr";
    .port_info 3 /OUTPUT 8 "o_addr";
    .port_info 4 /OUTPUT 1 "o_addr7_b";
L_0x560722d88750 .functor NOT 1, L_0x560722d88660, C4<0>, C4<0>, C4<0>;
L_0x560722d88900 .functor NOT 1, L_0x560722d88810, C4<0>, C4<0>, C4<0>;
v0x560722d705d0_0 .net *"_ivl_3", 0 0, L_0x560722d88660;  1 drivers
v0x560722d706d0_0 .net *"_ivl_4", 0 0, L_0x560722d88750;  1 drivers
v0x560722d707b0_0 .net *"_ivl_7", 0 0, L_0x560722d88810;  1 drivers
v0x560722d70870_0 .net *"_ivl_8", 0 0, L_0x560722d88900;  1 drivers
v0x560722d70950_0 .net "i_addr_sel", 0 0, L_0x560722da3d00;  alias, 1 drivers
v0x560722d70a60_0 .net "i_dma_addr", 7 0, L_0x560722d88cb0;  1 drivers
v0x560722d70b40_0 .net "i_vga_addr", 7 0, L_0x560722d88e10;  1 drivers
v0x560722d70c20_0 .net "o_addr", 7 0, L_0x560722d88520;  1 drivers
v0x560722d70d00_0 .net "o_addr7_b", 0 0, L_0x560722d889c0;  1 drivers
L_0x560722d88520 .delay 8 (100,100,100) L_0x560722d88520/d;
L_0x560722d88520/d .functor MUXZ 8, L_0x560722d88e10, L_0x560722d88cb0, L_0x560722da3d00, C4<>;
L_0x560722d88660 .part L_0x560722d88cb0, 7, 1;
L_0x560722d88810 .part L_0x560722d88e10, 7, 1;
L_0x560722d889c0 .delay 1 (100,100,100) L_0x560722d889c0/d;
L_0x560722d889c0/d .functor MUXZ 1, L_0x560722d88900, L_0x560722d88750, L_0x560722da3d00, C4<>;
S_0x560722d0c3d0 .scope module, "gfxAddrMuxInst1" "GfxAddrMux" 2 166, 4 5 0, S_0x560722d48d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_addr_sel";
    .port_info 1 /INPUT 8 "i_dma_addr";
    .port_info 2 /INPUT 8 "i_vga_addr";
    .port_info 3 /OUTPUT 8 "o_addr";
    .port_info 4 /OUTPUT 1 "o_addr7_b";
L_0x560722d89130 .functor NOT 1, L_0x560722d89040, C4<0>, C4<0>, C4<0>;
L_0x560722d892e0 .functor NOT 1, L_0x560722d891f0, C4<0>, C4<0>, C4<0>;
v0x560722d70ef0_0 .net *"_ivl_3", 0 0, L_0x560722d89040;  1 drivers
v0x560722d70ff0_0 .net *"_ivl_4", 0 0, L_0x560722d89130;  1 drivers
v0x560722d710d0_0 .net *"_ivl_7", 0 0, L_0x560722d891f0;  1 drivers
v0x560722d711c0_0 .net *"_ivl_8", 0 0, L_0x560722d892e0;  1 drivers
v0x560722d712a0_0 .net "i_addr_sel", 0 0, L_0x560722da3d00;  alias, 1 drivers
v0x560722d71390_0 .net "i_dma_addr", 7 0, L_0x560722d89650;  1 drivers
v0x560722d71450_0 .net "i_vga_addr", 7 0, L_0x560722d89740;  1 drivers
v0x560722d71530_0 .net "o_addr", 7 0, L_0x560722d88f00;  1 drivers
v0x560722d71610_0 .net "o_addr7_b", 0 0, L_0x560722d893a0;  alias, 1 drivers
L_0x560722d88f00 .delay 8 (100,100,100) L_0x560722d88f00/d;
L_0x560722d88f00/d .functor MUXZ 8, L_0x560722d89740, L_0x560722d89650, L_0x560722da3d00, C4<>;
L_0x560722d89040 .part L_0x560722d89650, 7, 1;
L_0x560722d891f0 .part L_0x560722d89740, 7, 1;
L_0x560722d893a0 .delay 1 (100,100,100) L_0x560722d893a0/d;
L_0x560722d893a0/d .functor MUXZ 1, L_0x560722d892e0, L_0x560722d89130, L_0x560722da3d00, C4<>;
S_0x560722d0c720 .scope module, "gfxDmaInst" "GfxDma" 2 222, 5 44 0, S_0x560722d48d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_clk2";
    .port_info 2 /INPUT 1 "i_clk3";
    .port_info 3 /INPUT 1 "i_src_ce_b";
    .port_info 4 /INOUT 1 "io_src_we_b";
    .port_info 5 /INOUT 13 "io_src_addr";
    .port_info 6 /OUTPUT 2 "o_src_ram_page";
    .port_info 7 /INOUT 8 "i_src_data";
    .port_info 8 /OUTPUT 1 "o_dst_we_b";
    .port_info 9 /OUTPUT 16 "o_dst_addr";
    .port_info 10 /OUTPUT 8 "o_dst_data";
    .port_info 11 /INPUT 1 "i_free_vbus";
    .port_info 12 /OUTPUT 1 "o_addr_sel";
    .port_info 13 /OUTPUT 1 "o_active";
P_0x560722d71830 .param/l "CFG_CPY_ALL" 1 5 79, C4<1>;
P_0x560722d71870 .param/l "CFG_CPY_NON_ZERO" 1 5 78, C4<0>;
P_0x560722d718b0 .param/l "CTRL_ADDR_DST_ADDR_H" 1 5 71, C4<011>;
P_0x560722d718f0 .param/l "CTRL_ADDR_DST_ADDR_L" 1 5 70, C4<010>;
P_0x560722d71930 .param/l "CTRL_ADDR_HEIGHT" 1 5 73, C4<101>;
P_0x560722d71970 .param/l "CTRL_ADDR_MASK" 1 5 74, C4<110>;
P_0x560722d719b0 .param/l "CTRL_ADDR_SRC_ADDR_H" 1 5 69, C4<001>;
P_0x560722d719f0 .param/l "CTRL_ADDR_SRC_ADDR_L" 1 5 68, C4<000>;
P_0x560722d71a30 .param/l "CTRL_ADDR_STATE" 1 5 75, C4<111>;
P_0x560722d71a70 .param/l "CTRL_ADDR_WIDTH" 1 5 72, C4<100>;
L_0x560722da2500 .functor AND 1, v0x560722d73bd0_0, v0x560722d747d0_0, C4<1>, C4<1>;
L_0x7b2d55293918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560722da2780 .functor XNOR 1, v0x560722d73c90_0, L_0x7b2d55293918, C4<0>, C4<0>;
L_0x560722da2960 .functor AND 1, L_0x560722da2780, L_0x560722da2840, C4<1>, C4<1>;
L_0x560722da30c0/d .functor BUFZ 16, v0x560722d74610_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x560722da30c0 .delay 16 (0,0,0) L_0x560722da30c0/d;
L_0x560722da35b0 .functor AND 1, L_0x560722da2500, L_0x560722da34c0, C4<1>, C4<1>;
L_0x560722da38d0 .functor NOT 1, L_0x560722da2500, C4<0>, C4<0>, C4<0>;
L_0x560722da3980 .functor OR 1, L_0x560722da38d0, L_0x560722da2960, C4<0>, C4<0>;
L_0x560722da3a90/d .functor OR 1, L_0x560722da3980, v0x560722d839c0_0, C4<0>, C4<0>;
L_0x560722da3a90 .delay 1 (60,60,60) L_0x560722da3a90/d;
L_0x560722da3bf0/d .functor BUFZ 1, v0x560722d73a50_0, C4<0>, C4<0>, C4<0>;
L_0x560722da3bf0 .delay 1 (20,20,20) L_0x560722da3bf0/d;
L_0x560722da3d00/d .functor BUFZ 1, v0x560722d747d0_0, C4<0>, C4<0>, C4<0>;
L_0x560722da3d00 .delay 1 (50,50,50) L_0x560722da3d00/d;
o0x7b2d552dccd8 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560722d720c0_0 name=_ivl_12
o0x7b2d552dcd08 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x560722d721c0_0 name=_ivl_16
v0x560722d722a0_0 .net/2u *"_ivl_2", 0 0, L_0x7b2d55293918;  1 drivers
L_0x7b2d552939a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560722d72360_0 .net/2u *"_ivl_20", 0 0, L_0x7b2d552939a8;  1 drivers
o0x7b2d552dcd98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x560722d72440_0 name=_ivl_22
v0x560722d72570_0 .net *"_ivl_26", 7 0, L_0x560722da3020;  1 drivers
v0x560722d72650_0 .net *"_ivl_28", 7 0, L_0x560722da3190;  1 drivers
v0x560722d72730_0 .net *"_ivl_35", 0 0, L_0x560722da34c0;  1 drivers
v0x560722d727f0_0 .net *"_ivl_37", 0 0, L_0x560722da35b0;  1 drivers
o0x7b2d552dce88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560722d72940_0 name=_ivl_38
v0x560722d72a20_0 .net *"_ivl_4", 0 0, L_0x560722da2780;  1 drivers
v0x560722d72ae0_0 .net *"_ivl_42", 0 0, L_0x560722da38d0;  1 drivers
v0x560722d72bc0_0 .net *"_ivl_45", 0 0, L_0x560722da3980;  1 drivers
L_0x7b2d55293960 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x560722d72c80_0 .net/2u *"_ivl_6", 7 0, L_0x7b2d55293960;  1 drivers
v0x560722d72d60_0 .net *"_ivl_8", 0 0, L_0x560722da2840;  1 drivers
v0x560722d72e20_0 .net "dst_addr_offset", 15 0, L_0x560722da3300;  1 drivers
v0x560722d72f00_0 .net "dst_out_enabled", 0 0, L_0x560722da2500;  1 drivers
v0x560722d72fc0_0 .net "i_clk", 0 0, L_0x560722d84680;  alias, 1 drivers
v0x560722d73080_0 .net "i_clk2", 0 0, v0x560722d839c0_0;  1 drivers
v0x560722d73140_0 .net "i_clk3", 0 0, L_0x560722d84680;  alias, 1 drivers
v0x560722d731e0_0 .net "i_free_vbus", 0 0, L_0x560722d9ae80;  alias, 1 drivers
v0x560722d73280_0 .net8 "i_src_ce_b", 0 0, RS_0x7b2d552dd098;  alias, 2 drivers, strength-aware
v0x560722d73340_0 .net8 "i_src_data", 7 0, RS_0x7b2d552dc3d8;  alias, 2 drivers
v0x560722d73400_0 .net8 "io_src_addr", 12 0, p0x7b2d552dd0c8;  1 drivers, strength-aware
v0x560722d734e0_0 .net8 "io_src_we_b", 0 0, RS_0x7b2d552dc6a8;  alias, 3 drivers, strength-aware
v0x560722d73580_0 .net "o_active", 0 0, L_0x560722da3bf0;  alias, 1 drivers
v0x560722d73620_0 .net "o_addr_sel", 0 0, L_0x560722da3d00;  alias, 1 drivers
v0x560722d73710_0 .net "o_dst_addr", 15 0, L_0x560722da30c0;  alias, 1 drivers
v0x560722d737d0_0 .net8 "o_dst_data", 7 0, RS_0x7b2d552dd128;  alias, 3 drivers
v0x560722d738b0_0 .net "o_dst_we_b", 0 0, L_0x560722da3a90;  alias, 1 drivers
v0x560722d73970_0 .net "o_src_ram_page", 1 0, L_0x560722da2c10;  1 drivers
v0x560722d73a50_0 .var "reg_active", 0 0;
v0x560722d73b10_0 .var "reg_active_clk1", 0 0;
v0x560722d73bd0_0 .var "reg_active_clk2", 0 0;
v0x560722d73c90_0 .var "reg_ctrl_config", 0 0;
v0x560722d73d50_0 .var "reg_ctrl_cpy_x_mask", 4 0;
v0x560722d73e30_0 .var "reg_ctrl_cpy_y_mask", 2 0;
v0x560722d73f10_0 .var "reg_ctrl_data_mask", 1 0;
v0x560722d73ff0_0 .var "reg_ctrl_dst_x_origin", 7 0;
v0x560722d740d0_0 .var "reg_ctrl_dst_y_origin", 7 0;
v0x560722d741b0_0 .var "reg_ctrl_height", 7 0;
v0x560722d74290_0 .var "reg_ctrl_src_ram_page", 1 0;
v0x560722d74370_0 .var "reg_ctrl_src_x_origin", 7 0;
v0x560722d74450_0 .var "reg_ctrl_src_y_origin", 4 0;
v0x560722d74530_0 .var "reg_ctrl_width", 7 0;
v0x560722d74610_0 .var "reg_dst_addr_hold", 15 0;
v0x560722d746f0_0 .var "reg_dst_data_hold", 7 0;
v0x560722d747d0_0 .var "reg_free_vbus", 0 0;
v0x560722d74890_0 .var "reg_src_addr", 12 0;
v0x560722d74970_0 .var "reg_x_cnt", 7 0;
v0x560722d74a50_0 .var "reg_y_cnt", 7 0;
v0x560722d74b30_0 .net "skip_cpy", 0 0, L_0x560722da2960;  1 drivers
E_0x560722c89ba0 .event posedge, v0x560722d72fc0_0;
L_0x560722da2840 .cmp/eq 8, v0x560722d746f0_0, L_0x7b2d55293960;
L_0x560722da2a70 .delay 13 (20,20,20) L_0x560722da2a70/d;
L_0x560722da2a70/d .functor MUXZ 13, o0x7b2d552dccd8, v0x560722d74890_0, v0x560722d73b10_0, C4<>;
L_0x560722da2c10 .delay 2 (20,20,20) L_0x560722da2c10/d;
L_0x560722da2c10/d .functor MUXZ 2, o0x7b2d552dcd08, v0x560722d74290_0, v0x560722d73b10_0, C4<>;
L_0x560722da2e30 .delay 1 (50,50,50) L_0x560722da2e30/d;
L_0x560722da2e30/d .functor MUXZ 1, o0x7b2d552dcd98, L_0x7b2d552939a8, v0x560722d73b10_0, C4<>;
L_0x560722da3020 .arith/sub 8, v0x560722d740d0_0, v0x560722d74a50_0;
L_0x560722da3190 .arith/sub 8, v0x560722d73ff0_0, v0x560722d74970_0;
L_0x560722da3300 .concat [ 8 8 0 0], L_0x560722da3190, L_0x560722da3020;
L_0x560722da34c0 .reduce/nor L_0x560722d84680;
L_0x560722da36f0 .delay 8 (0,0,0) L_0x560722da36f0/d;
L_0x560722da36f0/d .functor MUXZ 8, o0x7b2d552dce88, v0x560722d746f0_0, L_0x560722da35b0, C4<>;
S_0x560722d74db0 .scope module, "gfxVgaInst" "GfxVga" 2 174, 6 28 0, S_0x560722d48d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_ctrl_ce_b";
    .port_info 2 /INPUT 1 "i_ctrl_re_b";
    .port_info 3 /INPUT 1 "i_ctrl_we_b";
    .port_info 4 /INPUT 2 "i_ctrl_addr";
    .port_info 5 /INOUT 8 "io_ctrl_data";
    .port_info 6 /OUTPUT 16 "o_vaddr";
    .port_info 7 /INPUT 8 "i_vdata";
    .port_info 8 /OUTPUT 1 "o_enabled_b";
    .port_info 9 /OUTPUT 1 "o_frame_start_b";
    .port_info 10 /OUTPUT 1 "o_frame_progress_b";
    .port_info 11 /OUTPUT 1 "o_frame_end_b";
    .port_info 12 /OUTPUT 1 "o_free_vbus";
    .port_info 13 /OUTPUT 1 "o_vga_out_b";
    .port_info 14 /OUTPUT 1 "o_vga_latch";
    .port_info 15 /OUTPUT 8 "o_pixel_data";
    .port_info 16 /OUTPUT 2 "o_palette";
    .port_info 17 /OUTPUT 1 "o_hsync";
    .port_info 18 /OUTPUT 1 "o_vsync";
P_0x560722d74f90 .param/l "ACTIVE_H_END" 1 6 65, C4<1000000011>;
P_0x560722d74fd0 .param/l "ACTIVE_V_END" 1 6 66, C4<0111100000>;
P_0x560722d75010 .param/l "CTRL_ADDR_PALETTE" 1 6 76, C4<11>;
P_0x560722d75050 .param/l "CTRL_ADDR_STATUS" 1 6 73, C4<00>;
P_0x560722d75090 .param/l "CTRL_ADDR_X_SHIFT" 1 6 74, C4<01>;
P_0x560722d750d0 .param/l "CTRL_ADDR_Y_SHIFT" 1 6 75, C4<10>;
P_0x560722d75110 .param/l "CTRL_DOUBLE_RES" 1 6 80, C4<01>;
P_0x560722d75150 .param/l "CTRL_ENABLE" 1 6 79, C4<00>;
P_0x560722d75190 .param/l "FRAME_END_LINE" 1 6 68, C4<0111100000>;
P_0x560722d751d0 .param/l "FRAME_START_LINE" 1 6 67, C4<0000000000>;
P_0x560722d75210 .param/l "HSYNC_END" 1 6 62, C4<1011110000>;
P_0x560722d75250 .param/l "HSYNC_START" 1 6 61, C4<1010010000>;
P_0x560722d75290 .param/l "H_CENTER_SHIFT" 1 6 58, C4<0001000000>;
P_0x560722d752d0 .param/l "H_CNT_RST" 1 6 59, C4<1100011111>;
P_0x560722d75310 .param/l "VGA_OUT_END" 1 6 70, C4<1001000011>;
P_0x560722d75350 .param/l "VGA_OUT_START" 1 6 69, C4<0001000100>;
P_0x560722d75390 .param/l "VSYNC_END" 1 6 64, C4<0111101100>;
P_0x560722d753d0 .param/l "VSYNC_START" 1 6 63, C4<0111101010>;
P_0x560722d75410 .param/l "V_CNT_RST" 1 6 60, C4<1000001101>;
L_0x560722d88da0/d .functor OR 1, L_0x560722d99ef0, L_0x560722d9a020, C4<0>, C4<0>;
L_0x560722d88da0 .delay 1 (50,50,50) L_0x560722d88da0/d;
L_0x560722d9a560/d .functor OR 1, L_0x560722d9a2e0, L_0x560722d9a470, C4<0>, C4<0>;
L_0x560722d9a560 .delay 1 (50,50,50) L_0x560722d9a560/d;
L_0x560722d9ac30 .functor AND 1, L_0x560722d9a950, L_0x560722d9aa40, C4<1>, C4<1>;
L_0x560722d9acf0 .functor NOT 1, L_0x560722d9ac30, C4<0>, C4<0>, C4<0>;
L_0x560722d9ae80/d .functor OR 1, L_0x560722d9acf0, L_0x560722d9ade0, C4<0>, C4<0>;
L_0x560722d9ae80 .delay 1 (60,60,60) L_0x560722d9ae80/d;
L_0x560722d9abc0/d .functor BUFZ 16, L_0x560722d9bdc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x560722d9abc0 .delay 16 (120,120,120) L_0x560722d9abc0/d;
L_0x560722d9d860/d .functor BUFZ 2, v0x560722d7bbe0_0, C4<00>, C4<00>, C4<00>;
L_0x560722d9d860 .delay 2 (20,20,20) L_0x560722d9d860/d;
L_0x560722d9da10 .functor NOT 1, L_0x560722d9d970, C4<0>, C4<0>, C4<0>;
L_0x560722d9e150 .functor OR 1, L_0x560722d9de50, L_0x560722d9def0, C4<0>, C4<0>;
L_0x560722d9e260 .functor NOT 1, L_0x560722d899f0, C4<0>, C4<0>, C4<0>;
L_0x560722d9e330/d .functor OR 1, L_0x560722d9e150, L_0x560722d9e260, C4<0>, C4<0>;
L_0x560722d9e330 .delay 1 (50,50,50) L_0x560722d9e330/d;
L_0x560722d9e580 .functor NOT 1, L_0x560722d899f0, C4<0>, C4<0>, C4<0>;
L_0x560722d9e6f0/d .functor OR 1, L_0x560722d9e490, L_0x560722d9e580, C4<0>, C4<0>;
L_0x560722d9e6f0 .delay 1 (50,50,50) L_0x560722d9e6f0/d;
L_0x560722d9ebb0 .functor NOT 1, L_0x560722d899f0, C4<0>, C4<0>, C4<0>;
L_0x560722d9e680/d .functor OR 1, L_0x560722d9ea70, L_0x560722d9ebb0, C4<0>, C4<0>;
L_0x560722d9e680 .delay 1 (50,50,50) L_0x560722d9e680/d;
L_0x560722d9f170 .functor NOT 1, L_0x560722d899f0, C4<0>, C4<0>, C4<0>;
L_0x560722d9f270/d .functor OR 1, L_0x560722d9eef0, L_0x560722d9f170, C4<0>, C4<0>;
L_0x560722d9f270 .delay 1 (50,50,50) L_0x560722d9f270/d;
L_0x560722d9f420 .functor OR 1, v0x560722d83800_0, v0x560722d83760_0, C4<0>, C4<0>;
L_0x560722d9f620 .functor OR 1, L_0x560722d9f420, L_0x560722d9f580, C4<0>, C4<0>;
L_0x560722da10c0/d .functor BUFZ 8, RS_0x7b2d552dd128, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x560722da10c0 .delay 8 (30,30,30) L_0x560722da10c0/d;
v0x560722d75f60_0 .net *"_ivl_101", 1 0, L_0x560722d9c8a0;  1 drivers
v0x560722d76060_0 .net *"_ivl_105", 0 0, L_0x560722d9cb40;  1 drivers
v0x560722d76140_0 .net *"_ivl_107", 0 0, L_0x560722d9cd00;  1 drivers
v0x560722d76200_0 .net *"_ivl_108", 7 0, L_0x560722d9cda0;  1 drivers
v0x560722d762e0_0 .net *"_ivl_111", 0 0, L_0x560722d9cf70;  1 drivers
v0x560722d76410_0 .net *"_ivl_112", 7 0, L_0x560722d9d010;  1 drivers
L_0x7b2d55293258 .functor BUFT 1, C4<0001000000>, C4<0>, C4<0>, C4<0>;
v0x560722d764f0_0 .net/2u *"_ivl_12", 9 0, L_0x7b2d55293258;  1 drivers
v0x560722d765d0_0 .net *"_ivl_121", 0 0, L_0x560722d9d970;  1 drivers
v0x560722d766b0_0 .net *"_ivl_122", 0 0, L_0x560722d9da10;  1 drivers
L_0x7b2d55293570 .functor BUFT 1, C4<0001000100>, C4<0>, C4<0>, C4<0>;
v0x560722d76790_0 .net/2u *"_ivl_126", 9 0, L_0x7b2d55293570;  1 drivers
v0x560722d76870_0 .net *"_ivl_128", 0 0, L_0x560722d9de50;  1 drivers
L_0x7b2d552935b8 .functor BUFT 1, C4<1001000011>, C4<0>, C4<0>, C4<0>;
v0x560722d76930_0 .net/2u *"_ivl_130", 9 0, L_0x7b2d552935b8;  1 drivers
v0x560722d76a10_0 .net *"_ivl_132", 0 0, L_0x560722d9def0;  1 drivers
v0x560722d76ad0_0 .net *"_ivl_135", 0 0, L_0x560722d9e150;  1 drivers
v0x560722d76b90_0 .net *"_ivl_136", 0 0, L_0x560722d9e260;  1 drivers
L_0x7b2d55293600 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x560722d76c70_0 .net/2u *"_ivl_140", 9 0, L_0x7b2d55293600;  1 drivers
v0x560722d76d50_0 .net *"_ivl_142", 0 0, L_0x560722d9e490;  1 drivers
v0x560722d76e10_0 .net *"_ivl_144", 0 0, L_0x560722d9e580;  1 drivers
v0x560722d76ef0_0 .net *"_ivl_149", 4 0, L_0x560722d9e850;  1 drivers
L_0x7b2d55293648 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x560722d76fd0_0 .net/2u *"_ivl_150", 4 0, L_0x7b2d55293648;  1 drivers
v0x560722d770b0_0 .net *"_ivl_152", 0 0, L_0x560722d9ea70;  1 drivers
v0x560722d77170_0 .net *"_ivl_154", 0 0, L_0x560722d9ebb0;  1 drivers
L_0x7b2d55293690 .functor BUFT 1, C4<0111100000>, C4<0>, C4<0>, C4<0>;
v0x560722d77250_0 .net/2u *"_ivl_158", 9 0, L_0x7b2d55293690;  1 drivers
L_0x7b2d552932a0 .functor BUFT 1, C4<1010010000>, C4<0>, C4<0>, C4<0>;
v0x560722d77330_0 .net/2u *"_ivl_16", 9 0, L_0x7b2d552932a0;  1 drivers
v0x560722d77410_0 .net *"_ivl_160", 0 0, L_0x560722d9eef0;  1 drivers
v0x560722d774d0_0 .net *"_ivl_162", 0 0, L_0x560722d9f170;  1 drivers
v0x560722d775b0_0 .net *"_ivl_167", 0 0, L_0x560722d9f420;  1 drivers
v0x560722d77670_0 .net *"_ivl_169", 0 0, L_0x560722d9f580;  1 drivers
v0x560722d77730_0 .net *"_ivl_171", 0 0, L_0x560722d9f620;  1 drivers
o0x7b2d552dddb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560722d777f0_0 name=_ivl_172
L_0x7b2d552936d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560722d778d0_0 .net/2u *"_ivl_174", 1 0, L_0x7b2d552936d8;  1 drivers
v0x560722d779b0_0 .net *"_ivl_176", 0 0, L_0x560722d9f730;  1 drivers
L_0x7b2d55293720 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560722d77a70_0 .net/2u *"_ivl_178", 5 0, L_0x7b2d55293720;  1 drivers
v0x560722d77d60_0 .net *"_ivl_18", 0 0, L_0x560722d99ef0;  1 drivers
v0x560722d77e20_0 .net *"_ivl_180", 7 0, L_0x560722d9f9c0;  1 drivers
L_0x7b2d55293768 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x560722d77f00_0 .net/2u *"_ivl_182", 1 0, L_0x7b2d55293768;  1 drivers
v0x560722d77fe0_0 .net *"_ivl_184", 0 0, L_0x560722d9fab0;  1 drivers
L_0x7b2d552937b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x560722d780a0_0 .net/2u *"_ivl_186", 1 0, L_0x7b2d552937b0;  1 drivers
v0x560722d78180_0 .net *"_ivl_188", 0 0, L_0x560722d9fda0;  1 drivers
L_0x7b2d552937f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560722d78240_0 .net/2u *"_ivl_190", 1 0, L_0x7b2d552937f8;  1 drivers
v0x560722d78320_0 .net *"_ivl_192", 0 0, L_0x560722d9fe90;  1 drivers
L_0x7b2d55293840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560722d783e0_0 .net/2u *"_ivl_194", 5 0, L_0x7b2d55293840;  1 drivers
v0x560722d784c0_0 .net *"_ivl_196", 7 0, L_0x560722da0120;  1 drivers
L_0x7b2d55293888 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x560722d785a0_0 .net/2u *"_ivl_198", 7 0, L_0x7b2d55293888;  1 drivers
L_0x7b2d552932e8 .functor BUFT 1, C4<1011110000>, C4<0>, C4<0>, C4<0>;
v0x560722d78680_0 .net/2u *"_ivl_20", 9 0, L_0x7b2d552932e8;  1 drivers
v0x560722d78760_0 .net *"_ivl_200", 7 0, L_0x560722da0290;  1 drivers
v0x560722d78840_0 .net *"_ivl_202", 7 0, L_0x560722da05f0;  1 drivers
v0x560722d78920_0 .net *"_ivl_204", 7 0, L_0x560722da0780;  1 drivers
v0x560722d78a00_0 .net *"_ivl_206", 7 0, L_0x560722da0af0;  1 drivers
v0x560722d78ae0_0 .net *"_ivl_22", 0 0, L_0x560722d9a020;  1 drivers
L_0x7b2d55293330 .functor BUFT 1, C4<0111101010>, C4<0>, C4<0>, C4<0>;
v0x560722d78ba0_0 .net/2u *"_ivl_26", 9 0, L_0x7b2d55293330;  1 drivers
v0x560722d78c80_0 .net *"_ivl_28", 0 0, L_0x560722d9a2e0;  1 drivers
L_0x7b2d55293378 .functor BUFT 1, C4<0111101100>, C4<0>, C4<0>, C4<0>;
v0x560722d78d40_0 .net/2u *"_ivl_30", 9 0, L_0x7b2d55293378;  1 drivers
v0x560722d78e20_0 .net *"_ivl_32", 0 0, L_0x560722d9a470;  1 drivers
L_0x7b2d552933c0 .functor BUFT 1, C4<1000000011>, C4<0>, C4<0>, C4<0>;
v0x560722d78ee0_0 .net/2u *"_ivl_38", 9 0, L_0x7b2d552933c0;  1 drivers
L_0x7b2d552931c8 .functor BUFT 1, C4<1100011111>, C4<0>, C4<0>, C4<0>;
v0x560722d78fc0_0 .net/2u *"_ivl_4", 9 0, L_0x7b2d552931c8;  1 drivers
v0x560722d790a0_0 .net *"_ivl_40", 0 0, L_0x560722d9a950;  1 drivers
L_0x7b2d55293408 .functor BUFT 1, C4<0111100000>, C4<0>, C4<0>, C4<0>;
v0x560722d79160_0 .net/2u *"_ivl_42", 9 0, L_0x7b2d55293408;  1 drivers
v0x560722d79240_0 .net *"_ivl_44", 0 0, L_0x560722d9aa40;  1 drivers
v0x560722d79300_0 .net *"_ivl_48", 0 0, L_0x560722d9acf0;  1 drivers
v0x560722d793e0_0 .net *"_ivl_51", 0 0, L_0x560722d9ade0;  1 drivers
v0x560722d794c0_0 .net *"_ivl_55", 8 0, L_0x560722d9b030;  1 drivers
v0x560722d795a0_0 .net *"_ivl_57", 6 0, L_0x560722d9b150;  1 drivers
v0x560722d79680_0 .net *"_ivl_58", 15 0, L_0x560722d9b1f0;  1 drivers
v0x560722d79760_0 .net *"_ivl_61", 7 0, L_0x560722d9b3c0;  1 drivers
v0x560722d79840_0 .net *"_ivl_63", 7 0, L_0x560722d9b460;  1 drivers
v0x560722d79920_0 .net *"_ivl_64", 15 0, L_0x560722d9b630;  1 drivers
v0x560722d79a00_0 .net *"_ivl_69", 7 0, L_0x560722d9b590;  1 drivers
v0x560722d79ae0_0 .net *"_ivl_70", 7 0, L_0x560722d9b9b0;  1 drivers
v0x560722d79bc0_0 .net *"_ivl_73", 7 0, L_0x560722d9bb60;  1 drivers
v0x560722d79ca0_0 .net *"_ivl_74", 7 0, L_0x560722d9bc00;  1 drivers
L_0x7b2d55293210 .functor BUFT 1, C4<1000001101>, C4<0>, C4<0>, C4<0>;
v0x560722d79d80_0 .net/2u *"_ivl_8", 9 0, L_0x7b2d55293210;  1 drivers
L_0x7b2d55293450 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560722d79e60_0 .net/2u *"_ivl_80", 5 0, L_0x7b2d55293450;  1 drivers
v0x560722d79f40_0 .net *"_ivl_83", 1 0, L_0x560722d9bfe0;  1 drivers
L_0x7b2d55293498 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560722d7a020_0 .net/2u *"_ivl_86", 5 0, L_0x7b2d55293498;  1 drivers
v0x560722d7a100_0 .net *"_ivl_89", 1 0, L_0x560722d9c2a0;  1 drivers
L_0x7b2d552934e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560722d7a1e0_0 .net/2u *"_ivl_92", 5 0, L_0x7b2d552934e0;  1 drivers
v0x560722d7a2c0_0 .net *"_ivl_95", 1 0, L_0x560722d9c5c0;  1 drivers
L_0x7b2d55293528 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560722d7a3a0_0 .net/2u *"_ivl_98", 5 0, L_0x7b2d55293528;  1 drivers
v0x560722d7a480_0 .net "active", 0 0, L_0x560722d9ac30;  1 drivers
v0x560722d7a540_0 .net "ctrl_double_res", 0 0, L_0x560722d89a90;  1 drivers
v0x560722d7a600_0 .net "ctrl_enable", 0 0, L_0x560722d899f0;  1 drivers
v0x560722d7a6c0_0 .net "dbr_pixel", 7 0, L_0x560722d9d2e0;  1 drivers
v0x560722d7a7a0_0 .net "dbr_pixel0", 7 0, L_0x560722d9c160;  1 drivers
v0x560722d7a880_0 .net "dbr_pixel1", 7 0, L_0x560722d9c480;  1 drivers
v0x560722d7a960_0 .net "dbr_pixel2", 7 0, L_0x560722d9c760;  1 drivers
v0x560722d7aa40_0 .net "dbr_pixel3", 7 0, L_0x560722d9ca50;  1 drivers
v0x560722d7ab20_0 .net "h_cnt_rst", 0 0, L_0x560722d99b90;  1 drivers
v0x560722d7abe0_0 .net "h_cnt_shifted", 9 0, L_0x560722d99e00;  1 drivers
v0x560722d7acc0_0 .net "i_clk", 0 0, L_0x560722d84680;  alias, 1 drivers
v0x560722d7ad60_0 .net "i_ctrl_addr", 1 0, L_0x560722d9f4e0;  1 drivers
v0x560722d7ae40_0 .net "i_ctrl_ce_b", 0 0, v0x560722d83800_0;  1 drivers
v0x560722d7af00_0 .net "i_ctrl_re_b", 0 0, v0x560722d83760_0;  alias, 1 drivers
v0x560722d7afa0_0 .net "i_ctrl_we_b", 0 0, v0x560722d838d0_0;  1 drivers
v0x560722d7b040_0 .net8 "i_vdata", 7 0, RS_0x7b2d552dd128;  alias, 3 drivers
v0x560722d7b100_0 .net "i_vdata_delayed", 7 0, L_0x560722da10c0;  1 drivers
v0x560722d7b1c0_0 .net8 "io_ctrl_data", 7 0, RS_0x7b2d552dc3a8;  alias, 4 drivers
v0x560722d7b2b0_0 .net "o_enabled_b", 0 0, L_0x560722d9a760;  alias, 1 drivers
v0x560722d7b350_0 .net "o_frame_end_b", 0 0, L_0x560722d9f270;  1 drivers
v0x560722d7b410_0 .net "o_frame_progress_b", 0 0, L_0x560722d9e680;  1 drivers
v0x560722d7b4d0_0 .net "o_frame_start_b", 0 0, L_0x560722d9e6f0;  1 drivers
v0x560722d7b590_0 .net "o_free_vbus", 0 0, L_0x560722d9ae80;  alias, 1 drivers
v0x560722d7b660_0 .net "o_hsync", 0 0, L_0x560722d88da0;  alias, 1 drivers
v0x560722d7b700_0 .net "o_palette", 1 0, L_0x560722d9d860;  alias, 1 drivers
v0x560722d7b7e0_0 .net "o_pixel_data", 7 0, L_0x560722d9d470;  alias, 1 drivers
v0x560722d7b8c0_0 .net "o_vaddr", 15 0, L_0x560722d9abc0;  alias, 1 drivers
v0x560722d7b9a0_0 .net "o_vga_latch", 0 0, L_0x560722d9db20;  alias, 1 drivers
v0x560722d7ba60_0 .net "o_vga_out_b", 0 0, L_0x560722d9e330;  alias, 1 drivers
v0x560722d7bb20_0 .net "o_vsync", 0 0, L_0x560722d9a560;  alias, 1 drivers
v0x560722d7bbe0_0 .var "reg_ctrl_palette", 1 0;
v0x560722d7bcc0_0 .var "reg_ctrl_status", 1 0;
v0x560722d7bda0_0 .var "reg_ctrl_x_shift", 7 0;
v0x560722d7be80_0 .var "reg_ctrl_y_shift", 7 0;
v0x560722d7bf60_0 .var "reg_h_cnt", 9 0;
v0x560722d7c040_0 .var "reg_v_cnt", 9 0;
v0x560722d7c120_0 .var "reg_vdata", 7 0;
v0x560722d7c200_0 .net "v_cnt_rst", 0 0, L_0x560722d99c80;  1 drivers
v0x560722d7c2c0_0 .net "vaddr", 15 0, L_0x560722d9b720;  1 drivers
v0x560722d7c3a0_0 .net "vaddr_shifted", 15 0, L_0x560722d9bdc0;  1 drivers
E_0x560722d5f9d0 .event negedge, v0x560722d7afa0_0;
L_0x560722d899f0 .part v0x560722d7bcc0_0, 0, 1;
L_0x560722d89a90 .part v0x560722d7bcc0_0, 1, 1;
L_0x560722d99b90 .cmp/eq 10, v0x560722d7bf60_0, L_0x7b2d552931c8;
L_0x560722d99c80 .cmp/eq 10, v0x560722d7c040_0, L_0x7b2d55293210;
L_0x560722d99e00 .arith/sub 10, v0x560722d7bf60_0, L_0x7b2d55293258;
L_0x560722d99ef0 .cmp/gt 10, L_0x7b2d552932a0, v0x560722d7bf60_0;
L_0x560722d9a020 .cmp/ge 10, v0x560722d7bf60_0, L_0x7b2d552932e8;
L_0x560722d9a2e0 .cmp/gt 10, L_0x7b2d55293330, v0x560722d7c040_0;
L_0x560722d9a470 .cmp/ge 10, v0x560722d7c040_0, L_0x7b2d55293378;
L_0x560722d9a760 .delay 1 (50,50,50) L_0x560722d9a760/d;
L_0x560722d9a760/d .reduce/nor L_0x560722d899f0;
L_0x560722d9a950 .cmp/gt 10, L_0x7b2d552933c0, L_0x560722d99e00;
L_0x560722d9aa40 .cmp/gt 10, L_0x7b2d55293408, v0x560722d7c040_0;
L_0x560722d9ade0 .part v0x560722d7bf60_0, 0, 1;
L_0x560722d9b030 .part v0x560722d7c040_0, 0, 9;
L_0x560722d9b150 .part L_0x560722d99e00, 2, 7;
L_0x560722d9b1f0 .concat [ 7 9 0 0], L_0x560722d9b150, L_0x560722d9b030;
L_0x560722d9b3c0 .part v0x560722d7c040_0, 1, 8;
L_0x560722d9b460 .part L_0x560722d99e00, 1, 8;
L_0x560722d9b630 .concat [ 8 8 0 0], L_0x560722d9b460, L_0x560722d9b3c0;
L_0x560722d9b720 .functor MUXZ 16, L_0x560722d9b630, L_0x560722d9b1f0, L_0x560722d89a90, C4<>;
L_0x560722d9b590 .part L_0x560722d9b720, 8, 8;
L_0x560722d9b9b0 .arith/sum 8, L_0x560722d9b590, v0x560722d7be80_0;
L_0x560722d9bb60 .part L_0x560722d9b720, 0, 8;
L_0x560722d9bc00 .arith/sum 8, L_0x560722d9bb60, v0x560722d7bda0_0;
L_0x560722d9bdc0 .concat [ 8 8 0 0], L_0x560722d9bc00, L_0x560722d9b9b0;
L_0x560722d9bfe0 .part v0x560722d7c120_0, 0, 2;
L_0x560722d9c160 .concat [ 2 6 0 0], L_0x560722d9bfe0, L_0x7b2d55293450;
L_0x560722d9c2a0 .part v0x560722d7c120_0, 2, 2;
L_0x560722d9c480 .concat [ 2 6 0 0], L_0x560722d9c2a0, L_0x7b2d55293498;
L_0x560722d9c5c0 .part v0x560722d7c120_0, 4, 2;
L_0x560722d9c760 .concat [ 2 6 0 0], L_0x560722d9c5c0, L_0x7b2d552934e0;
L_0x560722d9c8a0 .part v0x560722d7c120_0, 6, 2;
L_0x560722d9ca50 .concat [ 2 6 0 0], L_0x560722d9c8a0, L_0x7b2d55293528;
L_0x560722d9cb40 .part v0x560722d7bf60_0, 1, 1;
L_0x560722d9cd00 .part v0x560722d7bf60_0, 0, 1;
L_0x560722d9cda0 .functor MUXZ 8, L_0x560722d9ca50, L_0x560722d9c160, L_0x560722d9cd00, C4<>;
L_0x560722d9cf70 .part v0x560722d7bf60_0, 0, 1;
L_0x560722d9d010 .functor MUXZ 8, L_0x560722d9c480, L_0x560722d9c760, L_0x560722d9cf70, C4<>;
L_0x560722d9d2e0 .functor MUXZ 8, L_0x560722d9d010, L_0x560722d9cda0, L_0x560722d9cb40, C4<>;
L_0x560722d9d470 .delay 8 (50,50,50) L_0x560722d9d470/d;
L_0x560722d9d470/d .functor MUXZ 8, v0x560722d7c120_0, L_0x560722d9d2e0, L_0x560722d89a90, C4<>;
L_0x560722d9d970 .part v0x560722d7bf60_0, 0, 1;
L_0x560722d9db20 .delay 1 (50,50,50) L_0x560722d9db20/d;
L_0x560722d9db20/d .functor MUXZ 1, L_0x560722d9da10, L_0x560722d84680, L_0x560722d89a90, C4<>;
L_0x560722d9de50 .cmp/gt 10, L_0x7b2d55293570, v0x560722d7bf60_0;
L_0x560722d9def0 .cmp/gt 10, v0x560722d7bf60_0, L_0x7b2d552935b8;
L_0x560722d9e490 .cmp/ne 10, v0x560722d7c040_0, L_0x7b2d55293600;
L_0x560722d9e850 .part v0x560722d7c040_0, 0, 5;
L_0x560722d9ea70 .cmp/ne 5, L_0x560722d9e850, L_0x7b2d55293648;
L_0x560722d9eef0 .cmp/ne 10, v0x560722d7c040_0, L_0x7b2d55293690;
L_0x560722d9f580 .reduce/nor v0x560722d838d0_0;
L_0x560722d9f730 .cmp/eq 2, L_0x560722d9f4e0, L_0x7b2d552936d8;
L_0x560722d9f9c0 .concat [ 2 6 0 0], v0x560722d7bcc0_0, L_0x7b2d55293720;
L_0x560722d9fab0 .cmp/eq 2, L_0x560722d9f4e0, L_0x7b2d55293768;
L_0x560722d9fda0 .cmp/eq 2, L_0x560722d9f4e0, L_0x7b2d552937b0;
L_0x560722d9fe90 .cmp/eq 2, L_0x560722d9f4e0, L_0x7b2d552937f8;
L_0x560722da0120 .concat [ 2 6 0 0], v0x560722d7bbe0_0, L_0x7b2d55293840;
L_0x560722da0290 .functor MUXZ 8, L_0x7b2d55293888, L_0x560722da0120, L_0x560722d9fe90, C4<>;
L_0x560722da05f0 .functor MUXZ 8, L_0x560722da0290, v0x560722d7be80_0, L_0x560722d9fda0, C4<>;
L_0x560722da0780 .functor MUXZ 8, L_0x560722da05f0, v0x560722d7bda0_0, L_0x560722d9fab0, C4<>;
L_0x560722da0af0 .functor MUXZ 8, L_0x560722da0780, L_0x560722d9f9c0, L_0x560722d9f730, C4<>;
L_0x560722da0c80 .functor MUXZ 8, L_0x560722da0af0, o0x7b2d552dddb8, L_0x560722d9f620, C4<>;
S_0x560722d7c780 .scope module, "latch0Inst" "DLatch" 2 198, 3 84 0, S_0x560722d48d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 8 "i_in";
    .port_info 3 /OUTPUT 8 "o_out";
P_0x560722d70580 .param/l "Delay" 0 3 85, +C4<00000000000000000000000000000101>;
o0x7b2d552df138 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560722d75cb0_0 name=_ivl_0
v0x560722d7cb40_0 .net "i_clk", 0 0, L_0x560722d9db20;  alias, 1 drivers
v0x560722d7cc30_0 .net "i_in", 7 0, L_0x560722da1710;  1 drivers
v0x560722d7cd00_0 .net "i_oe_b", 0 0, L_0x560722d9a760;  alias, 1 drivers
v0x560722d7cdd0_0 .net "o_out", 7 0, L_0x560722da1390;  alias, 1 drivers
v0x560722d7cec0_0 .var "reg_q", 7 0;
E_0x560722d5eab0 .event posedge, v0x560722d7b9a0_0;
L_0x560722da1390 .delay 8 (50,50,50) L_0x560722da1390/d;
L_0x560722da1390/d .functor MUXZ 8, v0x560722d7cec0_0, o0x7b2d552df138, L_0x560722d9a760, C4<>;
S_0x560722d7d020 .scope module, "latch1Inst" "DLatch" 2 207, 3 84 0, S_0x560722d48d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 8 "i_in";
    .port_info 3 /OUTPUT 8 "o_out";
P_0x560722d7d200 .param/l "Delay" 0 3 85, +C4<00000000000000000000000000000101>;
o0x7b2d552df2b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560722d7d2d0_0 name=_ivl_0
v0x560722d7d3d0_0 .net "i_clk", 0 0, L_0x560722d9db20;  alias, 1 drivers
v0x560722d7d4e0_0 .net "i_in", 7 0, L_0x560722d880c0;  alias, 1 drivers
v0x560722d7d580_0 .net "i_oe_b", 0 0, L_0x560722d9e330;  alias, 1 drivers
v0x560722d7d650_0 .net8 "o_out", 7 0, RS_0x7b2d552df318;  alias, 2 drivers
v0x560722d7d760_0 .var "reg_q", 7 0;
L_0x560722da1980 .delay 8 (50,50,50) L_0x560722da1980/d;
L_0x560722da1980/d .functor MUXZ 8, v0x560722d7d760_0, o0x7b2d552df2b8, L_0x560722d9e330, C4<>;
S_0x560722d7d8c0 .scope module, "paletteRamInst" "DualPortRam" 2 146, 3 38 0, S_0x560722d48d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_l_b";
    .port_info 1 /INPUT 1 "i_rw_l_b";
    .port_info 2 /INPUT 1 "i_oe_l_b";
    .port_info 3 /INPUT 10 "i_addr_l";
    .port_info 4 /INOUT 8 "io_data_l";
    .port_info 5 /INPUT 1 "i_ce_r_b";
    .port_info 6 /INPUT 1 "i_rw_r_b";
    .port_info 7 /INPUT 1 "i_oe_r_b";
    .port_info 8 /INPUT 10 "i_addr_r";
    .port_info 9 /INOUT 8 "io_data_r";
P_0x560722d7daa0 .param/l "AddrWidth" 0 3 39, +C4<00000000000000000000000000001010>;
P_0x560722d7dae0 .param/l "Delay" 0 3 41, +C4<00000000000000000000000000100011>;
P_0x560722d7db20 .param/str "InitFile" 0 3 40, "./ram/color_palette_ram";
L_0x560722d872f0/d .functor BUFZ 8, L_0x560722d870e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x560722d872f0 .delay 8 (350,350,350) L_0x560722d872f0/d;
L_0x560722d87710/d .functor BUFZ 8, L_0x560722d87450, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x560722d87710 .delay 8 (350,350,350) L_0x560722d87710/d;
L_0x560722d87870 .functor NOT 1, v0x560722d83760_0, C4<0>, C4<0>, C4<0>;
L_0x560722d878e0 .functor NOT 1, v0x560722d836c0_0, C4<0>, C4<0>, C4<0>;
L_0x560722d879d0 .functor AND 1, L_0x560722d87870, L_0x560722d878e0, C4<1>, C4<1>;
L_0x560722d87ae0 .functor AND 1, L_0x560722d879d0, v0x560722d838d0_0, C4<1>, C4<1>;
L_0x560722d87d60 .functor NOT 1, L_0x560722d9a760, C4<0>, C4<0>, C4<0>;
L_0x560722d87dd0 .functor NOT 1, L_0x560722d9a760, C4<0>, C4<0>, C4<0>;
L_0x560722d87e90 .functor AND 1, L_0x560722d87d60, L_0x560722d87dd0, C4<1>, C4<1>;
L_0x7b2d55293180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x560722d87fa0 .functor AND 1, L_0x560722d87e90, L_0x7b2d55293180, C4<1>, C4<1>;
v0x560722d7ded0_0 .net *"_ivl_0", 7 0, L_0x560722d870e0;  1 drivers
v0x560722d7dfd0_0 .net *"_ivl_10", 11 0, L_0x560722d87520;  1 drivers
L_0x7b2d55293138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560722d7e0b0_0 .net *"_ivl_13", 1 0, L_0x7b2d55293138;  1 drivers
v0x560722d7e170_0 .net *"_ivl_16", 0 0, L_0x560722d87870;  1 drivers
v0x560722d7e250_0 .net *"_ivl_18", 0 0, L_0x560722d878e0;  1 drivers
v0x560722d7e380_0 .net *"_ivl_2", 11 0, L_0x560722d87180;  1 drivers
v0x560722d7e460_0 .net *"_ivl_20", 0 0, L_0x560722d879d0;  1 drivers
v0x560722d7e540_0 .net *"_ivl_22", 0 0, L_0x560722d87ae0;  1 drivers
o0x7b2d552df5b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560722d7e620_0 name=_ivl_24
v0x560722d7e700_0 .net *"_ivl_28", 0 0, L_0x560722d87d60;  1 drivers
v0x560722d7e7e0_0 .net *"_ivl_30", 0 0, L_0x560722d87dd0;  1 drivers
v0x560722d7e8c0_0 .net *"_ivl_32", 0 0, L_0x560722d87e90;  1 drivers
v0x560722d7e9a0_0 .net *"_ivl_34", 0 0, L_0x560722d87fa0;  1 drivers
o0x7b2d552df6a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560722d7ea80_0 name=_ivl_36
L_0x7b2d552930f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560722d7eb60_0 .net *"_ivl_5", 1 0, L_0x7b2d552930f0;  1 drivers
v0x560722d7ec40_0 .net *"_ivl_8", 7 0, L_0x560722d87450;  1 drivers
v0x560722d7ed20_0 .net "i_addr_l", 9 0, L_0x560722d881f0;  1 drivers
v0x560722d7ee00_0 .net "i_addr_r", 9 0, L_0x560722d88390;  1 drivers
v0x560722d7eee0_0 .net "i_ce_l_b", 0 0, v0x560722d836c0_0;  1 drivers
v0x560722d7efa0_0 .net "i_ce_r_b", 0 0, L_0x560722d9a760;  alias, 1 drivers
v0x560722d7f040_0 .net "i_oe_l_b", 0 0, v0x560722d83760_0;  alias, 1 drivers
v0x560722d7f130_0 .net "i_oe_r_b", 0 0, L_0x560722d9a760;  alias, 1 drivers
v0x560722d7f1d0_0 .net "i_rw_l_b", 0 0, v0x560722d838d0_0;  alias, 1 drivers
v0x560722d7f270_0 .net "i_rw_r_b", 0 0, L_0x7b2d55293180;  1 drivers
v0x560722d7f310_0 .net "int_data_l", 7 0, L_0x560722d872f0;  1 drivers
v0x560722d7f3f0_0 .net "int_data_r", 7 0, L_0x560722d87710;  1 drivers
v0x560722d7f4d0_0 .net8 "io_data_l", 7 0, RS_0x7b2d552dc3a8;  alias, 4 drivers
v0x560722d7f5e0_0 .net "io_data_r", 7 0, L_0x560722d880c0;  alias, 1 drivers
v0x560722d7f6a0 .array "reg_mem", 1023 0, 7 0;
E_0x560722d5f640 .event anyedge, v0x560722d7d4e0_0, v0x560722d7ee00_0, v0x560722d7f270_0, v0x560722d7b2b0_0;
E_0x560722d7de60 .event anyedge, v0x560722d6f230_0, v0x560722d7ed20_0, v0x560722d7afa0_0, v0x560722d7eee0_0;
L_0x560722d870e0 .array/port v0x560722d7f6a0, L_0x560722d87180;
L_0x560722d87180 .concat [ 10 2 0 0], L_0x560722d881f0, L_0x7b2d552930f0;
L_0x560722d87450 .array/port v0x560722d7f6a0, L_0x560722d87520;
L_0x560722d87520 .concat [ 10 2 0 0], L_0x560722d88390, L_0x7b2d55293138;
L_0x560722d87c70 .functor MUXZ 8, o0x7b2d552df5b8, L_0x560722d872f0, L_0x560722d87ae0, C4<>;
L_0x560722d880c0 .functor MUXZ 8, o0x7b2d552df6a8, L_0x560722d87710, L_0x560722d87fa0, C4<>;
S_0x560722d7f8e0 .scope module, "vram32Inst0" "Ram" 2 123, 3 3 0, S_0x560722d48d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INPUT 1 "i_we_b";
    .port_info 3 /INPUT 15 "i_addr";
    .port_info 4 /INOUT 8 "io_data";
P_0x560722d7fac0 .param/l "AddrWidth" 0 3 4, +C4<00000000000000000000000000001111>;
P_0x560722d7fb00 .param/l "Delay" 0 3 6, +C4<00000000000000000000000000001111>;
P_0x560722d7fb40 .param/l "HZDelay1" 0 3 7, +C4<00000000000000000000000000000000>;
P_0x560722d7fb80 .param/l "HZDelay2" 0 3 8, +C4<00000000000000000000000000000110>;
P_0x560722d7fbc0 .param/str "InitFile" 0 3 5, "\000";
L_0x560722d862a0 .functor NOT 1, L_0x560722da3d00, C4<0>, C4<0>, C4<0>;
L_0x560722d86310 .functor NOT 1, L_0x560722d84910, C4<0>, C4<0>, C4<0>;
L_0x560722d86380 .functor AND 1, L_0x560722d862a0, L_0x560722d86310, C4<1>, C4<1>;
v0x560722d7feb0_0 .net *"_ivl_0", 0 0, L_0x560722d862a0;  1 drivers
L_0x7b2d55293060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560722d7ffb0_0 .net *"_ivl_11", 1 0, L_0x7b2d55293060;  1 drivers
o0x7b2d552dfa98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560722d80090_0 name=_ivl_12
v0x560722d80180_0 .net *"_ivl_2", 0 0, L_0x560722d86310;  1 drivers
v0x560722d80260_0 .net *"_ivl_5", 0 0, L_0x560722d86380;  1 drivers
v0x560722d80370_0 .net *"_ivl_6", 7 0, L_0x560722d864c0;  1 drivers
v0x560722d80450_0 .net *"_ivl_8", 16 0, L_0x560722d86560;  1 drivers
v0x560722d80530_0 .var/i "i", 31 0;
v0x560722d80610_0 .net "i_addr", 14 0, L_0x560722d868b0;  1 drivers
v0x560722d806f0_0 .net "i_ce_b", 0 0, L_0x560722d84910;  alias, 1 drivers
v0x560722d807b0_0 .net "i_re_b", 0 0, L_0x560722da3d00;  alias, 1 drivers
v0x560722d80850_0 .net "i_we_b", 0 0, L_0x560722da3a90;  alias, 1 drivers
v0x560722d808f0_0 .net8 "io_data", 7 0, RS_0x7b2d552dd128;  alias, 3 drivers
v0x560722d80990 .array "reg_mem", 32767 0, 7 0;
E_0x560722d7fe20/0 .event anyedge, v0x560722d737d0_0, v0x560722d80610_0, v0x560722d70950_0, v0x560722d738b0_0;
E_0x560722d7fe20/1 .event anyedge, v0x560722d806f0_0;
E_0x560722d7fe20 .event/or E_0x560722d7fe20/0, E_0x560722d7fe20/1;
L_0x560722d864c0 .array/port v0x560722d80990, L_0x560722d86560;
L_0x560722d86560 .concat [ 15 2 0 0], L_0x560722d868b0, L_0x7b2d55293060;
L_0x560722d866d0 .delay 8 (150,150,150) L_0x560722d866d0/d;
L_0x560722d866d0/d .functor MUXZ 8, o0x7b2d552dfa98, L_0x560722d864c0, L_0x560722d86380, C4<>;
S_0x560722d80af0 .scope module, "vram32Inst1" "Ram" 2 134, 3 3 0, S_0x560722d48d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INPUT 1 "i_we_b";
    .port_info 3 /INPUT 15 "i_addr";
    .port_info 4 /INOUT 8 "io_data";
P_0x560722d80cd0 .param/l "AddrWidth" 0 3 4, +C4<00000000000000000000000000001111>;
P_0x560722d80d10 .param/l "Delay" 0 3 6, +C4<00000000000000000000000000001111>;
P_0x560722d80d50 .param/l "HZDelay1" 0 3 7, +C4<00000000000000000000000000000000>;
P_0x560722d80d90 .param/l "HZDelay2" 0 3 8, +C4<00000000000000000000000000000110>;
P_0x560722d80dd0 .param/str "InitFile" 0 3 5, "\000";
L_0x560722d86a40 .functor NOT 1, L_0x560722da3d00, C4<0>, C4<0>, C4<0>;
L_0x560722d86ab0 .functor NOT 1, L_0x560722d893a0, C4<0>, C4<0>, C4<0>;
L_0x560722d86b20 .functor AND 1, L_0x560722d86a40, L_0x560722d86ab0, C4<1>, C4<1>;
v0x560722d811b0_0 .net *"_ivl_0", 0 0, L_0x560722d86a40;  1 drivers
L_0x7b2d552930a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560722d812b0_0 .net *"_ivl_11", 1 0, L_0x7b2d552930a8;  1 drivers
o0x7b2d552dfd68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560722d81390_0 name=_ivl_12
v0x560722d81480_0 .net *"_ivl_2", 0 0, L_0x560722d86ab0;  1 drivers
v0x560722d81560_0 .net *"_ivl_5", 0 0, L_0x560722d86b20;  1 drivers
v0x560722d81670_0 .net *"_ivl_6", 7 0, L_0x560722d86c30;  1 drivers
v0x560722d81750_0 .net *"_ivl_8", 16 0, L_0x560722d86cd0;  1 drivers
v0x560722d81830_0 .var/i "i", 31 0;
v0x560722d81910_0 .net "i_addr", 14 0, L_0x560722d86ff0;  1 drivers
v0x560722d819f0_0 .net "i_ce_b", 0 0, L_0x560722d893a0;  alias, 1 drivers
v0x560722d81a90_0 .net "i_re_b", 0 0, L_0x560722da3d00;  alias, 1 drivers
v0x560722d81bc0_0 .net "i_we_b", 0 0, L_0x560722da3a90;  alias, 1 drivers
v0x560722d81c60_0 .net8 "io_data", 7 0, RS_0x7b2d552dd128;  alias, 3 drivers
v0x560722d81d00 .array "reg_mem", 32767 0, 7 0;
E_0x560722d81120/0 .event anyedge, v0x560722d737d0_0, v0x560722d81910_0, v0x560722d70950_0, v0x560722d738b0_0;
E_0x560722d81120/1 .event anyedge, v0x560722d71610_0;
E_0x560722d81120 .event/or E_0x560722d81120/0, E_0x560722d81120/1;
L_0x560722d86c30 .array/port v0x560722d81d00, L_0x560722d86cd0;
L_0x560722d86cd0 .concat [ 15 2 0 0], L_0x560722d86ff0, L_0x7b2d552930a8;
L_0x560722d86e10 .delay 8 (150,150,150) L_0x560722d86e10/d;
L_0x560722d86e10/d .functor MUXZ 8, o0x7b2d552dfd68, L_0x560722d86c30, L_0x560722d86b20, C4<>;
    .scope S_0x560722d44280;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560722d6ff60_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x560722d6ff60_0;
    %cmpi/s 32767, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x560722d6ff60_0;
    %pad/s 8;
    %ix/getv/s 4, v0x560722d6ff60_0;
    %store/vec4a v0x560722d70410, 4, 0;
    %load/vec4 v0x560722d6ff60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560722d6ff60_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x560722d44280;
T_1 ;
    %wait E_0x560722cae4e0;
    %load/vec4 v0x560722d70100_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.3, 10;
    %load/vec4 v0x560722d70260_0;
    %inv;
    %and;
T_1.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x560722d701a0_0;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 150, 0;
    %load/vec4 v0x560722d70320_0;
    %load/vec4 v0x560722d70040_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560722d70410, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x560722d7f8e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560722d80530_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x560722d80530_0;
    %cmpi/s 32767, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x560722d80530_0;
    %pad/s 8;
    %ix/getv/s 4, v0x560722d80530_0;
    %store/vec4a v0x560722d80990, 4, 0;
    %load/vec4 v0x560722d80530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560722d80530_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x560722d7f8e0;
T_3 ;
    %wait E_0x560722d7fe20;
    %load/vec4 v0x560722d806f0_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.3, 10;
    %load/vec4 v0x560722d80850_0;
    %inv;
    %and;
T_3.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x560722d807b0_0;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %delay 150, 0;
    %load/vec4 v0x560722d808f0_0;
    %load/vec4 v0x560722d80610_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560722d80990, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x560722d80af0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560722d81830_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x560722d81830_0;
    %cmpi/s 32767, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x560722d81830_0;
    %pad/s 8;
    %ix/getv/s 4, v0x560722d81830_0;
    %store/vec4a v0x560722d81d00, 4, 0;
    %load/vec4 v0x560722d81830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560722d81830_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x560722d80af0;
T_5 ;
    %wait E_0x560722d81120;
    %load/vec4 v0x560722d819f0_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.3, 10;
    %load/vec4 v0x560722d81bc0_0;
    %inv;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x560722d81a90_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %delay 150, 0;
    %load/vec4 v0x560722d81c60_0;
    %load/vec4 v0x560722d81910_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560722d81d00, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x560722d7d8c0;
T_6 ;
    %vpi_call 3 68 "$readmemh", P_0x560722d7db20, v0x560722d7f6a0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x560722d7d8c0;
T_7 ;
    %wait E_0x560722d7de60;
    %load/vec4 v0x560722d7eee0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x560722d7f1d0_0;
    %inv;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %delay 350, 0;
    %load/vec4 v0x560722d7f4d0_0;
    %load/vec4 v0x560722d7ed20_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560722d7f6a0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560722d7d8c0;
T_8 ;
    %wait E_0x560722d5f640;
    %load/vec4 v0x560722d7efa0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x560722d7f270_0;
    %inv;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %delay 350, 0;
    %load/vec4 v0x560722d7f5e0_0;
    %load/vec4 v0x560722d7ee00_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560722d7f6a0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x560722d74db0;
T_9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560722d7bcc0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560722d7bda0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560722d7be80_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560722d7bbe0_0, 0, 2;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x560722d7bf60_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x560722d7c040_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560722d7c120_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x560722d74db0;
T_10 ;
    %wait E_0x560722d5f9d0;
    %load/vec4 v0x560722d7ae40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x560722d7ad60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x560722d7b1c0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x560722d7bcc0_0, 0;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x560722d7b1c0_0;
    %assign/vec4 v0x560722d7bda0_0, 0;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x560722d7b1c0_0;
    %assign/vec4 v0x560722d7be80_0, 0;
    %jmp T_10.6;
T_10.5 ;
    %load/vec4 v0x560722d7b1c0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x560722d7bbe0_0, 0;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560722d74db0;
T_11 ;
    %wait E_0x560722c89ba0;
    %load/vec4 v0x560722d7ab20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %delay 30, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x560722d7bf60_0, 0;
    %delay 40, 0;
    %load/vec4 v0x560722d7c040_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x560722d7c040_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x560722d7a600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %delay 40, 0;
    %load/vec4 v0x560722d7bf60_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x560722d7bf60_0, 0;
T_11.2 ;
T_11.1 ;
    %load/vec4 v0x560722d7c200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %delay 30, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x560722d7c040_0, 0;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x560722d74db0;
T_12 ;
    %wait E_0x560722c89ba0;
    %load/vec4 v0x560722d7a600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0x560722d7a480_0;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x560722d7bf60_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.3, 8;
    %delay 30, 0;
    %load/vec4 v0x560722d7b100_0;
    %assign/vec4 v0x560722d7c120_0, 0;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %delay 30, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560722d7c120_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x560722d7c780;
T_13 ;
    %wait E_0x560722d5eab0;
    %load/vec4 v0x560722d7cc30_0;
    %assign/vec4 v0x560722d7cec0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x560722d7d020;
T_14 ;
    %wait E_0x560722d5eab0;
    %load/vec4 v0x560722d7d4e0_0;
    %assign/vec4 v0x560722d7d760_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x560722d0c720;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d73a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d73b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d73bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d747d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d73c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560722d73f10_0, 0, 2;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x560722d73d50_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x560722d73e30_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560722d74370_0, 0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560722d74450_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560722d74290_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560722d73ff0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560722d740d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560722d74530_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560722d741b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560722d74970_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560722d74a50_0, 0, 8;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x560722d74890_0, 0, 13;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560722d74610_0, 0, 16;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x560722d746f0_0, 0, 8;
    %end;
    .thread T_15;
    .scope S_0x560722d0c720;
T_16 ;
    %wait E_0x560722c89ba0;
    %load/vec4 v0x560722d731e0_0;
    %assign/vec4 v0x560722d747d0_0, 0;
    %load/vec4 v0x560722d73b10_0;
    %assign/vec4 v0x560722d73bd0_0, 0;
    %load/vec4 v0x560722d73a50_0;
    %assign/vec4 v0x560722d73b10_0, 0;
    %load/vec4 v0x560722d73b10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0x560722d731e0_0;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %delay 20, 0;
    %load/vec4 v0x560722d72e20_0;
    %assign/vec4 v0x560722d74610_0, 0;
    %delay 20, 0;
    %load/vec4 v0x560722d73340_0;
    %load/vec4 v0x560722d73f10_0;
    %concati/vec4 0, 0, 6;
    %or;
    %assign/vec4 v0x560722d746f0_0, 0;
    %load/vec4 v0x560722d74a50_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_16.3, 4;
    %delay 40, 0;
    %load/vec4 v0x560722d741b0_0;
    %store/vec4 v0x560722d74a50_0, 0, 8;
    %delay 90, 0;
    %load/vec4 v0x560722d74970_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x560722d74970_0, 0;
    %delay 40, 0;
    %load/vec4 v0x560722d74450_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560722d74890_0, 4, 5;
    %delay 40, 0;
    %load/vec4 v0x560722d74890_0;
    %parti/s 8, 0, 2;
    %addi 1, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x560722d73d50_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 2;
    %load/vec4 v0x560722d73d50_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %and;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560722d74890_0, 4, 5;
    %load/vec4 v0x560722d74970_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_16.5, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560722d73b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560722d73a50_0, 0;
T_16.5 ;
    %jmp T_16.4;
T_16.3 ;
    %delay 70, 0;
    %load/vec4 v0x560722d74a50_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x560722d74a50_0, 0;
    %delay 40, 0;
    %load/vec4 v0x560722d74890_0;
    %parti/s 5, 8, 5;
    %addi 1, 0, 5;
    %load/vec4 v0x560722d73e30_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x560722d73e30_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 2;
    %load/vec4 v0x560722d73e30_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %and;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560722d74890_0, 4, 5;
T_16.4 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x560722d73280_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.9, 9;
    %load/vec4 v0x560722d734e0_0;
    %inv;
    %and;
T_16.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v0x560722d73400_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %jmp T_16.18;
T_16.10 ;
    %load/vec4 v0x560722d73340_0;
    %assign/vec4 v0x560722d74370_0, 0;
    %jmp T_16.18;
T_16.11 ;
    %load/vec4 v0x560722d73340_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x560722d74450_0, 0;
    %load/vec4 v0x560722d73340_0;
    %parti/s 2, 5, 4;
    %assign/vec4 v0x560722d74290_0, 0;
    %jmp T_16.18;
T_16.12 ;
    %load/vec4 v0x560722d73340_0;
    %assign/vec4 v0x560722d73ff0_0, 0;
    %jmp T_16.18;
T_16.13 ;
    %load/vec4 v0x560722d73340_0;
    %assign/vec4 v0x560722d740d0_0, 0;
    %jmp T_16.18;
T_16.14 ;
    %load/vec4 v0x560722d73340_0;
    %assign/vec4 v0x560722d74530_0, 0;
    %jmp T_16.18;
T_16.15 ;
    %load/vec4 v0x560722d73340_0;
    %assign/vec4 v0x560722d741b0_0, 0;
    %jmp T_16.18;
T_16.16 ;
    %load/vec4 v0x560722d73340_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x560722d73d50_0, 0;
    %load/vec4 v0x560722d73340_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0x560722d73e30_0, 0;
    %jmp T_16.18;
T_16.17 ;
    %load/vec4 v0x560722d74530_0;
    %assign/vec4 v0x560722d74970_0, 0;
    %load/vec4 v0x560722d741b0_0;
    %assign/vec4 v0x560722d74a50_0, 0;
    %load/vec4 v0x560722d74370_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560722d74890_0, 4, 5;
    %load/vec4 v0x560722d74450_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560722d74890_0, 4, 5;
    %load/vec4 v0x560722d73340_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x560722d73c90_0, 0;
    %load/vec4 v0x560722d73340_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x560722d73f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560722d73a50_0, 0;
    %jmp T_16.18;
T_16.18 ;
    %pop/vec4 1;
T_16.7 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x560722d48d90;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d839c0_0, 0, 1;
    %delay 199, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d839c0_0, 0, 1;
    %delay 199, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x560722d48d90;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d83800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d83600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d83540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d836c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d83760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x560722d832a0_0, 0, 13;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560722d83380_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560722d83460_0, 0, 8;
    %end;
    .thread T_18;
    .scope S_0x560722d48d90;
T_19 ;
    %vpi_call 2 262 "$dumpfile", "./out/gfx_tb.vcd" {0 0 0};
    %vpi_call 2 263 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560722d48d90 {0 0 0};
    %delay 794, 0;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x560722d832a0_0, 0, 13;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x560722d83460_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d83800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d83800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %delay 39722, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d83540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x560722d832a0_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560722d83460_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %pushi/vec4 1, 0, 13;
    %store/vec4 v0x560722d832a0_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560722d83460_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %pushi/vec4 2, 0, 13;
    %store/vec4 v0x560722d832a0_0, 0, 13;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x560722d83460_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0x560722d832a0_0, 0, 13;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x560722d83460_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %pushi/vec4 4, 0, 13;
    %store/vec4 v0x560722d832a0_0, 0, 13;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x560722d83460_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %pushi/vec4 5, 0, 13;
    %store/vec4 v0x560722d832a0_0, 0, 13;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x560722d83460_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %pushi/vec4 6, 0, 13;
    %store/vec4 v0x560722d832a0_0, 0, 13;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x560722d83460_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %pushi/vec4 7, 0, 13;
    %store/vec4 v0x560722d832a0_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560722d83460_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %pushi/vec4 0, 8191, 13;
    %store/vec4 v0x560722d832a0_0, 0, 13;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x560722d83460_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d83540_0, 0, 1;
    %delay 178749, 0;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d83540_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %pushi/vec4 4, 0, 13;
    %store/vec4 v0x560722d832a0_0, 0, 13;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x560722d83460_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %pushi/vec4 5, 0, 13;
    %store/vec4 v0x560722d832a0_0, 0, 13;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x560722d83460_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %pushi/vec4 7, 0, 13;
    %store/vec4 v0x560722d832a0_0, 0, 13;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x560722d83460_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %pushi/vec4 0, 8191, 13;
    %store/vec4 v0x560722d832a0_0, 0, 13;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x560722d83460_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d83540_0, 0, 1;
    %delay 111221, 0;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d83540_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %pushi/vec4 7, 0, 13;
    %store/vec4 v0x560722d832a0_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560722d83460_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d838d0_0, 0, 1;
    %pushi/vec4 0, 8191, 13;
    %store/vec4 v0x560722d832a0_0, 0, 13;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x560722d83460_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560722d83540_0, 0, 1;
    %delay 119166, 0;
    %vpi_call 2 326 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./gfx_tb.v";
    "./tb_defs.v";
    "./gfx_addr_mux.v";
    "./gfx_dma.v";
    "./gfx_vga.v";
