Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6vlx240t-1-ff1156

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\Clock_divider.v" into library work
Parsing module <Clock_divider>.
Analyzing Verilog file "D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\top.v" into library work
Parsing module <top>.
WARNING:HDLCompiler:751 - "D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\top.v" Line 54: Redeclaration of ansi port leds is not allowed

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <Clock_divider>.

Elaborating module <IBUFGDS>.

Elaborating module <MMCM_BASE(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT_F=5.0,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=0.0,CLKOUT0_DIVIDE_F=4.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT6_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_PHASE=0.0,CLKOUT2_PHASE=0.0,CLKOUT3_PHASE=0.0,CLKOUT4_PHASE=0.0,CLKOUT5_PHASE=0.0,CLKOUT6_PHASE=0.0,CLKOUT1_DIVIDE=1,CLKOUT2_DIVIDE=1,CLKOUT3_DIVIDE=1,CLKOUT4_DIVIDE=1,CLKOUT5_DIVIDE=1,CLKOUT6_DIVIDE=1,CLKOUT4_CASCADE="FALSE",CLOCK_HOLD="FALSE",DIVCLK_DIVIDE=1,REF_JITTER1=0.0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\top.v" Line 112: Assignment to CLKOUT0B ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\top.v" Line 113: Assignment to CLKOUT1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\top.v" Line 114: Assignment to CLKOUT1B ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\top.v" Line 115: Assignment to CLKOUT2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\top.v" Line 116: Assignment to CLKOUT2B ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\top.v" Line 117: Assignment to CLKOUT3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\top.v" Line 118: Assignment to CLKOUT3B ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\top.v" Line 119: Assignment to CLKOUT4 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\top.v" Line 120: Assignment to CLKOUT5 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\top.v" Line 121: Assignment to CLKOUT6 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\top.v" Line 124: Assignment to CLKFBOUTB ignored, since the identifier is never used

Elaborating module <OBUFDS>.

Elaborating module <BUFR(SIM_DEVICE="VIRTEX6")>.

Elaborating module <IBUFDS>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="I",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="DEFAULT",IDELAY_VALUE=0,ODELAY_TYPE="FIXED",ODELAY_VALUE=0,REFCLK_FREQUENCY=200.0,SIGNAL_PATTERN="DATA")>.

Elaborating module <IDDR(INIT_Q1=1'b0,INIT_Q2=1'b0,DDR_CLK_EDGE="SAME_EDGE_PIPELINED",SRTYPE="ASYNC")>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\top.v".
        C_IODELAY_GROUP = "adc_if_delay_group"
    Set property "IODELAY_GROUP = ADC_IF_DELAY_GROUP" for instance <adc_input[0].i_data_idelay>.
    Set property "IODELAY_GROUP = ADC_IF_DELAY_GROUP" for instance <adc_input[1].i_data_idelay>.
    Set property "IODELAY_GROUP = ADC_IF_DELAY_GROUP" for instance <adc_input[2].i_data_idelay>.
    Set property "IODELAY_GROUP = ADC_IF_DELAY_GROUP" for instance <adc_input[3].i_data_idelay>.
    Set property "IODELAY_GROUP = ADC_IF_DELAY_GROUP" for instance <adc_input[4].i_data_idelay>.
    Set property "IODELAY_GROUP = ADC_IF_DELAY_GROUP" for instance <adc_input[5].i_data_idelay>.
    Set property "IODELAY_GROUP = ADC_IF_DELAY_GROUP" for instance <adc_input[6].i_data_idelay>.
    Set property "IODELAY_GROUP = ADC_IF_DELAY_GROUP" for instance <adc_input[7].i_data_idelay>.
    Found 8-bit register for signal <leds>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <top> synthesized.

Synthesizing Unit <Clock_divider>.
    Related source file is "D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\Clock_divider.v".
        DIVISOR = 28'b0010111110101111000010000000
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_2_o_add_1_OUT> created at line 11.
    Found 28-bit comparator greater for signal <n0001> created at line 12
    Found 28-bit comparator greater for signal <counter[27]_GND_2_o_LessThan_5_o> created at line 14
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Clock_divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 28-bit adder                                          : 2
# Registers                                            : 5
 1-bit register                                        : 2
 28-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 4
 28-bit comparator greater                             : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Clock_divider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Clock_divider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 28-bit up counter                                     : 2
# Registers                                            : 10
 Flip-Flops                                            : 10
# Comparators                                          : 4
 28-bit comparator greater                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance MAIN_200_CLK_MMCM in unit top of type MMCM_BASE has been replaced by MMCM_ADV
INFO:Xst:1901 - Instance adc_input[0].i_data_ddr in unit top of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_input[1].i_data_ddr in unit top of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_input[2].i_data_ddr in unit top of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_input[3].i_data_ddr in unit top of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_input[4].i_data_ddr in unit top of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_input[5].i_data_ddr in unit top of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_input[6].i_data_ddr in unit top of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_input[7].i_data_ddr in unit top of type IDDR has been replaced by IDDR_2CLK

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 256
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 54
#      LUT2                        : 5
#      LUT3                        : 5
#      LUT4                        : 6
#      LUT5                        : 48
#      MUXCY                       : 75
#      VCC                         : 1
#      XORCY                       : 56
# FlipFlops/Latches                : 74
#      FD                          : 38
#      FDR                         : 28
#      IDDR_2CLK                   : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 23
#      IBUF                        : 1
#      IBUFDS                      : 8
#      IBUFGDS                     : 2
#      OBUF                        : 11
#      OBUFDS                      : 1
# Others                           : 10
#      BUFR                        : 1
#      IODELAYE1                   : 8
#      MMCM_ADV                    : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:              66  out of  301440     0%  
 Number of Slice LUTs:                  123  out of  150720     0%  
    Number used as Logic:               123  out of  150720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    131
   Number with an unused Flip Flop:      65  out of    131    49%  
   Number with an unused LUT:             8  out of    131     6%  
   Number of fully used LUT-FF pairs:    58  out of    131    44%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    600     5%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
adc_dco_div/clock_out              | NONE(leds_0)           | 8     |
adc_dco_in_p                       | IBUFGDS+BUFR           | 30    |
ML605_SystemClock_200MHz_p         | MMCM_ADV:CLKOUT0       | 29    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
N0(XST_VCC:P)                      | NONE(adc_dco_bufr)     | 1     |
N1(XST_GND:G)                      | NONE(adc_dco_bufr)     | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.385ns (Maximum Frequency: 295.421MHz)
   Minimum input arrival time before clock: 0.410ns
   Maximum output required time after clock: 0.830ns
   Maximum combinational path delay: 0.500ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'adc_dco_in_p'
  Clock period: 2.708ns (frequency: 369.276MHz)
  Total number of paths / destination ports: 1590 / 29
-------------------------------------------------------------------------
Delay:               2.708ns (Levels of Logic = 7)
  Source:            adc_dco_div/counter_7 (FF)
  Destination:       adc_dco_div/clock_out (FF)
  Source Clock:      adc_dco_in_p rising
  Destination Clock: adc_dco_in_p rising

  Data Path: adc_dco_div/counter_7 to adc_dco_div/clock_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.375   0.802  adc_dco_div/counter_7 (adc_dco_div/counter_7)
     LUT5:I0->O            1   0.068   0.000  adc_dco_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_lut<0> (adc_dco_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.290   0.000  adc_dco_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<0> (adc_dco_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  adc_dco_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<1> (adc_dco_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  adc_dco_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<2> (adc_dco_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  adc_dco_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<3> (adc_dco_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           1   0.220   0.399  adc_dco_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<4> (adc_dco_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<4>)
     INV:I->O              1   0.086   0.399  adc_dco_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<4>_inv1_INV_0 (adc_dco_div/counter[27]_GND_2_o_LessThan_5_o)
     FD:D                      0.011          adc_dco_div/clock_out
    ----------------------------------------
    Total                      2.708ns (1.108ns logic, 1.600ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ML605_SystemClock_200MHz_p'
  Clock period: 3.385ns (frequency: 295.421MHz)
  Total number of paths / destination ports: 1646 / 57
-------------------------------------------------------------------------
Delay:               2.708ns (Levels of Logic = 7)
  Source:            adc_clock_div/counter_7 (FF)
  Destination:       adc_clock_div/clock_out (FF)
  Source Clock:      ML605_SystemClock_200MHz_p rising 1.3X
  Destination Clock: ML605_SystemClock_200MHz_p rising 1.3X

  Data Path: adc_clock_div/counter_7 to adc_clock_div/clock_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.375   0.802  adc_clock_div/counter_7 (adc_clock_div/counter_7)
     LUT5:I0->O            1   0.068   0.000  adc_clock_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_lut<0> (adc_clock_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.290   0.000  adc_clock_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<0> (adc_clock_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  adc_clock_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<1> (adc_clock_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  adc_clock_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<2> (adc_clock_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  adc_clock_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<3> (adc_clock_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           1   0.220   0.399  adc_clock_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<4> (adc_clock_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<4>)
     INV:I->O              1   0.086   0.399  adc_clock_div/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<4>_inv1_INV_0 (adc_clock_div/counter[27]_GND_2_o_LessThan_5_o)
     FD:D                      0.011          adc_clock_div/clock_out
    ----------------------------------------
    Total                      2.708ns (1.108ns logic, 1.600ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'adc_dco_div/clock_out'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.410ns (Levels of Logic = 0)
  Source:            adc_input[0].i_data_ddr:Q1 (PAD)
  Destination:       leds_0 (FF)
  Destination Clock: adc_dco_div/clock_out rising

  Data Path: adc_input[0].i_data_ddr:Q1 to leds_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           1   0.000   0.399  adc_input[0].i_data_ddr (adc_data_p_s<0>)
     FD:D                      0.011          leds_0
    ----------------------------------------
    Total                      0.410ns (0.011ns logic, 0.399ns route)
                                       (2.7% logic, 97.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'adc_dco_div/clock_out'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.777ns (Levels of Logic = 1)
  Source:            leds_7 (FF)
  Destination:       leds<7> (PAD)
  Source Clock:      adc_dco_div/clock_out rising

  Data Path: leds_7 to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.399  leds_7 (leds_7)
     OBUF:I->O                 0.003          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                      0.777ns (0.378ns logic, 0.399ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'adc_dco_in_p'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.830ns (Levels of Logic = 1)
  Source:            adc_dco_div/clock_out (FF)
  Destination:       led_S (PAD)
  Source Clock:      adc_dco_in_p rising

  Data Path: adc_dco_div/clock_out to led_S
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.375   0.452  adc_dco_div/clock_out (adc_dco_div/clock_out)
     OBUF:I->O                 0.003          led_S_OBUF (led_S)
    ----------------------------------------
    Total                      0.830ns (0.378ns logic, 0.452ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ML605_SystemClock_200MHz_p'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.777ns (Levels of Logic = 1)
  Source:            adc_clock_div/clock_out (FF)
  Destination:       led_N (PAD)
  Source Clock:      ML605_SystemClock_200MHz_p rising 1.3X

  Data Path: adc_clock_div/clock_out to led_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.399  adc_clock_div/clock_out (adc_clock_div/clock_out)
     OBUF:I->O                 0.003          led_N_OBUF (led_N)
    ----------------------------------------
    Total                      0.777ns (0.378ns logic, 0.399ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 40 / 32
-------------------------------------------------------------------------
Delay:               0.500ns (Levels of Logic = 1)
  Source:            ML605_FPGA_RESET (PAD)
  Destination:       adc_input[0].i_data_idelay:RST (PAD)

  Data Path: ML605_FPGA_RESET to adc_input[0].i_data_idelay:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.003   0.497  ML605_FPGA_RESET_IBUF (ML605_FPGA_RESET_IBUF)
    IODELAYE1:RST              0.000          adc_input[0].i_data_idelay
    ----------------------------------------
    Total                      0.500ns (0.003ns logic, 0.497ns route)
                                       (0.6% logic, 99.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ML605_SystemClock_200MHz_p
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
ML605_SystemClock_200MHz_p|    2.708|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc_dco_in_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_dco_in_p   |    2.708|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.98 secs
 
--> 

Total memory usage is 256168 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :   10 (   0 filtered)

