Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: VGA_bitmap_640x480.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA_bitmap_640x480.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA_bitmap_640x480"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : VGA_bitmap_640x480
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\synthese\IPBus_ml605_ASIP\RAM_single_port.vhd" into library work
Parsing entity <RAM_single_port>.
Parsing architecture <Behavioral> of entity <ram_single_port>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\vga_bitmap_640x480_single_port.vhd" into library work
Parsing entity <VGA_bitmap_640x480>.
Parsing architecture <Behavioral> of entity <vga_bitmap_640x480>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <VGA_bitmap_640x480> (architecture <Behavioral>) from library <work>.

Elaborating entity <RAM_single_port> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\vga_bitmap_640x480_single_port.vhd" Line 103: Assignment to data_writetemp2 ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VGA_bitmap_640x480>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\vga_bitmap_640x480_single_port.vhd".
    Found 19-bit register for signal <pix_read_addr>.
    Found 18-bit register for signal <pix_read1>.
    Found 1-bit register for signal <VGA_vs>.
    Found 1-bit register for signal <TOP_display>.
    Found 8-bit register for signal <iter>.
    Found 1-bit register for signal <VGA_hs>.
    Found 1-bit register for signal <TOP_line>.
    Found 12-bit register for signal <h_counter>.
    Found 10-bit register for signal <v_counter>.
    Found 8-bit register for signal <next_pixel>.
    Found 19-bit adder for signal <pix_read_addr[18]_GND_5_o_add_6_OUT> created at line 198.
    Found 18-bit adder for signal <pix_read1[17]_GND_5_o_add_13_OUT> created at line 211.
    Found 10-bit adder for signal <v_counter[9]_GND_5_o_add_41_OUT> created at line 323.
    Found 12-bit adder for signal <h_counter[11]_GND_5_o_add_43_OUT> created at line 326.
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_5_o_LessThan_3_o> created at line 145
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <VGA_bitmap_640x480> synthesized.

Synthesizing Unit <RAM_single_port>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\synthese\IPBus_ml605_ASIP\RAM_single_port.vhd".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <screen>, simulation mismatch.
    Found 153600x8-bit single-port RAM <Mram_screen> for signal <screen>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <RAM_single_port> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 153600x8-bit single-port RAM                          : 2
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 12-bit adder                                          : 1
 18-bit adder                                          : 1
 19-bit adder                                          : 1
# Registers                                            : 12
 1-bit register                                        : 4
 10-bit register                                       : 1
 12-bit register                                       : 1
 18-bit register                                       : 1
 19-bit register                                       : 1
 8-bit register                                        : 4
# Comparators                                          : 1
 19-bit comparator greater                             : 1
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 1
 18-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RAM_single_port>.
INFO:Xst:3226 - The RAM <Mram_screen> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 153600-word x 8-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <data_write>    | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAM_single_port> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_bitmap_640x480>.
The following registers are absorbed into counter <pix_read_addr>: 1 register on signal <pix_read_addr>.
The following registers are absorbed into counter <h_counter>: 1 register on signal <h_counter>.
The following registers are absorbed into counter <pix_read1>: 1 register on signal <pix_read1>.
The following registers are absorbed into counter <v_counter>: 1 register on signal <v_counter>.
Unit <VGA_bitmap_640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 153600x8-bit single-port block RAM                    : 2
# Counters                                             : 4
 10-bit up counter                                     : 1
 12-bit up counter                                     : 1
 18-bit up counter                                     : 1
 19-bit up counter                                     : 1
# Registers                                            : 20
 Flip-Flops                                            : 20
# Comparators                                          : 1
 19-bit comparator greater                             : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 1
 18-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <VGA_bitmap_640x480> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGA_bitmap_640x480, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : VGA_bitmap_640x480.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 317
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 55
#      LUT2                        : 15
#      LUT3                        : 43
#      LUT4                        : 20
#      LUT5                        : 23
#      LUT6                        : 33
#      MUXCY                       : 55
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 59
# FlipFlops/Latches                : 83
#      FD                          : 50
#      FDR                         : 13
#      FDRE                        : 20
# RAMS                             : 80
#      RAMB36E1                    : 80
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 66
#      IBUF                        : 56
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              83  out of  126800     0%  
 Number of Slice LUTs:                  193  out of  63400     0%  
    Number used as Logic:               193  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    201
   Number with an unused Flip Flop:     118  out of    201    58%  
   Number with an unused LUT:             8  out of    201     3%  
   Number of fully used LUT-FF pairs:    75  out of    201    37%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          67
 Number of bonded IOBs:                  67  out of    210    31%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               80  out of    135    59%  
    Number using Block RAM only:         80
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_vga                            | IBUF+BUFG              | 79    |
clk                                | BUFGP                  | 84    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------+-------------------------+-------+
Control Signal                       | Buffer(FF name)         | Load  |
-------------------------------------+-------------------------+-------+
N109(RAM2/Mram_screen25:CASCADEOUTA) | NONE(RAM2/Mram_screen2) | 1     |
N111(RAM2/Mram_screen110:CASCADEOUTA)| NONE(RAM2/Mram_screen1) | 1     |
N113(RAM2/Mram_screen31:CASCADEOUTA) | NONE(RAM2/Mram_screen3) | 1     |
N115(RAM2/Mram_screen41:CASCADEOUTA) | NONE(RAM2/Mram_screen4) | 1     |
N117(RAM2/Mram_screen51:CASCADEOUTA) | NONE(RAM2/Mram_screen5) | 1     |
N119(RAM2/Mram_screen61:CASCADEOUTA) | NONE(RAM2/Mram_screen6) | 1     |
N121(RAM2/Mram_screen71:CASCADEOUTA) | NONE(RAM2/Mram_screen7) | 1     |
N123(RAM2/Mram_screen81:CASCADEOUTA) | NONE(RAM2/Mram_screen8) | 1     |
N125(RAM2/Mram_screen91:CASCADEOUTA) | NONE(RAM2/Mram_screen9) | 1     |
N127(RAM2/Mram_screen101:CASCADEOUTA)| NONE(RAM2/Mram_screen10)| 1     |
N129(RAM2/Mram_screen111:CASCADEOUTA)| NONE(RAM2/Mram_screen11)| 1     |
N131(RAM2/Mram_screen121:CASCADEOUTA)| NONE(RAM2/Mram_screen12)| 1     |
N133(RAM2/Mram_screen131:CASCADEOUTA)| NONE(RAM2/Mram_screen13)| 1     |
N135(RAM2/Mram_screen141:CASCADEOUTA)| NONE(RAM2/Mram_screen14)| 1     |
N137(RAM2/Mram_screen151:CASCADEOUTA)| NONE(RAM2/Mram_screen15)| 1     |
N139(RAM2/Mram_screen161:CASCADEOUTA)| NONE(RAM2/Mram_screen16)| 1     |
N141(RAM1/Mram_screen25:CASCADEOUTA) | NONE(RAM1/Mram_screen2) | 1     |
N143(RAM1/Mram_screen110:CASCADEOUTA)| NONE(RAM1/Mram_screen1) | 1     |
N145(RAM1/Mram_screen31:CASCADEOUTA) | NONE(RAM1/Mram_screen3) | 1     |
N147(RAM1/Mram_screen41:CASCADEOUTA) | NONE(RAM1/Mram_screen4) | 1     |
N149(RAM1/Mram_screen51:CASCADEOUTA) | NONE(RAM1/Mram_screen5) | 1     |
N151(RAM1/Mram_screen61:CASCADEOUTA) | NONE(RAM1/Mram_screen6) | 1     |
N153(RAM1/Mram_screen71:CASCADEOUTA) | NONE(RAM1/Mram_screen7) | 1     |
N155(RAM1/Mram_screen81:CASCADEOUTA) | NONE(RAM1/Mram_screen8) | 1     |
N157(RAM1/Mram_screen91:CASCADEOUTA) | NONE(RAM1/Mram_screen9) | 1     |
N159(RAM1/Mram_screen101:CASCADEOUTA)| NONE(RAM1/Mram_screen10)| 1     |
N161(RAM1/Mram_screen111:CASCADEOUTA)| NONE(RAM1/Mram_screen11)| 1     |
N163(RAM1/Mram_screen121:CASCADEOUTA)| NONE(RAM1/Mram_screen12)| 1     |
N165(RAM1/Mram_screen131:CASCADEOUTA)| NONE(RAM1/Mram_screen13)| 1     |
N167(RAM1/Mram_screen141:CASCADEOUTA)| NONE(RAM1/Mram_screen14)| 1     |
N169(RAM1/Mram_screen151:CASCADEOUTA)| NONE(RAM1/Mram_screen15)| 1     |
N171(RAM1/Mram_screen161:CASCADEOUTA)| NONE(RAM1/Mram_screen16)| 1     |
-------------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.647ns (Maximum Frequency: 274.198MHz)
   Minimum input arrival time before clock: 2.322ns
   Maximum output required time after clock: 0.883ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_vga'
  Clock period: 3.647ns (frequency: 274.198MHz)
  Total number of paths / destination ports: 2290 / 128
-------------------------------------------------------------------------
Delay:               3.647ns (Levels of Logic = 3)
  Source:            pix_read_addr_11 (FF)
  Destination:       pix_read_addr_1 (FF)
  Source Clock:      clk_vga rising
  Destination Clock: clk_vga rising

  Data Path: pix_read_addr_11 to pix_read_addr_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.478   0.933  pix_read_addr_11 (pix_read_addr_11)
     LUT5:I0->O            1   0.124   0.776  Mcount_pix_read_addr_val3 (Mcount_pix_read_addr_val3)
     LUT6:I2->O           19   0.124   1.058  Mcount_pix_read_addr_val5 (Mcount_pix_read_addr_val)
     LUT6:I0->O            1   0.124   0.000  pix_read_addr_1_rstpot (pix_read_addr_1_rstpot)
     FD:D                      0.030          pix_read_addr_1
    ----------------------------------------
    Total                      3.647ns (0.880ns logic, 2.767ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_vga'
  Total number of paths / destination ports: 63 / 63
-------------------------------------------------------------------------
Offset:              2.322ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       pix_read_addr_1 (FF)
  Destination Clock: clk_vga rising

  Data Path: reset to pix_read_addr_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.985  reset_IBUF (reset_IBUF)
     LUT6:I0->O           19   0.124   1.058  Mcount_pix_read_addr_val5 (Mcount_pix_read_addr_val)
     LUT6:I0->O            1   0.124   0.000  pix_read_addr_1_rstpot (pix_read_addr_1_rstpot)
     FD:D                      0.030          pix_read_addr_1
    ----------------------------------------
    Total                      2.322ns (0.279ns logic, 2.043ns route)
                                       (12.0% logic, 88.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 88 / 84
-------------------------------------------------------------------------
Offset:              1.164ns (Levels of Logic = 1)
  Source:            data_in2<0> (PAD)
  Destination:       RAM2/Mram_screen2 (RAM)
  Destination Clock: clk rising

  Data Path: data_in2<0> to RAM2/Mram_screen2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.426  data_in2_0_IBUF (data_in2_0_IBUF)
     RAMB36E1:DIADI0           0.737          RAM2/Mram_screen2
    ----------------------------------------
    Total                      1.164ns (0.738ns logic, 0.426ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_vga'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.883ns (Levels of Logic = 1)
  Source:            VGA_hs (FF)
  Destination:       VGA_hs (PAD)
  Source Clock:      clk_vga rising

  Data Path: VGA_hs to VGA_hs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.405  VGA_hs (VGA_hs_OBUF)
     OBUF:I->O                 0.000          VGA_hs_OBUF (VGA_hs)
    ----------------------------------------
    Total                      0.883ns (0.478ns logic, 0.405ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_vga        |    1.208|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_vga
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.965|         |         |         |
clk_vga        |    3.647|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.20 secs
 
--> 

Total memory usage is 498256 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

