
<EDKSYSTEM EDKVERSION="14.4" EDWVERSION="1.2" TIMESTAMP="Wed Dec 02 17:34:06 2015">

  <SYSTEMINFO ARCH="virtex6" DEVICE="xc6vlx240t" PACKAGE="ff1156" PART="xc6vlx240tff1156-2" SOURCE="C:/Users/mango/Desktop/warplab/warplab_7_7_0/w3_WARPLab_EDK_2RF_v7.7.0/system.xmp" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="I" MHS_INDEX="0" NAME="RESET" RSTPOLARITY="1" SIGIS="RST" SIGNAME="RESET">
      <CONNECTIONS>
        <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Ext_Reset_In"/>
        <CONNECTION INSTANCE="clock_generator_asyncclks" PORT="RST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="1" NAME="userio_pb_d" SIGNAME="userio_pb_d">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio" PORT="pb_d"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="2" NAME="userio_pb_m" SIGNAME="userio_pb_m">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio" PORT="pb_m"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="3" NAME="userio_pb_u" SIGNAME="userio_pb_u">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio" PORT="pb_u"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MHS_INDEX="4" MSB="3" NAME="userio_leds_green" RIGHT="0" SIGNAME="userio_leds_green">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio" PORT="leds_green"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MHS_INDEX="5" MSB="3" NAME="userio_leds_red" RIGHT="0" SIGNAME="userio_leds_red">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio" PORT="leds_red"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MHS_INDEX="6" MSB="3" NAME="userio_dipsw" RIGHT="0" SIGNAME="userio_dipsw">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio" PORT="dipsw"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="6" LSB="0" MHS_INDEX="7" MSB="6" NAME="userio_hexdisp_left" RIGHT="0" SIGNAME="userio_hexdisp_left">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio" PORT="hexdisp_left"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="6" LSB="0" MHS_INDEX="8" MSB="6" NAME="userio_hexdisp_right" RIGHT="0" SIGNAME="userio_hexdisp_right">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio" PORT="hexdisp_right"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="9" NAME="userio_hexdisp_left_dp" SIGNAME="userio_hexdisp_left_dp">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio" PORT="hexdisp_left_dp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="10" NAME="userio_hexdisp_right_dp" SIGNAME="userio_hexdisp_right_dp">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio" PORT="hexdisp_right_dp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="11" NAME="userio_rfa_led_red" SIGNAME="userio_rfa_led_red">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio" PORT="rfa_led_red"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="12" NAME="userio_rfa_led_green" SIGNAME="userio_rfa_led_green">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio" PORT="rfa_led_green"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="13" NAME="userio_rfb_led_red" SIGNAME="userio_rfb_led_red">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio" PORT="rfb_led_red"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="14" NAME="userio_rfb_led_green" SIGNAME="userio_rfb_led_green">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio" PORT="rfb_led_green"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="15" NAME="ETH_COMA" SIGNAME="net_gnd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="net_gnd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="16" NAME="ETH_A_PHY_RST_N" SIGNAME="ETH_A_PHY_RST_N">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[AXIETHERNETIF]" INSTANCE="eth_a_mac" PORT="PHY_RST_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="17" NAME="ETH_A_MDIO" SIGNAME="ETH_A_MDIO">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[AXIETHERNETIF]" INSTANCE="eth_a_mac" PORT="MDIO"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="18" NAME="ETH_A_MDC" SIGNAME="ETH_A_MDC">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[AXIETHERNETIF]" INSTANCE="eth_a_mac" PORT="MDC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="19" NAME="ETH_A_RGMII_TXC" SIGNAME="ETH_A_RGMII_TXC">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[AXIETHERNETIF]" INSTANCE="eth_a_mac" PORT="RGMII_TXC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="20" NAME="ETH_A_RGMII_TX_CTL" SIGNAME="ETH_A_RGMII_TX_CTL">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[AXIETHERNETIF]" INSTANCE="eth_a_mac" PORT="RGMII_TX_CTL"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MHS_INDEX="21" MSB="3" NAME="ETH_A_RGMII_TXD" RIGHT="0" SIGNAME="ETH_A_RGMII_TXD">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[AXIETHERNETIF]" INSTANCE="eth_a_mac" PORT="RGMII_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="22" NAME="ETH_A_RGMII_RXC" SIGNAME="ETH_A_RGMII_RXC">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[AXIETHERNETIF]" INSTANCE="eth_a_mac" PORT="RGMII_RXC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="23" NAME="ETH_A_RGMII_RX_CTL" SIGNAME="ETH_A_RGMII_RX_CTL">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[AXIETHERNETIF]" INSTANCE="eth_a_mac" PORT="RGMII_RX_CTL"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MHS_INDEX="24" MSB="3" NAME="ETH_A_RGMII_RXD" RIGHT="0" SIGNAME="ETH_A_RGMII_RXD">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[AXIETHERNETIF]" INSTANCE="eth_a_mac" PORT="RGMII_RXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="25" NAME="ETH_A_PD" SIGNAME="net_gnd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="net_gnd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="26" NAME="ETH_B_MDIO" SIGNAME="ETH_B_MDIO">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[AXIETHERNETIF]" INSTANCE="eth_b_mac" PORT="MDIO"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="27" NAME="ETH_B_MDC" SIGNAME="ETH_B_MDC">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[AXIETHERNETIF]" INSTANCE="eth_b_mac" PORT="MDC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="28" NAME="ETH_B_RGMII_TXC" SIGNAME="ETH_B_RGMII_TXC">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[AXIETHERNETIF]" INSTANCE="eth_b_mac" PORT="RGMII_TXC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="29" NAME="ETH_B_RGMII_TX_CTL" SIGNAME="ETH_B_RGMII_TX_CTL">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[AXIETHERNETIF]" INSTANCE="eth_b_mac" PORT="RGMII_TX_CTL"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MHS_INDEX="30" MSB="3" NAME="ETH_B_RGMII_TXD" RIGHT="0" SIGNAME="ETH_B_RGMII_TXD">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[AXIETHERNETIF]" INSTANCE="eth_b_mac" PORT="RGMII_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="31" NAME="ETH_B_RGMII_RXC" SIGNAME="ETH_B_RGMII_RXC">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[AXIETHERNETIF]" INSTANCE="eth_b_mac" PORT="RGMII_RXC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="32" NAME="ETH_B_RGMII_RX_CTL" SIGNAME="ETH_B_RGMII_RX_CTL">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[AXIETHERNETIF]" INSTANCE="eth_b_mac" PORT="RGMII_RX_CTL"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MHS_INDEX="33" MSB="3" NAME="ETH_B_RGMII_RXD" RIGHT="0" SIGNAME="ETH_B_RGMII_RXD">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[AXIETHERNETIF]" INSTANCE="eth_b_mac" PORT="RGMII_RXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="34" NAME="ETH_B_PD" SIGNAME="net_gnd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="net_gnd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="35" NAME="usb_uart_sin" SIGNAME="axi_uartlite_0_RX">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[uart_0]" INSTANCE="usb_uart" PORT="RX"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="36" NAME="usb_uart_sout" SIGNAME="uart_tx">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[UART]" INSTANCE="boot_io_mux" PORT="uart_tx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="37" NAME="clk_rfref_spi_cs_n" SIGNAME="clk_rfref_spi_cs_n">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_buffer_SPI]" INSTANCE="w3_clock_controller_0" PORT="rfref_spi_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="38" NAME="clk_rfref_spi_mosi" SIGNAME="clk_rfref_spi_mosi">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_buffer_SPI]" INSTANCE="w3_clock_controller_0" PORT="rfref_spi_mosi"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="39" NAME="clk_rfref_spi_sclk" SIGNAME="clk_rfref_spi_sclk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_buffer_SPI]" INSTANCE="w3_clock_controller_0" PORT="rfref_spi_sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="40" NAME="clk_rfref_spi_miso" SIGNAME="clk_rfref_spi_miso">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_buffer_SPI]" INSTANCE="w3_clock_controller_0" PORT="rfref_spi_miso"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="41" NAME="clk_rfref_func" SIGNAME="net_vcc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="net_vcc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="42" NAME="clk_samp_spi_cs_n" SIGNAME="clk_samp_spi_cs_n">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_buffer_SPI]" INSTANCE="w3_clock_controller_0" PORT="samp_spi_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="43" NAME="clk_samp_spi_mosi" SIGNAME="clk_samp_spi_mosi">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_buffer_SPI]" INSTANCE="w3_clock_controller_0" PORT="samp_spi_mosi"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="44" NAME="clk_samp_spi_sclk" SIGNAME="clk_samp_spi_sclk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_buffer_SPI]" INSTANCE="w3_clock_controller_0" PORT="samp_spi_sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="45" NAME="clk_samp_spi_miso" SIGNAME="clk_samp_spi_miso">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_buffer_SPI]" INSTANCE="w3_clock_controller_0" PORT="samp_spi_miso"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="46" NAME="clk_samp_func" SIGNAME="net_vcc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="net_vcc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="47" NAME="IIC_EEPROM_iic_scl" SIGNAME="IIC_EEPROM_iic_scl">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="boot_io_mux" PORT="iic_scl"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="48" NAME="IIC_EEPROM_iic_sda" SIGNAME="IIC_EEPROM_iic_sda">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="boot_io_mux" PORT="iic_sda"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="49" NAME="cm_spi_sclk" SIGNAME="cm_spi_sclk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_mod_IO]" INSTANCE="w3_clock_controller_0" PORT="cm_spi_sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="50" NAME="cm_spi_mosi" SIGNAME="cm_spi_mosi">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_mod_IO]" INSTANCE="w3_clock_controller_0" PORT="cm_spi_mosi"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="51" NAME="cm_spi_miso" SIGNAME="cm_spi_miso">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_mod_IO]" INSTANCE="w3_clock_controller_0" PORT="cm_spi_miso"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="52" NAME="cm_spi_cs_n" SIGNAME="cm_spi_cs_n">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_mod_IO]" INSTANCE="w3_clock_controller_0" PORT="cm_spi_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="53" NAME="cm_pll_status" SIGNAME="cm_pll_status">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_mod_IO]" INSTANCE="w3_clock_controller_0" PORT="cm_pll_status"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MHS_INDEX="54" MSB="2" NAME="cm_switch" RIGHT="0" SIGNAME="cm_switch">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[at_boot_config]" INSTANCE="w3_clock_controller_0" PORT="at_boot_config_sw"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="80000000" DIFFPOLARITY="P" DIR="I" MHS_INDEX="55" NAME="pll_refclk_p" SIGIS="CLK" SIGNAME="pll_refclk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_mod_IO]" INSTANCE="w3_clock_controller_0" PORT="pll_refclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="80000000" DIFFPOLARITY="N" DIR="I" MHS_INDEX="56" NAME="pll_refclk_n" SIGIS="CLK" SIGNAME="pll_refclk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_mod_IO]" INSTANCE="w3_clock_controller_0" PORT="pll_refclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="80000000" DIFFPOLARITY="P" DIR="I" MHS_INDEX="57" NAME="samp_clk_p" SIGIS="CLK" SIGNAME="ad_refclk_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKIN"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="80000000" DIFFPOLARITY="N" DIR="I" MHS_INDEX="58" NAME="samp_clk_n" SIGIS="CLK" SIGNAME="ad_refclk_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKIN"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIFFPOLARITY="P" DIR="I" MHS_INDEX="59" NAME="osc200_p" SIGIS="CLK" SIGNAME="osc200_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_generator_asyncclks" PORT="CLKIN"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIFFPOLARITY="N" DIR="I" MHS_INDEX="60" NAME="osc200_n" SIGIS="CLK" SIGNAME="osc200_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_generator_asyncclks" PORT="CLKIN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="61" NAME="RFA_AD_spi_cs_n" SIGNAME="RFA_AD_spi_cs_n">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[RFA_AD]" INSTANCE="w3_ad_controller_0" PORT="RFA_AD_spi_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="62" NAME="RFA_AD_spi_sdio" SIGNAME="RFA_AD_spi_sdio">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[RFA_AD]" INSTANCE="w3_ad_controller_0" PORT="RFA_AD_spi_sdio"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="63" NAME="RFA_AD_spi_sclk" SIGNAME="RFA_AD_spi_sclk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[RFA_AD]" INSTANCE="w3_ad_controller_0" PORT="RFA_AD_spi_sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="64" NAME="RFA_AD_reset_n" SIGNAME="RFA_AD_reset_n">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[RFA_AD]" INSTANCE="w3_ad_controller_0" PORT="RFA_AD_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="65" NAME="RFB_AD_spi_cs_n" SIGNAME="RFB_AD_spi_cs_n">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[RFB_AD]" INSTANCE="w3_ad_controller_0" PORT="RFB_AD_spi_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="66" NAME="RFB_AD_spi_sdio" SIGNAME="RFB_AD_spi_sdio">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[RFB_AD]" INSTANCE="w3_ad_controller_0" PORT="RFB_AD_spi_sdio"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="67" NAME="RFB_AD_spi_sclk" SIGNAME="RFB_AD_spi_sclk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[RFB_AD]" INSTANCE="w3_ad_controller_0" PORT="RFB_AD_spi_sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="68" NAME="RFB_AD_reset_n" SIGNAME="RFB_AD_reset_n">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[RFB_AD]" INSTANCE="w3_ad_controller_0" PORT="RFB_AD_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MHS_INDEX="69" MSB="11" NAME="RFA_AD_TRXD" RIGHT="0" SIGNAME="rfa_trxd">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="ad_RFA_TRXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="70" NAME="RFA_AD_TRXCLK" SIGNAME="rfa_trxclk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="ad_RFA_TRXCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="71" NAME="RFA_AD_TRXIQ" SIGNAME="rfa_trxiq">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="ad_RFA_TRXIQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MHS_INDEX="72" MSB="11" NAME="RFA_AD_TXD" RIGHT="0" SIGNAME="rfa_txd">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="ad_RFA_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="73" NAME="RFA_AD_TXIQ" SIGNAME="rfa_txiq">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="ad_RFA_TXIQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="74" NAME="RFA_AD_TXCLK" SIGNAME="rfa_txclk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="ad_RFA_TXCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MHS_INDEX="75" MSB="11" NAME="RFB_AD_TRXD" RIGHT="0" SIGNAME="rfb_trxd">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="ad_RFB_TRXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="76" NAME="RFB_AD_TRXCLK" SIGNAME="rfb_trxclk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="ad_RFB_TRXCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="77" NAME="RFB_AD_TRXIQ" SIGNAME="rfb_trxiq">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="ad_RFB_TRXIQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MHS_INDEX="78" MSB="11" NAME="RFB_AD_TXD" RIGHT="0" SIGNAME="rfb_txd">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="ad_RFB_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="79" NAME="RFB_AD_TXIQ" SIGNAME="rfb_txiq">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="ad_RFB_TXIQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="80" NAME="RFB_AD_TXCLK" SIGNAME="rfb_txclk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="ad_RFB_TXCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="9" LSB="0" MHS_INDEX="81" MSB="9" NAME="RFA_RSSI_D" RIGHT="0" SIGNAME="warplab_rfa_rssi">
      <CONNECTIONS>
        <CONNECTION INSTANCE="warplab_trigger_proc" PORT="rfa_rssi"/>
        <CONNECTION INSTANCE="warplab_agc" PORT="rfa_rssi"/>
        <CONNECTION INSTANCE="warplab_buffers" PORT="rfa_rssi"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="9" LSB="0" MHS_INDEX="82" MSB="9" NAME="RFB_RSSI_D" RIGHT="0" SIGNAME="warplab_rfb_rssi">
      <CONNECTIONS>
        <CONNECTION INSTANCE="warplab_trigger_proc" PORT="rfb_rssi"/>
        <CONNECTION INSTANCE="warplab_agc" PORT="rfb_rssi"/>
        <CONNECTION INSTANCE="warplab_buffers" PORT="rfb_rssi"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="83" NAME="RF_RSSI_CLK" SIGNAME="warplab_rssi_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="warplab_buffers" PORT="rssi_adc_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="84" NAME="RF_RSSI_PD" SIGNAME="net_gnd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="net_gnd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="85" NAME="RFA_TxEn" SIGNAME="RFA_TxEn">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_TxEn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="86" NAME="RFA_RxEn" SIGNAME="RFA_RxEn">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_RxEn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="87" NAME="RFA_RxHP" SIGNAME="RFA_RxHP">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_RxHP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="88" NAME="RFA_SHDN" SIGNAME="RFA_SHDN">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_SHDN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="89" NAME="RFA_SPI_SCLK" SIGNAME="RFA_SPI_SCLK">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_SPI_SCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="90" NAME="RFA_SPI_MOSI" SIGNAME="RFA_SPI_MOSI">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_SPI_MOSI"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="91" NAME="RFA_SPI_CSn" SIGNAME="RFA_SPI_CSn">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_SPI_CSn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="6" MHS_INDEX="92" MSB="0" NAME="RFA_B" RIGHT="6" SIGNAME="RFA_B">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_B"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="93" NAME="RFA_LD" SIGNAME="RFA_LD">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_LD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="94" NAME="RFA_PAEn_24" SIGNAME="RFA_PAEn_24">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_PAEn_24"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="95" NAME="RFA_PAEn_5" SIGNAME="RFA_PAEn_5">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_PAEn_5"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MHS_INDEX="96" MSB="0" NAME="RFA_AntSw" RIGHT="1" SIGNAME="RFA_AntSw">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_AntSw"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="97" NAME="RFB_TxEn" SIGNAME="RFB_TxEn">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_TxEn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="98" NAME="RFB_RxEn" SIGNAME="RFB_RxEn">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_RxEn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="99" NAME="RFB_RxHP" SIGNAME="RFB_RxHP">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_RxHP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="100" NAME="RFB_SHDN" SIGNAME="RFB_SHDN">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_SHDN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="101" NAME="RFB_SPI_SCLK" SIGNAME="RFB_SPI_SCLK">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_SPI_SCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="102" NAME="RFB_SPI_MOSI" SIGNAME="RFB_SPI_MOSI">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_SPI_MOSI"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="103" NAME="RFB_SPI_CSn" SIGNAME="RFB_SPI_CSn">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_SPI_CSn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="6" MHS_INDEX="104" MSB="0" NAME="RFB_B" RIGHT="6" SIGNAME="RFB_B">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_B"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="105" NAME="RFB_LD" SIGNAME="RFB_LD">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_LD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="106" NAME="RFB_PAEn_24" SIGNAME="RFB_PAEn_24">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_PAEn_24"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="107" NAME="RFB_PAEn_5" SIGNAME="RFB_PAEn_5">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_PAEn_5"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MHS_INDEX="108" MSB="0" NAME="RFB_AntSw" RIGHT="1" SIGNAME="RFB_AntSw">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_AntSw"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MHS_INDEX="109" MSB="1" NAME="ddr3_sodimm_ck_p" RIGHT="0" SIGIS="CLK" SIGNAME="ddr3_sodimm_ck_p">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="ddr3_sodimm" PORT="ddr_ck_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MHS_INDEX="110" MSB="1" NAME="ddr3_sodimm_ck_n" RIGHT="0" SIGIS="CLK" SIGNAME="ddr3_sodimm_ck_n">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="ddr3_sodimm" PORT="ddr_ck_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="111" NAME="ddr3_sodimm_cke" SIGNAME="ddr3_sodimm_cke">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="ddr3_sodimm" PORT="ddr_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="112" NAME="ddr3_sodimm_cs_n" SIGNAME="ddr3_sodimm_cs_n">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="ddr3_sodimm" PORT="ddr_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="113" NAME="ddr3_sodimm_odt" SIGNAME="ddr3_sodimm_odt">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="ddr3_sodimm" PORT="ddr_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="114" NAME="ddr3_sodimm_ras_n" SIGNAME="ddr3_sodimm_ras_n">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="ddr3_sodimm" PORT="ddr_ras_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="115" NAME="ddr3_sodimm_cas_n" SIGNAME="ddr3_sodimm_cas_n">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="ddr3_sodimm" PORT="ddr_cas_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="116" NAME="ddr3_sodimm_we_n" SIGNAME="ddr3_sodimm_we_n">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="ddr3_sodimm" PORT="ddr_we_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MHS_INDEX="117" MSB="2" NAME="ddr3_sodimm_ba" RIGHT="0" SIGNAME="ddr3_sodimm_ba">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="ddr3_sodimm" PORT="ddr_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="14" LSB="0" MHS_INDEX="118" MSB="14" NAME="ddr3_sodimm_addr" RIGHT="0" SIGNAME="ddr3_sodimm_addr">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="ddr3_sodimm" PORT="ddr_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" ENDIAN="LITTLE" LEFT="63" LSB="0" MHS_INDEX="119" MSB="63" NAME="ddr3_sodimm_dq" RIGHT="0" SIGNAME="ddr3_sodimm_dq">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="ddr3_sodimm" PORT="ddr_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MHS_INDEX="120" MSB="7" NAME="ddr3_sodimm_dm" RIGHT="0" SIGNAME="ddr3_sodimm_dm">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="ddr3_sodimm" PORT="ddr_dm"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="121" NAME="ddr3_sodimm_reset_n" SIGNAME="ddr3_sodimm_reset_n">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="ddr3_sodimm" PORT="ddr_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" ENDIAN="LITTLE" LEFT="7" LSB="0" MHS_INDEX="122" MSB="7" NAME="ddr3_sodimm_dqs_p" RIGHT="0" SIGNAME="ddr3_sodimm_dqs_p">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="ddr3_sodimm" PORT="ddr_dqs_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" ENDIAN="LITTLE" LEFT="7" LSB="0" MHS_INDEX="123" MSB="7" NAME="ddr3_sodimm_dqs_n" RIGHT="0" SIGNAME="ddr3_sodimm_dqs_n">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="ddr3_sodimm" PORT="ddr_dqs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MHS_INDEX="124" MSB="0" NAME="cm_pll_hdr_in_d" RIGHT="3" SIGNAME="cm_pll_0_in &amp; cm_pll_1_in &amp; cm_pll_2_in &amp; cm_pll_3_in">
      <SIGNALS>
        <SIGNAL NAME="cm_pll_0_in"/>
        <SIGNAL NAME="cm_pll_1_in"/>
        <SIGNAL NAME="cm_pll_2_in"/>
        <SIGNAL NAME="cm_pll_3_in"/>
      </SIGNALS>
      <CONNECTIONS>
        <CONNECTION INSTANCE="cm_pll_0_in &amp; cm_pll_1_in &amp; cm_pll_2_in &amp; cm_pll_3_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MHS_INDEX="125" MSB="0" NAME="cm_pll_hdr_out_d" RIGHT="3" SIGNAME="cm_pll_0_out &amp; cm_pll_1_out &amp; cm_pll_2_out &amp; cm_pll_3_out">
      <SIGNALS>
        <SIGNAL NAME="cm_pll_0_out"/>
        <SIGNAL NAME="cm_pll_1_out"/>
        <SIGNAL NAME="cm_pll_2_out"/>
        <SIGNAL NAME="cm_pll_3_out"/>
      </SIGNALS>
      <CONNECTIONS>
        <CONNECTION INSTANCE="cm_pll_0_out &amp; cm_pll_1_out &amp; cm_pll_2_out &amp; cm_pll_3_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MHS_INDEX="126" MSB="0" NAME="debughdr" RIGHT="1" SIGNAME="debug_capture_running &amp; debug_transmit_running">
      <SIGNALS>
        <SIGNAL NAME="debug_capture_running"/>
        <SIGNAL NAME="debug_transmit_running"/>
      </SIGNALS>
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_capture_running &amp; debug_transmit_running"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" ENDIAN="LITTLE" LEFT="1" LSB="0" MHS_INDEX="127" MSB="1" NAME="debug_sw_gpio" RIGHT="0" SIGNAME="debug_sw_gpio">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[gpio_0]" INSTANCE="axi_gpio_0" PORT="GPIO_IO"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MHS_INDEX="128" MSB="0" NAME="trigger_in" RIGHT="3" SIGNAME="trig_0_in &amp; trig_1_in &amp; trig_2_in &amp; trig_3_in">
      <SIGNALS>
        <SIGNAL NAME="trig_0_in"/>
        <SIGNAL NAME="trig_1_in"/>
        <SIGNAL NAME="trig_2_in"/>
        <SIGNAL NAME="trig_3_in"/>
      </SIGNALS>
      <CONNECTIONS>
        <CONNECTION INSTANCE="trig_0_in &amp; trig_1_in &amp; trig_2_in &amp; trig_3_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MHS_INDEX="129" MSB="0" NAME="trigger_0_out" RIGHT="3" SIGNAME="trig_2_0_out &amp; trig_3_0_out &amp; trig_4_0_out &amp; trig_5_0_out">
      <SIGNALS>
        <SIGNAL NAME="trig_2_0_out"/>
        <SIGNAL NAME="trig_3_0_out"/>
        <SIGNAL NAME="trig_4_0_out"/>
        <SIGNAL NAME="trig_5_0_out"/>
      </SIGNALS>
      <CONNECTIONS>
        <CONNECTION INSTANCE="trig_2_0_out &amp; trig_3_0_out &amp; trig_4_0_out &amp; trig_5_0_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MHS_INDEX="130" MSB="0" NAME="trigger_1_out" RIGHT="3" SIGNAME="trig_2_1_out &amp; trig_3_1_out &amp; trig_4_1_out &amp; trig_5_1_out">
      <SIGNALS>
        <SIGNAL NAME="trig_2_1_out"/>
        <SIGNAL NAME="trig_3_1_out"/>
        <SIGNAL NAME="trig_4_1_out"/>
        <SIGNAL NAME="trig_5_1_out"/>
      </SIGNALS>
      <CONNECTIONS>
        <CONNECTION INSTANCE="trig_2_1_out &amp; trig_3_1_out &amp; trig_4_1_out &amp; trig_5_1_out"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <MODULES>
    <MODULE HWVERSION="1.07.g" INSTANCE="warplab_trigger_proc" IPTYPE="PERIPHERAL" MHS_INDEX="0" MODCLASS="PERIPHERAL" MODTYPE="w3_warplab_trigger_proc_axiw">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x10100000">
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x1010FFFF">
          <DESCRIPTION>C_HIGHADDR</DESCRIPTION>
          <DESCRIPTION>C_HIGHADDR</DESCRIPTION>
          <DESCRIPTION>C_HIGHADDR</DESCRIPTION>
          <DESCRIPTION>C_HIGHADDR</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_S_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_S_AXI_SUPPORT_BURST" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="6" NAME="C_AXI_STR_ETH_A_RXD_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_DATA"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="7" NAME="C_AXI_STR_ETH_B_RXD_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_DATA"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="8" NAME="C_MEMMAP_CORE_INFO" TYPE="integer" VALUE="0x874">
          <DESCRIPTION>C_MEMMAP_CORE_INFO</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_CORE_INFO</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="9" NAME="C_MEMMAP_CORE_INFO_N_BITS" TYPE="integer" VALUE="24"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="10" NAME="C_MEMMAP_CORE_INFO_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="11" NAME="C_MEMMAP_TRIG_OUT" TYPE="integer" VALUE="0x878">
          <DESCRIPTION>C_MEMMAP_TRIG_OUT</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_OUT</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="12" NAME="C_MEMMAP_TRIG_OUT_N_BITS" TYPE="integer" VALUE="6"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="13" NAME="C_MEMMAP_TRIG_OUT_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="14" NAME="C_MEMMAP_TRIG_ODELAY_CFG_CMPLL" TYPE="integer" VALUE="0x800">
          <DESCRIPTION>C_MEMMAP_TRIG_ODELAY_CFG_CMPLL</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_ODELAY_CFG_CMPLL</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="15" NAME="C_MEMMAP_TRIG_ODELAY_CFG_CMPLL_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_MEMMAP_TRIG_ODELAY_CFG_CMPLL_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_MEMMAP_TRIG_IDELAY_CFG_CMPLL" TYPE="integer" VALUE="0x804">
          <DESCRIPTION>C_MEMMAP_TRIG_IDELAY_CFG_CMPLL</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_IDELAY_CFG_CMPLL</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="18" NAME="C_MEMMAP_TRIG_IDELAY_CFG_CMPLL_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="19" NAME="C_MEMMAP_TRIG_IDELAY_CFG_CMPLL_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="20" NAME="C_MEMMAP_TRIG_ODELAY_CFG_DEBUG_HDR" TYPE="integer" VALUE="0x808">
          <DESCRIPTION>C_MEMMAP_TRIG_ODELAY_CFG_DEBUG_HDR</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_ODELAY_CFG_DEBUG_HDR</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="21" NAME="C_MEMMAP_TRIG_ODELAY_CFG_DEBUG_HDR_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="22" NAME="C_MEMMAP_TRIG_ODELAY_CFG_DEBUG_HDR_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="23" NAME="C_MEMMAP_TRIG_IDELAY_CFG_DEBUG_HDR" TYPE="integer" VALUE="0x80C">
          <DESCRIPTION>C_MEMMAP_TRIG_IDELAY_CFG_DEBUG_HDR</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_IDELAY_CFG_DEBUG_HDR</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="24" NAME="C_MEMMAP_TRIG_IDELAY_CFG_DEBUG_HDR_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="25" NAME="C_MEMMAP_TRIG_IDELAY_CFG_DEBUG_HDR_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="26" NAME="C_MEMMAP_TRIG_IODELAYS_CONTROL" TYPE="integer" VALUE="0x810">
          <DESCRIPTION>C_MEMMAP_TRIG_IODELAYS_CONTROL</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_IODELAYS_CONTROL</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="27" NAME="C_MEMMAP_TRIG_IODELAYS_CONTROL_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="28" NAME="C_MEMMAP_TRIG_IODELAYS_CONTROL_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="29" NAME="C_MEMMAP_RSSI_PKT_DET_CONFIG" TYPE="integer" VALUE="0x814">
          <DESCRIPTION>C_MEMMAP_RSSI_PKT_DET_CONFIG</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RSSI_PKT_DET_CONFIG</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="30" NAME="C_MEMMAP_RSSI_PKT_DET_CONFIG_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="31" NAME="C_MEMMAP_RSSI_PKT_DET_CONFIG_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="32" NAME="C_MEMMAP_TRIG_IN_CONF_6" TYPE="integer" VALUE="0x818">
          <DESCRIPTION>C_MEMMAP_TRIG_IN_CONF_6</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_IN_CONF_6</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="33" NAME="C_MEMMAP_TRIG_IN_CONF_6_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_MEMMAP_TRIG_IN_CONF_6_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="35" NAME="C_MEMMAP_TRIG_IN_CONF_5" TYPE="integer" VALUE="0x81C">
          <DESCRIPTION>C_MEMMAP_TRIG_IN_CONF_5</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_IN_CONF_5</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="36" NAME="C_MEMMAP_TRIG_IN_CONF_5_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="37" NAME="C_MEMMAP_TRIG_IN_CONF_5_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="38" NAME="C_MEMMAP_TRIG_IN_CONF_4" TYPE="integer" VALUE="0x820">
          <DESCRIPTION>C_MEMMAP_TRIG_IN_CONF_4</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_IN_CONF_4</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="39" NAME="C_MEMMAP_TRIG_IN_CONF_4_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="40" NAME="C_MEMMAP_TRIG_IN_CONF_4_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="41" NAME="C_MEMMAP_TRIG_IN_CONF_3" TYPE="integer" VALUE="0x824">
          <DESCRIPTION>C_MEMMAP_TRIG_IN_CONF_3</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_IN_CONF_3</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="42" NAME="C_MEMMAP_TRIG_IN_CONF_3_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="43" NAME="C_MEMMAP_TRIG_IN_CONF_3_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="44" NAME="C_MEMMAP_TRIG_IN_CONF_2" TYPE="integer" VALUE="0x828">
          <DESCRIPTION>C_MEMMAP_TRIG_IN_CONF_2</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_IN_CONF_2</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="45" NAME="C_MEMMAP_TRIG_IN_CONF_2_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="46" NAME="C_MEMMAP_TRIG_IN_CONF_2_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="47" NAME="C_MEMMAP_TRIG_IN_CONF_0" TYPE="integer" VALUE="0x82C">
          <DESCRIPTION>C_MEMMAP_TRIG_IN_CONF_0</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_IN_CONF_0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="48" NAME="C_MEMMAP_TRIG_IN_CONF_0_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="49" NAME="C_MEMMAP_TRIG_IN_CONF_0_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="50" NAME="C_MEMMAP_TRIG_IN_CONF_8" TYPE="integer" VALUE="0x830">
          <DESCRIPTION>C_MEMMAP_TRIG_IN_CONF_8</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_IN_CONF_8</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="51" NAME="C_MEMMAP_TRIG_IN_CONF_8_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="52" NAME="C_MEMMAP_TRIG_IN_CONF_8_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="53" NAME="C_MEMMAP_TRIG_IN_CONF_7" TYPE="integer" VALUE="0x834">
          <DESCRIPTION>C_MEMMAP_TRIG_IN_CONF_7</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_IN_CONF_7</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="54" NAME="C_MEMMAP_TRIG_IN_CONF_7_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="55" NAME="C_MEMMAP_TRIG_IN_CONF_7_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="56" NAME="C_MEMMAP_TRIG_OUT_5_CONF_0" TYPE="integer" VALUE="0x838">
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_5_CONF_0</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_5_CONF_0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="57" NAME="C_MEMMAP_TRIG_OUT_5_CONF_0_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="58" NAME="C_MEMMAP_TRIG_OUT_5_CONF_0_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="59" NAME="C_MEMMAP_TRIG_OUT_5_CONF_1" TYPE="integer" VALUE="0x83C">
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_5_CONF_1</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_5_CONF_1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="60" NAME="C_MEMMAP_TRIG_OUT_5_CONF_1_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="61" NAME="C_MEMMAP_TRIG_OUT_5_CONF_1_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="62" NAME="C_MEMMAP_TRIG_OUT_4_CONF_0" TYPE="integer" VALUE="0x840">
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_4_CONF_0</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_4_CONF_0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="63" NAME="C_MEMMAP_TRIG_OUT_4_CONF_0_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="64" NAME="C_MEMMAP_TRIG_OUT_4_CONF_0_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="65" NAME="C_MEMMAP_TRIG_OUT_0_CONF_0" TYPE="integer" VALUE="0x844">
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_0_CONF_0</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_0_CONF_0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="66" NAME="C_MEMMAP_TRIG_OUT_0_CONF_0_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="67" NAME="C_MEMMAP_TRIG_OUT_0_CONF_0_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="68" NAME="C_MEMMAP_TRIG_OUT_4_CONF_1" TYPE="integer" VALUE="0x848">
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_4_CONF_1</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_4_CONF_1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="69" NAME="C_MEMMAP_TRIG_OUT_4_CONF_1_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="70" NAME="C_MEMMAP_TRIG_OUT_4_CONF_1_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="71" NAME="C_MEMMAP_TRIG_OUT_3_CONF_0" TYPE="integer" VALUE="0x84C">
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_3_CONF_0</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_3_CONF_0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="72" NAME="C_MEMMAP_TRIG_OUT_3_CONF_0_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="73" NAME="C_MEMMAP_TRIG_OUT_3_CONF_0_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="74" NAME="C_MEMMAP_TRIG_OUT_3_CONF_1" TYPE="integer" VALUE="0x850">
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_3_CONF_1</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_3_CONF_1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="75" NAME="C_MEMMAP_TRIG_OUT_3_CONF_1_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="76" NAME="C_MEMMAP_TRIG_OUT_3_CONF_1_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="77" NAME="C_MEMMAP_TRIG_OUT_2_CONF_0" TYPE="integer" VALUE="0x854">
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_2_CONF_0</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_2_CONF_0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="78" NAME="C_MEMMAP_TRIG_OUT_2_CONF_0_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="79" NAME="C_MEMMAP_TRIG_OUT_2_CONF_0_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="80" NAME="C_MEMMAP_TRIG_OUT_2_CONF_1" TYPE="integer" VALUE="0x858">
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_2_CONF_1</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_2_CONF_1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="81" NAME="C_MEMMAP_TRIG_OUT_2_CONF_1_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="82" NAME="C_MEMMAP_TRIG_OUT_2_CONF_1_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="83" NAME="C_MEMMAP_TRIG_OUT_1_CONF_0" TYPE="integer" VALUE="0x85C">
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_1_CONF_0</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_1_CONF_0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="84" NAME="C_MEMMAP_TRIG_OUT_1_CONF_0_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="85" NAME="C_MEMMAP_TRIG_OUT_1_CONF_0_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="86" NAME="C_MEMMAP_TRIG_OUT_1_CONF_1" TYPE="integer" VALUE="0x860">
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_1_CONF_1</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_1_CONF_1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="87" NAME="C_MEMMAP_TRIG_OUT_1_CONF_1_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="88" NAME="C_MEMMAP_TRIG_OUT_1_CONF_1_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="89" NAME="C_MEMMAP_TRIG_OUT_0_CONF_1" TYPE="integer" VALUE="0x864">
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_0_CONF_1</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_OUT_0_CONF_1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="90" NAME="C_MEMMAP_TRIG_OUT_0_CONF_1_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="91" NAME="C_MEMMAP_TRIG_OUT_0_CONF_1_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="92" NAME="C_MEMMAP_RSSI_PKT_DET_DURATIONS" TYPE="integer" VALUE="0x868">
          <DESCRIPTION>C_MEMMAP_RSSI_PKT_DET_DURATIONS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RSSI_PKT_DET_DURATIONS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="93" NAME="C_MEMMAP_RSSI_PKT_DET_DURATIONS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="94" NAME="C_MEMMAP_RSSI_PKT_DET_DURATIONS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="95" NAME="C_MEMMAP_RSSI_PKT_DET_THRESHOLDS" TYPE="integer" VALUE="0x86C">
          <DESCRIPTION>C_MEMMAP_RSSI_PKT_DET_THRESHOLDS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RSSI_PKT_DET_THRESHOLDS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="96" NAME="C_MEMMAP_RSSI_PKT_DET_THRESHOLDS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="97" NAME="C_MEMMAP_RSSI_PKT_DET_THRESHOLDS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="98" NAME="C_MEMMAP_TRIG_IN_CONF_1" TYPE="integer" VALUE="0x870">
          <DESCRIPTION>C_MEMMAP_TRIG_IN_CONF_1</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TRIG_IN_CONF_1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="99" NAME="C_MEMMAP_TRIG_IN_CONF_1_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="100" NAME="C_MEMMAP_TRIG_IN_CONF_1_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="101" NAME="C_MEMMAP_PKTOPS1" TYPE="integer" VALUE="0x000">
          <DESCRIPTION>C_MEMMAP_PKTOPS1</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_PKTOPS1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="102" NAME="C_MEMMAP_PKTOPS1_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="103" NAME="C_MEMMAP_PKTOPS1_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="104" NAME="C_MEMMAP_PKTOPS1_DEPTH" TYPE="integer" VALUE="64"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="105" NAME="C_MEMMAP_PKTTEMPLATE1" TYPE="integer" VALUE="0x100">
          <DESCRIPTION>C_MEMMAP_PKTTEMPLATE1</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_PKTTEMPLATE1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="106" NAME="C_MEMMAP_PKTTEMPLATE1_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="107" NAME="C_MEMMAP_PKTTEMPLATE1_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="108" NAME="C_MEMMAP_PKTTEMPLATE1_DEPTH" TYPE="integer" VALUE="64"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="109" NAME="C_MEMMAP_PKTOPS0" TYPE="integer" VALUE="0x200">
          <DESCRIPTION>C_MEMMAP_PKTOPS0</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_PKTOPS0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="110" NAME="C_MEMMAP_PKTOPS0_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="111" NAME="C_MEMMAP_PKTOPS0_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="112" NAME="C_MEMMAP_PKTOPS0_DEPTH" TYPE="integer" VALUE="64"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="113" NAME="C_MEMMAP_PKTTEMPLATE0" TYPE="integer" VALUE="0x300">
          <DESCRIPTION>C_MEMMAP_PKTTEMPLATE0</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_PKTTEMPLATE0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="114" NAME="C_MEMMAP_PKTTEMPLATE0_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="115" NAME="C_MEMMAP_PKTTEMPLATE0_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="116" NAME="C_MEMMAP_PKTTEMPLATE0_DEPTH" TYPE="integer" VALUE="64"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="4" NAME="C_INTERCONNECT_S_AXI_AW_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="5" NAME="C_INTERCONNECT_S_AXI_AR_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="6" NAME="C_INTERCONNECT_S_AXI_W_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="7" NAME="C_INTERCONNECT_S_AXI_R_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="8" NAME="C_INTERCONNECT_S_AXI_B_REGISTER" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="54" NAME="axi_aclk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="160000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="sysgen_clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="agc_done_in" SIGNAME="agc_is_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="agc_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="9" MHS_INDEX="3" MPD_INDEX="25" MSB="0" NAME="rfa_rssi" RIGHT="9" SIGNAME="warplab_rfa_rssi" VECFORMULA="[0:(10-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_RSSI_D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="9" MHS_INDEX="4" MPD_INDEX="26" MSB="0" NAME="rfb_rssi" RIGHT="9" SIGNAME="warplab_rfb_rssi" VECFORMULA="[0:(10-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_RSSI_D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="9" MHS_INDEX="5" MPD_INDEX="27" MSB="0" NAME="rfc_rssi" RIGHT="9" SIGNAME="net_gnd" VECFORMULA="[0:(10-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_gnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="9" MHS_INDEX="6" MPD_INDEX="28" MSB="0" NAME="rfd_rssi" RIGHT="9" SIGNAME="net_gnd" VECFORMULA="[0:(10-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_gnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="29" NAME="rssi_clk" SIGNAME="warplab_rssi_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_buffers" PORT="rssi_adc_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="7" NAME="debug_0_in" SIGNAME="trig_0_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="trigger_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="8" NAME="debug_1_in" SIGNAME="trig_1_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="trigger_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="9" NAME="debug_2_in" SIGNAME="trig_2_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="trigger_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="10" NAME="debug_3_in" SIGNAME="trig_3_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="trigger_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="3" NAME="cm_pll_0_in" SIGNAME="cm_pll_0_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="cm_pll_hdr_in_d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="4" NAME="cm_pll_1_in" SIGNAME="cm_pll_1_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="cm_pll_hdr_in_d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="5" NAME="cm_pll_2_in" SIGNAME="cm_pll_2_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="cm_pll_hdr_in_d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="6" NAME="cm_pll_3_in" SIGNAME="cm_pll_3_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="cm_pll_hdr_in_d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="16" MPD_INDEX="70" NAME="trig_0_out" SIGNAME="baseband_trigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_buffers" PORT="trigger_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="17" MPD_INDEX="71" NAME="trig_1_out" SIGNAME="agc_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="agc_run"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="18" MPD_INDEX="72" NAME="trig_2_0_out" SIGNAME="trig_2_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="trigger_0_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="19" MPD_INDEX="74" NAME="trig_3_0_out" SIGNAME="trig_3_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="trigger_0_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="20" MPD_INDEX="76" NAME="trig_4_0_out" SIGNAME="trig_4_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="trigger_0_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="21" MPD_INDEX="78" NAME="trig_5_0_out" SIGNAME="trig_5_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="trigger_0_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="22" MPD_INDEX="73" NAME="trig_2_1_out" SIGNAME="trig_2_1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="trigger_1_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="23" MPD_INDEX="75" NAME="trig_3_1_out" SIGNAME="trig_3_1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="trigger_1_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="24" MPD_INDEX="77" NAME="trig_4_1_out" SIGNAME="trig_4_1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="trigger_1_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="25" MPD_INDEX="79" NAME="trig_5_1_out" SIGNAME="trig_5_1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="trigger_1_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="26" MPD_INDEX="55" NAME="cm_pll_0_out" SIGNAME="cm_pll_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="cm_pll_hdr_out_d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="27" MPD_INDEX="56" NAME="cm_pll_1_out" SIGNAME="cm_pll_1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="cm_pll_hdr_out_d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="28" MPD_INDEX="57" NAME="cm_pll_2_out" SIGNAME="cm_pll_2_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="cm_pll_hdr_out_d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="29" MPD_INDEX="58" NAME="cm_pll_3_out" SIGNAME="cm_pll_3_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="cm_pll_hdr_out_d"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_aresetn" DIR="I" MPD_INDEX="1" NAME="axi_aresetn" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_ETH_A_RXD" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TDATA" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="eth_a_axi_str_tdata" RIGHT="31" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TDATA" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_RXD_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_ETH_A_RXD" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TDEST" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="12" MSB="0" NAME="eth_a_axi_str_tdest" RIGHT="3" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TDEST" VECFORMULA="[0:(4-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="AXI_STR_ETH_A_RXD" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TKEEP" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="13" MSB="0" NAME="eth_a_axi_str_tkeep" RIGHT="3" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TKEEP" VECFORMULA="[0:(4-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_RXD_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_ETH_A_RXD" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TLAST" DIR="I" MPD_INDEX="14" NAME="eth_a_axi_str_tlast" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_RXD_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_ETH_A_RXD" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TREADY" DIR="I" MPD_INDEX="15" NAME="eth_a_axi_str_tready" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM]" INSTANCE="eth_a_dma" PORT="s_axis_s2mm_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_ETH_A_RXD" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TSTRB" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="16" MSB="0" NAME="eth_a_axi_str_tstrb" RIGHT="3" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TSTRB" VECFORMULA="[0:(4-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="AXI_STR_ETH_A_RXD" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TVALID" DIR="I" MPD_INDEX="17" NAME="eth_a_axi_str_tvalid" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_RXD_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_ETH_B_RXD" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TDATA" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="18" MSB="0" NAME="eth_b_axi_str_tdata" RIGHT="31" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TDATA" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_RXD_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_ETH_B_RXD" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TDEST" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="19" MSB="0" NAME="eth_b_axi_str_tdest" RIGHT="3" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TDEST" VECFORMULA="[0:(4-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="AXI_STR_ETH_B_RXD" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TKEEP" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="20" MSB="0" NAME="eth_b_axi_str_tkeep" RIGHT="3" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TKEEP" VECFORMULA="[0:(4-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_RXD_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_ETH_B_RXD" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TLAST" DIR="I" MPD_INDEX="21" NAME="eth_b_axi_str_tlast" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_RXD_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_ETH_B_RXD" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TREADY" DIR="I" MPD_INDEX="22" NAME="eth_b_axi_str_tready" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM]" INSTANCE="eth_b_dma" PORT="s_axis_s2mm_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_ETH_B_RXD" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TSTRB" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="23" MSB="0" NAME="eth_b_axi_str_tstrb" RIGHT="3" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TSTRB" VECFORMULA="[0:(4-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="AXI_STR_ETH_B_RXD" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TVALID" DIR="I" MPD_INDEX="24" NAME="eth_b_axi_str_tvalid" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_RXD_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_araddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="30" MSB="0" NAME="s_axi_araddr" RIGHT="31" SIGNAME="axi_interconnect_periph_160_M_araddr" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arburst" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="31" MSB="0" NAME="s_axi_arburst" RIGHT="1" SIGNAME="axi_interconnect_periph_160_M_arburst" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arcache" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="32" MSB="0" NAME="s_axi_arcache" RIGHT="3" SIGNAME="axi_interconnect_periph_160_M_arcache" VECFORMULA="[0:(4-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arid" DIR="I" MPD_INDEX="33" NAME="s_axi_arid" SIGNAME="axi_interconnect_periph_160_M_arid" VECFORMULA="[0:(C_S_AXI_ID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arlen" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="34" MSB="0" NAME="s_axi_arlen" RIGHT="7" SIGNAME="axi_interconnect_periph_160_M_arlen" VECFORMULA="[0:(8-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arlock" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="35" MSB="0" NAME="s_axi_arlock" RIGHT="1" SIGNAME="axi_interconnect_periph_160_M_arlock" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arprot" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="36" MSB="0" NAME="s_axi_arprot" RIGHT="2" SIGNAME="axi_interconnect_periph_160_M_arprot" VECFORMULA="[0:(3-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arsize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="37" MSB="0" NAME="s_axi_arsize" RIGHT="2" SIGNAME="axi_interconnect_periph_160_M_arsize" VECFORMULA="[0:(3-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arvalid" DIR="I" MPD_INDEX="38" NAME="s_axi_arvalid" SIGNAME="axi_interconnect_periph_160_M_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awaddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="39" MSB="0" NAME="s_axi_awaddr" RIGHT="31" SIGNAME="axi_interconnect_periph_160_M_awaddr" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awburst" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="40" MSB="0" NAME="s_axi_awburst" RIGHT="1" SIGNAME="axi_interconnect_periph_160_M_awburst" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awcache" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="41" MSB="0" NAME="s_axi_awcache" RIGHT="3" SIGNAME="axi_interconnect_periph_160_M_awcache" VECFORMULA="[0:(4-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awid" DIR="I" MPD_INDEX="42" NAME="s_axi_awid" SIGNAME="axi_interconnect_periph_160_M_awid" VECFORMULA="[0:(C_S_AXI_ID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awlen" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="43" MSB="0" NAME="s_axi_awlen" RIGHT="7" SIGNAME="axi_interconnect_periph_160_M_awlen" VECFORMULA="[0:(8-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awlock" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="44" MSB="0" NAME="s_axi_awlock" RIGHT="1" SIGNAME="axi_interconnect_periph_160_M_awlock" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awprot" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="45" MSB="0" NAME="s_axi_awprot" RIGHT="2" SIGNAME="axi_interconnect_periph_160_M_awprot" VECFORMULA="[0:(3-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awsize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="46" MSB="0" NAME="s_axi_awsize" RIGHT="2" SIGNAME="axi_interconnect_periph_160_M_awsize" VECFORMULA="[0:(3-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awvalid" DIR="I" MPD_INDEX="47" NAME="s_axi_awvalid" SIGNAME="axi_interconnect_periph_160_M_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_bready" DIR="I" MPD_INDEX="48" NAME="s_axi_bready" SIGNAME="axi_interconnect_periph_160_M_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_rready" DIR="I" MPD_INDEX="49" NAME="s_axi_rready" SIGNAME="axi_interconnect_periph_160_M_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_wdata" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="50" MSB="0" NAME="s_axi_wdata" RIGHT="31" SIGNAME="axi_interconnect_periph_160_M_wdata" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_wlast" DIR="I" MPD_INDEX="51" NAME="s_axi_wlast" SIGNAME="axi_interconnect_periph_160_M_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_wstrb" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="52" MSB="0" NAME="s_axi_wstrb" RIGHT="3" SIGNAME="axi_interconnect_periph_160_M_wstrb" VECFORMULA="[0:(4-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_wvalid" DIR="I" MPD_INDEX="53" NAME="s_axi_wvalid" SIGNAME="axi_interconnect_periph_160_M_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arready" DIR="O" MPD_INDEX="59" NAME="s_axi_arready" SIGNAME="axi_interconnect_periph_160_M_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awready" DIR="O" MPD_INDEX="60" NAME="s_axi_awready" SIGNAME="axi_interconnect_periph_160_M_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_bid" DIR="O" MPD_INDEX="61" NAME="s_axi_bid" SIGNAME="axi_interconnect_periph_160_M_bid" VECFORMULA="[0:(C_S_AXI_ID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_bresp" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="62" MSB="0" NAME="s_axi_bresp" RIGHT="1" SIGNAME="axi_interconnect_periph_160_M_bresp" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_bvalid" DIR="O" MPD_INDEX="63" NAME="s_axi_bvalid" SIGNAME="axi_interconnect_periph_160_M_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_rdata" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="64" MSB="0" NAME="s_axi_rdata" RIGHT="31" SIGNAME="axi_interconnect_periph_160_M_rdata" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_rid" DIR="O" MPD_INDEX="65" NAME="s_axi_rid" SIGNAME="axi_interconnect_periph_160_M_rid" VECFORMULA="[0:(C_S_AXI_ID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_rlast" DIR="O" MPD_INDEX="66" NAME="s_axi_rlast" SIGNAME="axi_interconnect_periph_160_M_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_rresp" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="67" MSB="0" NAME="s_axi_rresp" RIGHT="1" SIGNAME="axi_interconnect_periph_160_M_rresp" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_rvalid" DIR="O" MPD_INDEX="68" NAME="s_axi_rvalid" SIGNAME="axi_interconnect_periph_160_M_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_wready" DIR="O" MPD_INDEX="69" NAME="s_axi_wready" SIGNAME="axi_interconnect_periph_160_M_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_160" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="axi_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="axi_aresetn"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_araddr"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arburst"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arcache"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arlen"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arlock"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arprot"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arsize"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awburst"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awcache"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awlen"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awlock"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awprot"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awsize"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_bready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_rready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wdata"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wlast"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_arready"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_awready"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_bid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_bresp"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rdata"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rlast"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rresp"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_wready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_A_MAC_AXI_STR_RXD" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="AXI_STR_ETH_A_RXD" PROTOCOL="XIL_AXI_STREAM_ETH_DATA" TYPE="MONITOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="eth_a_axi_str_tdata"/>
            <PORTMAP DIR="I" PHYSICAL="eth_a_axi_str_tdest"/>
            <PORTMAP DIR="I" PHYSICAL="eth_a_axi_str_tkeep"/>
            <PORTMAP DIR="I" PHYSICAL="eth_a_axi_str_tlast"/>
            <PORTMAP DIR="I" PHYSICAL="eth_a_axi_str_tready"/>
            <PORTMAP DIR="I" PHYSICAL="eth_a_axi_str_tstrb"/>
            <PORTMAP DIR="I" PHYSICAL="eth_a_axi_str_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_B_MAC_AXI_STR_RXD" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="AXI_STR_ETH_B_RXD" PROTOCOL="XIL_AXI_STREAM_ETH_DATA" TYPE="MONITOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="eth_b_axi_str_tdata"/>
            <PORTMAP DIR="I" PHYSICAL="eth_b_axi_str_tdest"/>
            <PORTMAP DIR="I" PHYSICAL="eth_b_axi_str_tkeep"/>
            <PORTMAP DIR="I" PHYSICAL="eth_b_axi_str_tlast"/>
            <PORTMAP DIR="I" PHYSICAL="eth_b_axi_str_tready"/>
            <PORTMAP DIR="I" PHYSICAL="eth_b_axi_str_tstrb"/>
            <PORTMAP DIR="I" PHYSICAL="eth_b_axi_str_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="269484032" BASENAME="C_BASEADDR" BASEVALUE="0x10100000" HIGHDECIMAL="269549567" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1010FFFF" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="3.01.c" INSTANCE="warplab_agc" IPTYPE="PERIPHERAL" MHS_INDEX="1" MODCLASS="PERIPHERAL" MODTYPE="w3_warplab_agc_axiw">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x10200000">
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x1020FFFF">
          <DESCRIPTION>C_HIGHADDR</DESCRIPTION>
          <DESCRIPTION>C_HIGHADDR</DESCRIPTION>
          <DESCRIPTION>C_HIGHADDR</DESCRIPTION>
          <DESCRIPTION>C_HIGHADDR</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_S_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_S_AXI_SUPPORT_BURST" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="6" NAME="C_MEMMAP_TIMING_RESET" TYPE="integer" VALUE="0x800">
          <DESCRIPTION>C_MEMMAP_TIMING_RESET</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMING_RESET</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="7" NAME="C_MEMMAP_TIMING_RESET_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="8" NAME="C_MEMMAP_TIMING_RESET_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="9" NAME="C_MEMMAP_RSSI_PWR_CALIB" TYPE="integer" VALUE="0x804">
          <DESCRIPTION>C_MEMMAP_RSSI_PWR_CALIB</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RSSI_PWR_CALIB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="10" NAME="C_MEMMAP_RSSI_PWR_CALIB_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="11" NAME="C_MEMMAP_RSSI_PWR_CALIB_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="12" NAME="C_MEMMAP_IIR_COEF_B0" TYPE="integer" VALUE="0x808">
          <DESCRIPTION>C_MEMMAP_IIR_COEF_B0</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_IIR_COEF_B0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="13" NAME="C_MEMMAP_IIR_COEF_B0_N_BITS" TYPE="integer" VALUE="18"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="14" NAME="C_MEMMAP_IIR_COEF_B0_BIN_PT" TYPE="integer" VALUE="17"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="15" NAME="C_MEMMAP_IIR_COEF_A1" TYPE="integer" VALUE="0x80C">
          <DESCRIPTION>C_MEMMAP_IIR_COEF_A1</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_IIR_COEF_A1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_MEMMAP_IIR_COEF_A1_N_BITS" TYPE="integer" VALUE="18"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_MEMMAP_IIR_COEF_A1_BIN_PT" TYPE="integer" VALUE="17"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="18" NAME="C_MEMMAP_RESET" TYPE="integer" VALUE="0x810">
          <DESCRIPTION>C_MEMMAP_RESET</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RESET</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="19" NAME="C_MEMMAP_RESET_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="20" NAME="C_MEMMAP_RESET_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="21" NAME="C_MEMMAP_TIMING_AGC" TYPE="integer" VALUE="0x814">
          <DESCRIPTION>C_MEMMAP_TIMING_AGC</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMING_AGC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="22" NAME="C_MEMMAP_TIMING_AGC_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="23" NAME="C_MEMMAP_TIMING_AGC_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="24" NAME="C_MEMMAP_TARGET" TYPE="integer" VALUE="0x818">
          <DESCRIPTION>C_MEMMAP_TARGET</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TARGET</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="25" NAME="C_MEMMAP_TARGET_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="26" NAME="C_MEMMAP_TARGET_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="27" NAME="C_MEMMAP_CONFIG" TYPE="integer" VALUE="0x81C">
          <DESCRIPTION>C_MEMMAP_CONFIG</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_CONFIG</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="28" NAME="C_MEMMAP_CONFIG_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="29" NAME="C_MEMMAP_CONFIG_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="30" NAME="C_MEMMAP_RESET_MODE" TYPE="integer" VALUE="0x820">
          <DESCRIPTION>C_MEMMAP_RESET_MODE</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RESET_MODE</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="31" NAME="C_MEMMAP_RESET_MODE_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="32" NAME="C_MEMMAP_RESET_MODE_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="33" NAME="C_MEMMAP_AGC_OVERRIDE" TYPE="integer" VALUE="0x824">
          <DESCRIPTION>C_MEMMAP_AGC_OVERRIDE</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_AGC_OVERRIDE</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_MEMMAP_AGC_OVERRIDE_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="35" NAME="C_MEMMAP_AGC_OVERRIDE_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="36" NAME="C_MEMMAP_RX_LENGTH" TYPE="integer" VALUE="0x828">
          <DESCRIPTION>C_MEMMAP_RX_LENGTH</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_LENGTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="37" NAME="C_MEMMAP_RX_LENGTH_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="38" NAME="C_MEMMAP_RX_LENGTH_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="39" NAME="C_MEMMAP_TIMING_DCO" TYPE="integer" VALUE="0x82C">
          <DESCRIPTION>C_MEMMAP_TIMING_DCO</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMING_DCO</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="40" NAME="C_MEMMAP_TIMING_DCO_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="41" NAME="C_MEMMAP_TIMING_DCO_BIN_PT" TYPE="integer" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="40" NAME="AXI_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="160000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="3" NAME="sysgen_clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="adc_rx_clk" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="agc_run" SIGNAME="agc_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_trigger_proc" PORT="trig_1_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="41" NAME="agc_done" SIGNAME="agc_is_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_trigger_proc" PORT="agc_done_in"/>
            <CONNECTION INSTANCE="warplab_buffers" PORT="agc_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="45" NAME="rfa_agc_rxhp" SIGNAME="agc_rxhp_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_buffers" PORT="rfa_rxhp"/>
            <CONNECTION BUSINTERFACE="[User_Ports_RFA]" INSTANCE="radio_controller_0" PORT="usr_RFA_RxHP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="4" MHS_INDEX="6" MPD_INDEX="43" MSB="0" NAME="rfa_agc_g_bb" RIGHT="4" SIGNAME="agc_g_bb_a" VECFORMULA="[0:(5-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_buffers" PORT="rfa_g_bb"/>
            <CONNECTION BUSINTERFACE="[User_Ports_RFA]" INSTANCE="radio_controller_0" PORT="usr_RFA_RxGainBB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="1" MHS_INDEX="7" MPD_INDEX="44" MSB="0" NAME="rfa_agc_g_rf" RIGHT="1" SIGNAME="agc_g_rf_a" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_buffers" PORT="rfa_g_rf"/>
            <CONNECTION BUSINTERFACE="[User_Ports_RFA]" INSTANCE="radio_controller_0" PORT="usr_RFA_RxGainRF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="9" MHS_INDEX="8" MPD_INDEX="4" MSB="0" NAME="rfa_rssi" RIGHT="9" SIGNAME="warplab_rfa_rssi" VECFORMULA="[0:(10-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_RSSI_D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="9" MPD_INDEX="5" MSB="0" NAME="rfa_rx_i_in" RIGHT="11" SIGNAME="warplab_rfa_Rx_I" VECFORMULA="[0:(12-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="user_RFA_RXD_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="10" MPD_INDEX="6" MSB="0" NAME="rfa_rx_q_in" RIGHT="11" SIGNAME="warplab_rfa_Rx_Q" VECFORMULA="[0:(12-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="user_RFA_RXD_Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="11" MPD_INDEX="46" MSB="0" NAME="rfa_rx_i_out" RIGHT="15" SIGNAME="dc_filtered_i_a" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_buffers" PORT="rfa_agc_filt_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="12" MPD_INDEX="47" MSB="0" NAME="rfa_rx_q_out" RIGHT="15" SIGNAME="dc_filtered_q_a" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_buffers" PORT="rfa_agc_filt_q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="50" NAME="rfb_agc_rxhp" SIGNAME="agc_rxhp_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_buffers" PORT="rfb_rxhp"/>
            <CONNECTION BUSINTERFACE="[User_Ports_RFB]" INSTANCE="radio_controller_0" PORT="usr_RFB_RxHP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="4" MHS_INDEX="14" MPD_INDEX="48" MSB="0" NAME="rfb_agc_g_bb" RIGHT="4" SIGNAME="agc_g_bb_b" VECFORMULA="[0:(5-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_buffers" PORT="rfb_g_bb"/>
            <CONNECTION BUSINTERFACE="[User_Ports_RFB]" INSTANCE="radio_controller_0" PORT="usr_RFB_RxGainBB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="1" MHS_INDEX="15" MPD_INDEX="49" MSB="0" NAME="rfb_agc_g_rf" RIGHT="1" SIGNAME="agc_g_rf_b" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_buffers" PORT="rfb_g_rf"/>
            <CONNECTION BUSINTERFACE="[User_Ports_RFB]" INSTANCE="radio_controller_0" PORT="usr_RFB_RxGainRF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="9" MHS_INDEX="16" MPD_INDEX="7" MSB="0" NAME="rfb_rssi" RIGHT="9" SIGNAME="warplab_rfb_rssi" VECFORMULA="[0:(10-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_RSSI_D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="17" MPD_INDEX="8" MSB="0" NAME="rfb_rx_i_in" RIGHT="11" SIGNAME="warplab_rfb_Rx_I" VECFORMULA="[0:(12-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="user_RFB_RXD_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="18" MPD_INDEX="9" MSB="0" NAME="rfb_rx_q_in" RIGHT="11" SIGNAME="warplab_rfb_Rx_Q" VECFORMULA="[0:(12-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="user_RFB_RXD_Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="19" MPD_INDEX="51" MSB="0" NAME="rfb_rx_i_out" RIGHT="15" SIGNAME="dc_filtered_i_b" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_buffers" PORT="rfb_agc_filt_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="20" MPD_INDEX="52" MSB="0" NAME="rfb_rx_q_out" RIGHT="15" SIGNAME="dc_filtered_q_b" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_buffers" PORT="rfb_agc_filt_q"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_aresetn" DIR="I" MPD_INDEX="2" NAME="axi_aresetn" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="9" MPD_INDEX="10" MSB="0" NAME="rfc_rssi" RIGHT="9" SIGNAME="__NOC__" VECFORMULA="[0:(10-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="11" MSB="0" NAME="rfc_rx_i_in" RIGHT="11" SIGNAME="__NOC__" VECFORMULA="[0:(12-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="12" MSB="0" NAME="rfc_rx_q_in" RIGHT="11" SIGNAME="__NOC__" VECFORMULA="[0:(12-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="9" MPD_INDEX="13" MSB="0" NAME="rfd_rssi" RIGHT="9" SIGNAME="__NOC__" VECFORMULA="[0:(10-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="14" MSB="0" NAME="rfd_rx_i_in" RIGHT="11" SIGNAME="__NOC__" VECFORMULA="[0:(12-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="15" MSB="0" NAME="rfd_rx_q_in" RIGHT="11" SIGNAME="__NOC__" VECFORMULA="[0:(12-1)]"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_araddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="16" MSB="0" NAME="s_axi_araddr" RIGHT="31" SIGNAME="axi_interconnect_periph_160_M_araddr" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arburst" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="17" MSB="0" NAME="s_axi_arburst" RIGHT="1" SIGNAME="axi_interconnect_periph_160_M_arburst" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arcache" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="18" MSB="0" NAME="s_axi_arcache" RIGHT="3" SIGNAME="axi_interconnect_periph_160_M_arcache" VECFORMULA="[0:(4-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arid" DIR="I" MPD_INDEX="19" NAME="s_axi_arid" SIGNAME="axi_interconnect_periph_160_M_arid" VECFORMULA="[0:(C_S_AXI_ID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arlen" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="20" MSB="0" NAME="s_axi_arlen" RIGHT="7" SIGNAME="axi_interconnect_periph_160_M_arlen" VECFORMULA="[0:(8-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arlock" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="21" MSB="0" NAME="s_axi_arlock" RIGHT="1" SIGNAME="axi_interconnect_periph_160_M_arlock" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arprot" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="22" MSB="0" NAME="s_axi_arprot" RIGHT="2" SIGNAME="axi_interconnect_periph_160_M_arprot" VECFORMULA="[0:(3-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arsize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="23" MSB="0" NAME="s_axi_arsize" RIGHT="2" SIGNAME="axi_interconnect_periph_160_M_arsize" VECFORMULA="[0:(3-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arvalid" DIR="I" MPD_INDEX="24" NAME="s_axi_arvalid" SIGNAME="axi_interconnect_periph_160_M_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awaddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="25" MSB="0" NAME="s_axi_awaddr" RIGHT="31" SIGNAME="axi_interconnect_periph_160_M_awaddr" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awburst" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="26" MSB="0" NAME="s_axi_awburst" RIGHT="1" SIGNAME="axi_interconnect_periph_160_M_awburst" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awcache" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="27" MSB="0" NAME="s_axi_awcache" RIGHT="3" SIGNAME="axi_interconnect_periph_160_M_awcache" VECFORMULA="[0:(4-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awid" DIR="I" MPD_INDEX="28" NAME="s_axi_awid" SIGNAME="axi_interconnect_periph_160_M_awid" VECFORMULA="[0:(C_S_AXI_ID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awlen" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="29" MSB="0" NAME="s_axi_awlen" RIGHT="7" SIGNAME="axi_interconnect_periph_160_M_awlen" VECFORMULA="[0:(8-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awlock" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="30" MSB="0" NAME="s_axi_awlock" RIGHT="1" SIGNAME="axi_interconnect_periph_160_M_awlock" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awprot" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="31" MSB="0" NAME="s_axi_awprot" RIGHT="2" SIGNAME="axi_interconnect_periph_160_M_awprot" VECFORMULA="[0:(3-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awsize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="32" MSB="0" NAME="s_axi_awsize" RIGHT="2" SIGNAME="axi_interconnect_periph_160_M_awsize" VECFORMULA="[0:(3-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awvalid" DIR="I" MPD_INDEX="33" NAME="s_axi_awvalid" SIGNAME="axi_interconnect_periph_160_M_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_bready" DIR="I" MPD_INDEX="34" NAME="s_axi_bready" SIGNAME="axi_interconnect_periph_160_M_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_rready" DIR="I" MPD_INDEX="35" NAME="s_axi_rready" SIGNAME="axi_interconnect_periph_160_M_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_wdata" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="36" MSB="0" NAME="s_axi_wdata" RIGHT="31" SIGNAME="axi_interconnect_periph_160_M_wdata" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_wlast" DIR="I" MPD_INDEX="37" NAME="s_axi_wlast" SIGNAME="axi_interconnect_periph_160_M_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_wstrb" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="38" MSB="0" NAME="s_axi_wstrb" RIGHT="3" SIGNAME="axi_interconnect_periph_160_M_wstrb" VECFORMULA="[0:(4-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_wvalid" DIR="I" MPD_INDEX="39" NAME="s_axi_wvalid" SIGNAME="axi_interconnect_periph_160_M_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="42" NAME="iq_valid_out" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="4" MPD_INDEX="53" MSB="0" NAME="rfc_agc_g_bb" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:(5-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="54" MSB="0" NAME="rfc_agc_g_rf" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:(2-1)]"/>
        <PORT DIR="O" MPD_INDEX="55" NAME="rfc_agc_rxhp" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="56" MSB="0" NAME="rfc_rx_i_out" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:(16-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="57" MSB="0" NAME="rfc_rx_q_out" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:(16-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="4" MPD_INDEX="58" MSB="0" NAME="rfd_agc_g_bb" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:(5-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="59" MSB="0" NAME="rfd_agc_g_rf" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:(2-1)]"/>
        <PORT DIR="O" MPD_INDEX="60" NAME="rfd_agc_rxhp" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="61" MSB="0" NAME="rfd_rx_i_out" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:(16-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="62" MSB="0" NAME="rfd_rx_q_out" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:(16-1)]"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arready" DIR="O" MPD_INDEX="63" NAME="s_axi_arready" SIGNAME="axi_interconnect_periph_160_M_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awready" DIR="O" MPD_INDEX="64" NAME="s_axi_awready" SIGNAME="axi_interconnect_periph_160_M_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_bid" DIR="O" MPD_INDEX="65" NAME="s_axi_bid" SIGNAME="axi_interconnect_periph_160_M_bid" VECFORMULA="[0:(C_S_AXI_ID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_bresp" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="66" MSB="0" NAME="s_axi_bresp" RIGHT="1" SIGNAME="axi_interconnect_periph_160_M_bresp" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_bvalid" DIR="O" MPD_INDEX="67" NAME="s_axi_bvalid" SIGNAME="axi_interconnect_periph_160_M_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_rdata" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="68" MSB="0" NAME="s_axi_rdata" RIGHT="31" SIGNAME="axi_interconnect_periph_160_M_rdata" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_rid" DIR="O" MPD_INDEX="69" NAME="s_axi_rid" SIGNAME="axi_interconnect_periph_160_M_rid" VECFORMULA="[0:(C_S_AXI_ID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_rlast" DIR="O" MPD_INDEX="70" NAME="s_axi_rlast" SIGNAME="axi_interconnect_periph_160_M_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_rresp" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="71" MSB="0" NAME="s_axi_rresp" RIGHT="1" SIGNAME="axi_interconnect_periph_160_M_rresp" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_rvalid" DIR="O" MPD_INDEX="72" NAME="s_axi_rvalid" SIGNAME="axi_interconnect_periph_160_M_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_wready" DIR="O" MPD_INDEX="73" NAME="s_axi_wready" SIGNAME="axi_interconnect_periph_160_M_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_160" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="axi_aresetn"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_araddr"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arburst"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arcache"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arlen"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arlock"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arprot"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arsize"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awburst"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awcache"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awlen"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awlock"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awprot"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awsize"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_bready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_rready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wdata"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wlast"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_arready"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_awready"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_bid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_bresp"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rdata"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rlast"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rresp"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_wready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="270532608" BASENAME="C_BASEADDR" BASEVALUE="0x10200000" HIGHDECIMAL="270598143" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1020FFFF" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="3.01.h" INSTANCE="warplab_buffers" IPTYPE="PERIPHERAL" MHS_INDEX="2" MODCLASS="PERIPHERAL" MODTYPE="w3_warplab_buffers_axiw">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x10300000">
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x1030FFFF">
          <DESCRIPTION>C_HIGHADDR</DESCRIPTION>
          <DESCRIPTION>C_HIGHADDR</DESCRIPTION>
          <DESCRIPTION>C_HIGHADDR</DESCRIPTION>
          <DESCRIPTION>C_HIGHADDR</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_S_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_S_AXI_SUPPORT_BURST" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="6" NAME="C_MEMMAP_RF_TX_IQ_BUF_OCCUPANCY" TYPE="integer" VALUE="0x840">
          <DESCRIPTION>C_MEMMAP_RF_TX_IQ_BUF_OCCUPANCY</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RF_TX_IQ_BUF_OCCUPANCY</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="7" NAME="C_MEMMAP_RF_TX_IQ_BUF_OCCUPANCY_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="8" NAME="C_MEMMAP_RF_TX_IQ_BUF_OCCUPANCY_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="9" NAME="C_MEMMAP_RF_TX_IQ_BUF_RD_BYTE_OFFSET" TYPE="integer" VALUE="0x844">
          <DESCRIPTION>C_MEMMAP_RF_TX_IQ_BUF_RD_BYTE_OFFSET</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RF_TX_IQ_BUF_RD_BYTE_OFFSET</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="10" NAME="C_MEMMAP_RF_TX_IQ_BUF_RD_BYTE_OFFSET_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="11" NAME="C_MEMMAP_RF_TX_IQ_BUF_RD_BYTE_OFFSET_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="12" NAME="C_MEMMAP_AGC_GAINS" TYPE="integer" VALUE="0x848">
          <DESCRIPTION>C_MEMMAP_AGC_GAINS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_AGC_GAINS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="13" NAME="C_MEMMAP_AGC_GAINS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="14" NAME="C_MEMMAP_AGC_GAINS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="15" NAME="C_MEMMAP_RF_RX_IQ_BUF_OCCUPANCY" TYPE="integer" VALUE="0x84C">
          <DESCRIPTION>C_MEMMAP_RF_RX_IQ_BUF_OCCUPANCY</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RF_RX_IQ_BUF_OCCUPANCY</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_MEMMAP_RF_RX_IQ_BUF_OCCUPANCY_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_MEMMAP_RF_RX_IQ_BUF_OCCUPANCY_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="18" NAME="C_MEMMAP_RF_RX_IQ_BUF_WR_BYTE_OFFSET_UPDATE" TYPE="integer" VALUE="0x850">
          <DESCRIPTION>C_MEMMAP_RF_RX_IQ_BUF_WR_BYTE_OFFSET_UPDATE</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RF_RX_IQ_BUF_WR_BYTE_OFFSET_UPDATE</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="19" NAME="C_MEMMAP_RF_RX_IQ_BUF_WR_BYTE_OFFSET_UPDATE_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="20" NAME="C_MEMMAP_RF_RX_IQ_BUF_WR_BYTE_OFFSET_UPDATE_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="21" NAME="C_MEMMAP_INT_STATUS" TYPE="integer" VALUE="0x854">
          <DESCRIPTION>C_MEMMAP_INT_STATUS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_INT_STATUS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="22" NAME="C_MEMMAP_INT_STATUS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="23" NAME="C_MEMMAP_INT_STATUS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="24" NAME="C_MEMMAP_BUFF_SIZES" TYPE="integer" VALUE="0x858">
          <DESCRIPTION>C_MEMMAP_BUFF_SIZES</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_BUFF_SIZES</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="25" NAME="C_MEMMAP_BUFF_SIZES_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="26" NAME="C_MEMMAP_BUFF_SIZES_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="27" NAME="C_MEMMAP_DESIGN_VER" TYPE="integer" VALUE="0x85C">
          <DESCRIPTION>C_MEMMAP_DESIGN_VER</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_DESIGN_VER</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="28" NAME="C_MEMMAP_DESIGN_VER_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="29" NAME="C_MEMMAP_DESIGN_VER_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="30" NAME="C_MEMMAP_RFD_RX_COUNTER" TYPE="integer" VALUE="0x860">
          <DESCRIPTION>C_MEMMAP_RFD_RX_COUNTER</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RFD_RX_COUNTER</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="31" NAME="C_MEMMAP_RFD_RX_COUNTER_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="32" NAME="C_MEMMAP_RFD_RX_COUNTER_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="33" NAME="C_MEMMAP_RFC_RX_COUNTER" TYPE="integer" VALUE="0x864">
          <DESCRIPTION>C_MEMMAP_RFC_RX_COUNTER</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RFC_RX_COUNTER</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_MEMMAP_RFC_RX_COUNTER_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="35" NAME="C_MEMMAP_RFC_RX_COUNTER_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="36" NAME="C_MEMMAP_RFB_RX_COUNTER" TYPE="integer" VALUE="0x868">
          <DESCRIPTION>C_MEMMAP_RFB_RX_COUNTER</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RFB_RX_COUNTER</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="37" NAME="C_MEMMAP_RFB_RX_COUNTER_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="38" NAME="C_MEMMAP_RFB_RX_COUNTER_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="39" NAME="C_MEMMAP_RFA_RX_COUNTER" TYPE="integer" VALUE="0x86C">
          <DESCRIPTION>C_MEMMAP_RFA_RX_COUNTER</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RFA_RX_COUNTER</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="40" NAME="C_MEMMAP_RFA_RX_COUNTER_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="41" NAME="C_MEMMAP_RFA_RX_COUNTER_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="42" NAME="C_MEMMAP_RFD_TX_COUNTER" TYPE="integer" VALUE="0x870">
          <DESCRIPTION>C_MEMMAP_RFD_TX_COUNTER</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RFD_TX_COUNTER</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="43" NAME="C_MEMMAP_RFD_TX_COUNTER_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="44" NAME="C_MEMMAP_RFD_TX_COUNTER_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="45" NAME="C_MEMMAP_RFC_TX_COUNTER" TYPE="integer" VALUE="0x874">
          <DESCRIPTION>C_MEMMAP_RFC_TX_COUNTER</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RFC_TX_COUNTER</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="46" NAME="C_MEMMAP_RFC_TX_COUNTER_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="47" NAME="C_MEMMAP_RFC_TX_COUNTER_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="48" NAME="C_MEMMAP_RFB_TX_COUNTER" TYPE="integer" VALUE="0x878">
          <DESCRIPTION>C_MEMMAP_RFB_TX_COUNTER</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RFB_TX_COUNTER</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="49" NAME="C_MEMMAP_RFB_TX_COUNTER_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="50" NAME="C_MEMMAP_RFB_TX_COUNTER_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="51" NAME="C_MEMMAP_RFA_TX_COUNTER" TYPE="integer" VALUE="0x87C">
          <DESCRIPTION>C_MEMMAP_RFA_TX_COUNTER</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RFA_TX_COUNTER</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="52" NAME="C_MEMMAP_RFA_TX_COUNTER_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="53" NAME="C_MEMMAP_RFA_TX_COUNTER_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="54" NAME="C_MEMMAP_RF_TX_IQ_STATUS" TYPE="integer" VALUE="0x880">
          <DESCRIPTION>C_MEMMAP_RF_TX_IQ_STATUS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RF_TX_IQ_STATUS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="55" NAME="C_MEMMAP_RF_TX_IQ_STATUS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="56" NAME="C_MEMMAP_RF_TX_IQ_STATUS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="57" NAME="C_MEMMAP_STATUS" TYPE="integer" VALUE="0x884">
          <DESCRIPTION>C_MEMMAP_STATUS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_STATUS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="58" NAME="C_MEMMAP_STATUS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="59" NAME="C_MEMMAP_STATUS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="60" NAME="C_MEMMAP_RFCD_AGC_DONE_RSSI" TYPE="integer" VALUE="0x888">
          <DESCRIPTION>C_MEMMAP_RFCD_AGC_DONE_RSSI</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RFCD_AGC_DONE_RSSI</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="61" NAME="C_MEMMAP_RFCD_AGC_DONE_RSSI_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="62" NAME="C_MEMMAP_RFCD_AGC_DONE_RSSI_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="63" NAME="C_MEMMAP_RFAB_AGC_DONE_RSSI" TYPE="integer" VALUE="0x88C">
          <DESCRIPTION>C_MEMMAP_RFAB_AGC_DONE_RSSI</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RFAB_AGC_DONE_RSSI</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="64" NAME="C_MEMMAP_RFAB_AGC_DONE_RSSI_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="65" NAME="C_MEMMAP_RFAB_AGC_DONE_RSSI_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="66" NAME="C_MEMMAP_TIMER_64_MSB" TYPE="integer" VALUE="0x890">
          <DESCRIPTION>C_MEMMAP_TIMER_64_MSB</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMER_64_MSB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="67" NAME="C_MEMMAP_TIMER_64_MSB_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="68" NAME="C_MEMMAP_TIMER_64_MSB_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="69" NAME="C_MEMMAP_TIMER_64_LSB" TYPE="integer" VALUE="0x894">
          <DESCRIPTION>C_MEMMAP_TIMER_64_LSB</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMER_64_LSB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="70" NAME="C_MEMMAP_TIMER_64_LSB_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="71" NAME="C_MEMMAP_TIMER_64_LSB_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="72" NAME="C_MEMMAP_AGC_DONE_ADDR" TYPE="integer" VALUE="0x898">
          <DESCRIPTION>C_MEMMAP_AGC_DONE_ADDR</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_AGC_DONE_ADDR</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="73" NAME="C_MEMMAP_AGC_DONE_ADDR_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="74" NAME="C_MEMMAP_AGC_DONE_ADDR_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="75" NAME="C_MEMMAP_TX_DELAY" TYPE="integer" VALUE="0x800">
          <DESCRIPTION>C_MEMMAP_TX_DELAY</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TX_DELAY</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="76" NAME="C_MEMMAP_TX_DELAY_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="77" NAME="C_MEMMAP_TX_DELAY_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="78" NAME="C_MEMMAP_RF_RX_IQ_BUF_RD_BYTE_OFFSET" TYPE="integer" VALUE="0x804">
          <DESCRIPTION>C_MEMMAP_RF_RX_IQ_BUF_RD_BYTE_OFFSET</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RF_RX_IQ_BUF_RD_BYTE_OFFSET</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="79" NAME="C_MEMMAP_RF_RX_IQ_BUF_RD_BYTE_OFFSET_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="80" NAME="C_MEMMAP_RF_RX_IQ_BUF_RD_BYTE_OFFSET_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="81" NAME="C_MEMMAP_LOAD_TIMER_64_LSB" TYPE="integer" VALUE="0x808">
          <DESCRIPTION>C_MEMMAP_LOAD_TIMER_64_LSB</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_LOAD_TIMER_64_LSB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="82" NAME="C_MEMMAP_LOAD_TIMER_64_LSB_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="83" NAME="C_MEMMAP_LOAD_TIMER_64_LSB_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="84" NAME="C_MEMMAP_RF_RX_IQ_THRESHOLD" TYPE="integer" VALUE="0x80C">
          <DESCRIPTION>C_MEMMAP_RF_RX_IQ_THRESHOLD</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RF_RX_IQ_THRESHOLD</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="85" NAME="C_MEMMAP_RF_RX_IQ_THRESHOLD_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="86" NAME="C_MEMMAP_RF_RX_IQ_THRESHOLD_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="87" NAME="C_MEMMAP_RX_LENGTH" TYPE="integer" VALUE="0x810">
          <DESCRIPTION>C_MEMMAP_RX_LENGTH</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_LENGTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="88" NAME="C_MEMMAP_RX_LENGTH_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="89" NAME="C_MEMMAP_RX_LENGTH_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="90" NAME="C_MEMMAP_TX_LENGTH" TYPE="integer" VALUE="0x814">
          <DESCRIPTION>C_MEMMAP_TX_LENGTH</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TX_LENGTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="91" NAME="C_MEMMAP_TX_LENGTH_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="92" NAME="C_MEMMAP_TX_LENGTH_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="93" NAME="C_MEMMAP_RF_RX_IQ_BUF_WR_BYTE_OFFSET" TYPE="integer" VALUE="0x818">
          <DESCRIPTION>C_MEMMAP_RF_RX_IQ_BUF_WR_BYTE_OFFSET</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RF_RX_IQ_BUF_WR_BYTE_OFFSET</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="94" NAME="C_MEMMAP_RF_RX_IQ_BUF_WR_BYTE_OFFSET_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="95" NAME="C_MEMMAP_RF_RX_IQ_BUF_WR_BYTE_OFFSET_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="96" NAME="C_MEMMAP_TXRX_COUNTER_RESET" TYPE="integer" VALUE="0x81C">
          <DESCRIPTION>C_MEMMAP_TXRX_COUNTER_RESET</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TXRX_COUNTER_RESET</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="97" NAME="C_MEMMAP_TXRX_COUNTER_RESET_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="98" NAME="C_MEMMAP_TXRX_COUNTER_RESET_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="99" NAME="C_MEMMAP_RF_BUFFER_SEL" TYPE="integer" VALUE="0x820">
          <DESCRIPTION>C_MEMMAP_RF_BUFFER_SEL</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RF_BUFFER_SEL</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="100" NAME="C_MEMMAP_RF_BUFFER_SEL_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="101" NAME="C_MEMMAP_RF_BUFFER_SEL_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="102" NAME="C_MEMMAP_RX_BUF_EN" TYPE="integer" VALUE="0x824">
          <DESCRIPTION>C_MEMMAP_RX_BUF_EN</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_BUF_EN</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="103" NAME="C_MEMMAP_RX_BUF_EN_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="104" NAME="C_MEMMAP_RX_BUF_EN_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="105" NAME="C_MEMMAP_RF_TX_IQ_THRESHOLD" TYPE="integer" VALUE="0x828">
          <DESCRIPTION>C_MEMMAP_RF_TX_IQ_THRESHOLD</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RF_TX_IQ_THRESHOLD</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="106" NAME="C_MEMMAP_RF_TX_IQ_THRESHOLD_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="107" NAME="C_MEMMAP_RF_TX_IQ_THRESHOLD_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="108" NAME="C_MEMMAP_CONFIG" TYPE="integer" VALUE="0x82C">
          <DESCRIPTION>C_MEMMAP_CONFIG</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_CONFIG</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="109" NAME="C_MEMMAP_CONFIG_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="110" NAME="C_MEMMAP_CONFIG_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="111" NAME="C_MEMMAP_RF_ERROR_CLR" TYPE="integer" VALUE="0x830">
          <DESCRIPTION>C_MEMMAP_RF_ERROR_CLR</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RF_ERROR_CLR</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="112" NAME="C_MEMMAP_RF_ERROR_CLR_N_BITS" TYPE="integer" VALUE="9"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="113" NAME="C_MEMMAP_RF_ERROR_CLR_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="114" NAME="C_MEMMAP_RF_TX_IQ_BUF_WR_BYTE_OFFSET" TYPE="integer" VALUE="0x834">
          <DESCRIPTION>C_MEMMAP_RF_TX_IQ_BUF_WR_BYTE_OFFSET</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RF_TX_IQ_BUF_WR_BYTE_OFFSET</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="115" NAME="C_MEMMAP_RF_TX_IQ_BUF_WR_BYTE_OFFSET_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="116" NAME="C_MEMMAP_RF_TX_IQ_BUF_WR_BYTE_OFFSET_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="117" NAME="C_MEMMAP_LOAD_TIMER_64_MSB" TYPE="integer" VALUE="0x838">
          <DESCRIPTION>C_MEMMAP_LOAD_TIMER_64_MSB</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_LOAD_TIMER_64_MSB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="118" NAME="C_MEMMAP_LOAD_TIMER_64_MSB_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="119" NAME="C_MEMMAP_LOAD_TIMER_64_MSB_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="120" NAME="C_MEMMAP_TX_BUF_EN" TYPE="integer" VALUE="0x83C">
          <DESCRIPTION>C_MEMMAP_TX_BUF_EN</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TX_BUF_EN</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="121" NAME="C_MEMMAP_TX_BUF_EN_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="122" NAME="C_MEMMAP_TX_BUF_EN_BIN_PT" TYPE="integer" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="75" NAME="AXI_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="40000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="sysgen_clk" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="148" NAME="rssi_adc_clk" SIGNAME="warplab_rssi_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RF_RSSI_CLK"/>
            <CONNECTION INSTANCE="warplab_trigger_proc" PORT="rssi_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="3" MSB="0" NAME="DESIGN_VER" RIGHT="31" SIGNAME="0x00070700" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="0" NAME="agc_done" SIGNAME="agc_is_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="agc_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="5" MPD_INDEX="80" MSB="0" NAME="rfa_dac_i" RIGHT="11" SIGNAME="warplab_rfa_Tx_I" VECFORMULA="[0:(12-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="user_RFA_TXD_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="6" MPD_INDEX="81" MSB="0" NAME="rfa_dac_q" RIGHT="11" SIGNAME="warplab_rfa_Tx_Q" VECFORMULA="[0:(12-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="user_RFA_TXD_Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="7" MPD_INDEX="5" MSB="0" NAME="rfa_adc_i" RIGHT="11" SIGNAME="warplab_rfa_Rx_I" VECFORMULA="[0:(12-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="user_RFA_RXD_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="8" MPD_INDEX="6" MSB="0" NAME="rfa_adc_q" RIGHT="11" SIGNAME="warplab_rfa_Rx_Q" VECFORMULA="[0:(12-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="user_RFA_RXD_Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="9" MPD_INDEX="7" MSB="0" NAME="rfa_agc_filt_i" RIGHT="15" SIGNAME="dc_filtered_i_a" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfa_rx_i_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="10" MPD_INDEX="8" MSB="0" NAME="rfa_agc_filt_q" RIGHT="15" SIGNAME="dc_filtered_q_a" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfa_rx_q_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="9" MHS_INDEX="11" MPD_INDEX="13" MSB="0" NAME="rfa_rssi" RIGHT="9" SIGNAME="warplab_rfa_rssi" VECFORMULA="[0:(10-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_RSSI_D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="4" MHS_INDEX="12" MPD_INDEX="9" MSB="0" NAME="rfa_g_bb" RIGHT="4" SIGNAME="agc_g_bb_a" VECFORMULA="[0:(5-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfa_agc_g_bb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="1" MHS_INDEX="13" MPD_INDEX="10" MSB="0" NAME="rfa_g_rf" RIGHT="1" SIGNAME="agc_g_rf_a" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfa_agc_g_rf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="15" NAME="rfa_rxhp" SIGNAME="agc_rxhp_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfa_agc_rxhp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="15" MPD_INDEX="97" MSB="0" NAME="rfb_dac_i" RIGHT="11" SIGNAME="warplab_rfb_Tx_I" VECFORMULA="[0:(12-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="user_RFB_TXD_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="16" MPD_INDEX="98" MSB="0" NAME="rfb_dac_q" RIGHT="11" SIGNAME="warplab_rfb_Tx_Q" VECFORMULA="[0:(12-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="user_RFB_TXD_Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="17" MPD_INDEX="16" MSB="0" NAME="rfb_adc_i" RIGHT="11" SIGNAME="warplab_rfb_Rx_I" VECFORMULA="[0:(12-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="user_RFB_RXD_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="18" MPD_INDEX="17" MSB="0" NAME="rfb_adc_q" RIGHT="11" SIGNAME="warplab_rfb_Rx_Q" VECFORMULA="[0:(12-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="user_RFB_RXD_Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="19" MPD_INDEX="18" MSB="0" NAME="rfb_agc_filt_i" RIGHT="15" SIGNAME="dc_filtered_i_b" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfb_rx_i_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="20" MPD_INDEX="19" MSB="0" NAME="rfb_agc_filt_q" RIGHT="15" SIGNAME="dc_filtered_q_b" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfb_rx_q_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="9" MHS_INDEX="21" MPD_INDEX="24" MSB="0" NAME="rfb_rssi" RIGHT="9" SIGNAME="warplab_rfb_rssi" VECFORMULA="[0:(10-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_RSSI_D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="4" MHS_INDEX="22" MPD_INDEX="20" MSB="0" NAME="rfb_g_bb" RIGHT="4" SIGNAME="agc_g_bb_b" VECFORMULA="[0:(5-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfb_agc_g_bb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="1" MHS_INDEX="23" MPD_INDEX="21" MSB="0" NAME="rfb_g_rf" RIGHT="1" SIGNAME="agc_g_rf_b" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfb_agc_g_rf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="24" MPD_INDEX="26" NAME="rfb_rxhp" SIGNAME="agc_rxhp_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfb_agc_rxhp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="25" MPD_INDEX="73" NAME="stoptx" SIGNAME="net_gnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_gnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="26" MPD_INDEX="74" NAME="trigger_in" SIGNAME="baseband_trigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_trigger_proc" PORT="trig_0_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="27" MPD_INDEX="76" NAME="capture_running" SIGNAME="debug_capture_running">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="debughdr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="28" MPD_INDEX="160" NAME="transmit_running" SIGNAME="debug_transmit_running">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="debughdr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="29" MPD_INDEX="78" NAME="rf_rx_iq_rssi_int" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="warplab_buffers_rf_rx_iq_rssi_int">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="30" MPD_INDEX="79" NAME="rf_tx_iq_int" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="warplab_buffers_rf_tx_iq_int">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="31" MPD_INDEX="4" NAME="dram_init_done" SIGNAME="dram_init_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr3_sodimm" PORT="phy_init_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_aresetn" DIR="I" MPD_INDEX="1" NAME="axi_aresetn" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFA_RX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_Din" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="11" MSB="0" NAME="rfa_iq_rx_din" RIGHT="127" SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_Din" VECFORMULA="[0:(128-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_iq_rx_buffer" PORT="BRAM_Din_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFA_TX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_Din" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="12" MSB="0" NAME="rfa_iq_tx_din" RIGHT="127" SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_Din" VECFORMULA="[0:(128-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_iq_tx_buffer" PORT="BRAM_Din_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFA_RSSI_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_Din" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="14" MSB="0" NAME="rfa_rssi_din" RIGHT="127" SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_Din" VECFORMULA="[0:(128-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_rssi_buffer" PORT="BRAM_Din_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFB_RX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_Din" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="22" MSB="0" NAME="rfb_iq_rx_din" RIGHT="127" SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_Din" VECFORMULA="[0:(128-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_iq_rx_buffer" PORT="BRAM_Din_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFB_TX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_Din" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="23" MSB="0" NAME="rfb_iq_tx_din" RIGHT="127" SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_Din" VECFORMULA="[0:(128-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_iq_tx_buffer" PORT="BRAM_Din_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFB_RSSI_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_Din" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="25" MSB="0" NAME="rfb_rssi_din" RIGHT="127" SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_Din" VECFORMULA="[0:(128-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_rssi_buffer" PORT="BRAM_Din_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="27" MSB="0" NAME="rfc_adc_i" RIGHT="11" SIGNAME="__NOC__" VECFORMULA="[0:(12-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="28" MSB="0" NAME="rfc_adc_q" RIGHT="11" SIGNAME="__NOC__" VECFORMULA="[0:(12-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="29" MSB="0" NAME="rfc_agc_filt_i" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:(16-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="30" MSB="0" NAME="rfc_agc_filt_q" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:(16-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="4" MPD_INDEX="31" MSB="0" NAME="rfc_g_bb" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:(5-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="32" MSB="0" NAME="rfc_g_rf" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:(2-1)]"/>
        <PORT BUS="RFC_RX_PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="33" MSB="0" NAME="rfc_iq_rx_din" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:(128-1)]"/>
        <PORT BUS="RFC_TX_PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="34" MSB="0" NAME="rfc_iq_tx_din" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:(128-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="9" MPD_INDEX="35" MSB="0" NAME="rfc_rssi" RIGHT="9" SIGNAME="__NOC__" VECFORMULA="[0:(10-1)]"/>
        <PORT BUS="RFC_RSSI_PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="36" MSB="0" NAME="rfc_rssi_din" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:(128-1)]"/>
        <PORT DIR="I" MPD_INDEX="37" NAME="rfc_rxhp" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="38" MSB="0" NAME="rfd_adc_i" RIGHT="11" SIGNAME="__NOC__" VECFORMULA="[0:(12-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="39" MSB="0" NAME="rfd_adc_q" RIGHT="11" SIGNAME="__NOC__" VECFORMULA="[0:(12-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="40" MSB="0" NAME="rfd_agc_filt_i" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:(16-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="41" MSB="0" NAME="rfd_agc_filt_q" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:(16-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="4" MPD_INDEX="42" MSB="0" NAME="rfd_g_bb" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:(5-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="43" MSB="0" NAME="rfd_g_rf" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:(2-1)]"/>
        <PORT BUS="RFD_RX_PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="44" MSB="0" NAME="rfd_iq_rx_din" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:(128-1)]"/>
        <PORT BUS="RFD_TX_PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="45" MSB="0" NAME="rfd_iq_tx_din" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:(128-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="9" MPD_INDEX="46" MSB="0" NAME="rfd_rssi" RIGHT="9" SIGNAME="__NOC__" VECFORMULA="[0:(10-1)]"/>
        <PORT BUS="RFD_RSSI_PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="47" MSB="0" NAME="rfd_rssi_din" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:(128-1)]"/>
        <PORT DIR="I" MPD_INDEX="48" NAME="rfd_rxhp" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_araddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="49" MSB="0" NAME="s_axi_araddr" RIGHT="31" SIGNAME="axi_interconnect_periph_160_M_araddr" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arburst" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="50" MSB="0" NAME="s_axi_arburst" RIGHT="1" SIGNAME="axi_interconnect_periph_160_M_arburst" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arcache" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="51" MSB="0" NAME="s_axi_arcache" RIGHT="3" SIGNAME="axi_interconnect_periph_160_M_arcache" VECFORMULA="[0:(4-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arid" DIR="I" MPD_INDEX="52" NAME="s_axi_arid" SIGNAME="axi_interconnect_periph_160_M_arid" VECFORMULA="[0:(C_S_AXI_ID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arlen" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="53" MSB="0" NAME="s_axi_arlen" RIGHT="7" SIGNAME="axi_interconnect_periph_160_M_arlen" VECFORMULA="[0:(8-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arlock" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="54" MSB="0" NAME="s_axi_arlock" RIGHT="1" SIGNAME="axi_interconnect_periph_160_M_arlock" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arprot" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="55" MSB="0" NAME="s_axi_arprot" RIGHT="2" SIGNAME="axi_interconnect_periph_160_M_arprot" VECFORMULA="[0:(3-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arsize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="56" MSB="0" NAME="s_axi_arsize" RIGHT="2" SIGNAME="axi_interconnect_periph_160_M_arsize" VECFORMULA="[0:(3-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arvalid" DIR="I" MPD_INDEX="57" NAME="s_axi_arvalid" SIGNAME="axi_interconnect_periph_160_M_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awaddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="58" MSB="0" NAME="s_axi_awaddr" RIGHT="31" SIGNAME="axi_interconnect_periph_160_M_awaddr" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awburst" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="59" MSB="0" NAME="s_axi_awburst" RIGHT="1" SIGNAME="axi_interconnect_periph_160_M_awburst" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awcache" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="60" MSB="0" NAME="s_axi_awcache" RIGHT="3" SIGNAME="axi_interconnect_periph_160_M_awcache" VECFORMULA="[0:(4-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awid" DIR="I" MPD_INDEX="61" NAME="s_axi_awid" SIGNAME="axi_interconnect_periph_160_M_awid" VECFORMULA="[0:(C_S_AXI_ID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awlen" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="62" MSB="0" NAME="s_axi_awlen" RIGHT="7" SIGNAME="axi_interconnect_periph_160_M_awlen" VECFORMULA="[0:(8-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awlock" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="63" MSB="0" NAME="s_axi_awlock" RIGHT="1" SIGNAME="axi_interconnect_periph_160_M_awlock" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awprot" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="64" MSB="0" NAME="s_axi_awprot" RIGHT="2" SIGNAME="axi_interconnect_periph_160_M_awprot" VECFORMULA="[0:(3-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awsize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="65" MSB="0" NAME="s_axi_awsize" RIGHT="2" SIGNAME="axi_interconnect_periph_160_M_awsize" VECFORMULA="[0:(3-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awvalid" DIR="I" MPD_INDEX="66" NAME="s_axi_awvalid" SIGNAME="axi_interconnect_periph_160_M_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_bready" DIR="I" MPD_INDEX="67" NAME="s_axi_bready" SIGNAME="axi_interconnect_periph_160_M_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_rready" DIR="I" MPD_INDEX="68" NAME="s_axi_rready" SIGNAME="axi_interconnect_periph_160_M_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_wdata" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="69" MSB="0" NAME="s_axi_wdata" RIGHT="31" SIGNAME="axi_interconnect_periph_160_M_wdata" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_wlast" DIR="I" MPD_INDEX="70" NAME="s_axi_wlast" SIGNAME="axi_interconnect_periph_160_M_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_wstrb" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="71" MSB="0" NAME="s_axi_wstrb" RIGHT="3" SIGNAME="axi_interconnect_periph_160_M_wstrb" VECFORMULA="[0:(4-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_wvalid" DIR="I" MPD_INDEX="72" NAME="s_axi_wvalid" SIGNAME="axi_interconnect_periph_160_M_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="77" NAME="debug_agc_done" SIGNAME="__NOC__"/>
        <PORT BUS="RFA_RX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_Addr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="82" MSB="0" NAME="rfa_iq_rx_addr" RIGHT="31" SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_Addr" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_iq_rx_buffer" PORT="BRAM_Addr_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFA_RX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_Dout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="83" MSB="0" NAME="rfa_iq_rx_dout" RIGHT="127" SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_Dout" VECFORMULA="[0:(128-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_iq_rx_buffer" PORT="BRAM_Dout_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFA_RX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_En" DIR="O" MPD_INDEX="84" NAME="rfa_iq_rx_enable" SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_En">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_iq_rx_buffer" PORT="BRAM_EN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFA_RX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_Rst" DIR="O" MPD_INDEX="85" NAME="rfa_iq_rx_reset" SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_iq_rx_buffer" PORT="BRAM_Rst_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFA_RX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_WEN" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="86" MSB="0" NAME="rfa_iq_rx_wen" RIGHT="15" SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_WEN" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_iq_rx_buffer" PORT="BRAM_WEN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFA_TX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_Addr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="87" MSB="0" NAME="rfa_iq_tx_addr" RIGHT="31" SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_Addr" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_iq_tx_buffer" PORT="BRAM_Addr_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFA_TX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_Dout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="88" MSB="0" NAME="rfa_iq_tx_dout" RIGHT="127" SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_Dout" VECFORMULA="[0:(128-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_iq_tx_buffer" PORT="BRAM_Dout_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFA_TX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_En" DIR="O" MPD_INDEX="89" NAME="rfa_iq_tx_enable" SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_En">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_iq_tx_buffer" PORT="BRAM_EN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFA_TX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_Rst" DIR="O" MPD_INDEX="90" NAME="rfa_iq_tx_reset" SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_iq_tx_buffer" PORT="BRAM_Rst_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFA_TX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_WEN" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="91" MSB="0" NAME="rfa_iq_tx_wen" RIGHT="15" SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_WEN" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_iq_tx_buffer" PORT="BRAM_WEN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFA_RSSI_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_Addr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="92" MSB="0" NAME="rfa_rssi_addr" RIGHT="31" SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_Addr" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_rssi_buffer" PORT="BRAM_Addr_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFA_RSSI_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_Dout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="93" MSB="0" NAME="rfa_rssi_dout" RIGHT="127" SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_Dout" VECFORMULA="[0:(128-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_rssi_buffer" PORT="BRAM_Dout_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFA_RSSI_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_En" DIR="O" MPD_INDEX="94" NAME="rfa_rssi_enable" SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_En">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_rssi_buffer" PORT="BRAM_EN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFA_RSSI_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_Rst" DIR="O" MPD_INDEX="95" NAME="rfa_rssi_reset" SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_rssi_buffer" PORT="BRAM_Rst_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFA_RSSI_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_WEN" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="96" MSB="0" NAME="rfa_rssi_wen" RIGHT="15" SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_WEN" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_rssi_buffer" PORT="BRAM_WEN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFB_RX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_Addr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="99" MSB="0" NAME="rfb_iq_rx_addr" RIGHT="31" SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_Addr" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_iq_rx_buffer" PORT="BRAM_Addr_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFB_RX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_Dout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="100" MSB="0" NAME="rfb_iq_rx_dout" RIGHT="127" SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_Dout" VECFORMULA="[0:(128-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_iq_rx_buffer" PORT="BRAM_Dout_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFB_RX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_En" DIR="O" MPD_INDEX="101" NAME="rfb_iq_rx_enable" SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_En">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_iq_rx_buffer" PORT="BRAM_EN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFB_RX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_Rst" DIR="O" MPD_INDEX="102" NAME="rfb_iq_rx_reset" SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_iq_rx_buffer" PORT="BRAM_Rst_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFB_RX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_WEN" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="103" MSB="0" NAME="rfb_iq_rx_wen" RIGHT="15" SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_WEN" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_iq_rx_buffer" PORT="BRAM_WEN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFB_TX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_Addr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="104" MSB="0" NAME="rfb_iq_tx_addr" RIGHT="31" SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_Addr" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_iq_tx_buffer" PORT="BRAM_Addr_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFB_TX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_Dout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="105" MSB="0" NAME="rfb_iq_tx_dout" RIGHT="127" SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_Dout" VECFORMULA="[0:(128-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_iq_tx_buffer" PORT="BRAM_Dout_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFB_TX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_En" DIR="O" MPD_INDEX="106" NAME="rfb_iq_tx_enable" SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_En">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_iq_tx_buffer" PORT="BRAM_EN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFB_TX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_Rst" DIR="O" MPD_INDEX="107" NAME="rfb_iq_tx_reset" SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_iq_tx_buffer" PORT="BRAM_Rst_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFB_TX_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_WEN" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="108" MSB="0" NAME="rfb_iq_tx_wen" RIGHT="15" SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_WEN" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_iq_tx_buffer" PORT="BRAM_WEN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFB_RSSI_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_Addr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="109" MSB="0" NAME="rfb_rssi_addr" RIGHT="31" SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_Addr" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_rssi_buffer" PORT="BRAM_Addr_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFB_RSSI_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_Dout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="110" MSB="0" NAME="rfb_rssi_dout" RIGHT="127" SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_Dout" VECFORMULA="[0:(128-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_rssi_buffer" PORT="BRAM_Dout_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFB_RSSI_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_En" DIR="O" MPD_INDEX="111" NAME="rfb_rssi_enable" SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_En">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_rssi_buffer" PORT="BRAM_EN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFB_RSSI_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_Rst" DIR="O" MPD_INDEX="112" NAME="rfb_rssi_reset" SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_rssi_buffer" PORT="BRAM_Rst_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RFB_RSSI_PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_WEN" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="113" MSB="0" NAME="rfb_rssi_wen" RIGHT="15" SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_WEN" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_rssi_buffer" PORT="BRAM_WEN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="114" MSB="0" NAME="rfc_dac_i" RIGHT="11" SIGNAME="__NOC__" VECFORMULA="[0:(12-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="115" MSB="0" NAME="rfc_dac_q" RIGHT="11" SIGNAME="__NOC__" VECFORMULA="[0:(12-1)]"/>
        <PORT BUS="RFC_RX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="116" MSB="0" NAME="rfc_iq_rx_addr" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(32-1)]"/>
        <PORT BUS="RFC_RX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="117" MSB="0" NAME="rfc_iq_rx_dout" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:(128-1)]"/>
        <PORT BUS="RFC_RX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="118" NAME="rfc_iq_rx_enable" SIGNAME="__NOC__"/>
        <PORT BUS="RFC_RX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="119" NAME="rfc_iq_rx_reset" SIGNAME="__NOC__"/>
        <PORT BUS="RFC_RX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="120" MSB="0" NAME="rfc_iq_rx_wen" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:(16-1)]"/>
        <PORT BUS="RFC_TX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="121" MSB="0" NAME="rfc_iq_tx_addr" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(32-1)]"/>
        <PORT BUS="RFC_TX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="122" MSB="0" NAME="rfc_iq_tx_dout" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:(128-1)]"/>
        <PORT BUS="RFC_TX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="123" NAME="rfc_iq_tx_enable" SIGNAME="__NOC__"/>
        <PORT BUS="RFC_TX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="124" NAME="rfc_iq_tx_reset" SIGNAME="__NOC__"/>
        <PORT BUS="RFC_TX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="125" MSB="0" NAME="rfc_iq_tx_wen" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:(16-1)]"/>
        <PORT BUS="RFC_RSSI_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="126" MSB="0" NAME="rfc_rssi_addr" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(32-1)]"/>
        <PORT BUS="RFC_RSSI_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="127" MSB="0" NAME="rfc_rssi_dout" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:(128-1)]"/>
        <PORT BUS="RFC_RSSI_PORTB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="128" NAME="rfc_rssi_enable" SIGNAME="__NOC__"/>
        <PORT BUS="RFC_RSSI_PORTB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="129" NAME="rfc_rssi_reset" SIGNAME="__NOC__"/>
        <PORT BUS="RFC_RSSI_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="130" MSB="0" NAME="rfc_rssi_wen" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:(16-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="131" MSB="0" NAME="rfd_dac_i" RIGHT="11" SIGNAME="__NOC__" VECFORMULA="[0:(12-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="132" MSB="0" NAME="rfd_dac_q" RIGHT="11" SIGNAME="__NOC__" VECFORMULA="[0:(12-1)]"/>
        <PORT BUS="RFD_RX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="133" MSB="0" NAME="rfd_iq_rx_addr" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(32-1)]"/>
        <PORT BUS="RFD_RX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="134" MSB="0" NAME="rfd_iq_rx_dout" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:(128-1)]"/>
        <PORT BUS="RFD_RX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="135" NAME="rfd_iq_rx_enable" SIGNAME="__NOC__"/>
        <PORT BUS="RFD_RX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="136" NAME="rfd_iq_rx_reset" SIGNAME="__NOC__"/>
        <PORT BUS="RFD_RX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="137" MSB="0" NAME="rfd_iq_rx_wen" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:(16-1)]"/>
        <PORT BUS="RFD_TX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="138" MSB="0" NAME="rfd_iq_tx_addr" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(32-1)]"/>
        <PORT BUS="RFD_TX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="139" MSB="0" NAME="rfd_iq_tx_dout" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:(128-1)]"/>
        <PORT BUS="RFD_TX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="140" NAME="rfd_iq_tx_enable" SIGNAME="__NOC__"/>
        <PORT BUS="RFD_TX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="141" NAME="rfd_iq_tx_reset" SIGNAME="__NOC__"/>
        <PORT BUS="RFD_TX_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="142" MSB="0" NAME="rfd_iq_tx_wen" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:(16-1)]"/>
        <PORT BUS="RFD_RSSI_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="143" MSB="0" NAME="rfd_rssi_addr" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(32-1)]"/>
        <PORT BUS="RFD_RSSI_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="144" MSB="0" NAME="rfd_rssi_dout" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:(128-1)]"/>
        <PORT BUS="RFD_RSSI_PORTB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="145" NAME="rfd_rssi_enable" SIGNAME="__NOC__"/>
        <PORT BUS="RFD_RSSI_PORTB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="146" NAME="rfd_rssi_reset" SIGNAME="__NOC__"/>
        <PORT BUS="RFD_RSSI_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="147" MSB="0" NAME="rfd_rssi_wen" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:(16-1)]"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_arready" DIR="O" MPD_INDEX="149" NAME="s_axi_arready" SIGNAME="axi_interconnect_periph_160_M_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_awready" DIR="O" MPD_INDEX="150" NAME="s_axi_awready" SIGNAME="axi_interconnect_periph_160_M_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_bid" DIR="O" MPD_INDEX="151" NAME="s_axi_bid" SIGNAME="axi_interconnect_periph_160_M_bid" VECFORMULA="[0:(C_S_AXI_ID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_bresp" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="152" MSB="0" NAME="s_axi_bresp" RIGHT="1" SIGNAME="axi_interconnect_periph_160_M_bresp" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_bvalid" DIR="O" MPD_INDEX="153" NAME="s_axi_bvalid" SIGNAME="axi_interconnect_periph_160_M_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_rdata" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="154" MSB="0" NAME="s_axi_rdata" RIGHT="31" SIGNAME="axi_interconnect_periph_160_M_rdata" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_rid" DIR="O" MPD_INDEX="155" NAME="s_axi_rid" SIGNAME="axi_interconnect_periph_160_M_rid" VECFORMULA="[0:(C_S_AXI_ID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_rlast" DIR="O" MPD_INDEX="156" NAME="s_axi_rlast" SIGNAME="axi_interconnect_periph_160_M_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_rresp" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="157" MSB="0" NAME="s_axi_rresp" RIGHT="1" SIGNAME="axi_interconnect_periph_160_M_rresp" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_rvalid" DIR="O" MPD_INDEX="158" NAME="s_axi_rvalid" SIGNAME="axi_interconnect_periph_160_M_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_wready" DIR="O" MPD_INDEX="159" NAME="s_axi_wready" SIGNAME="axi_interconnect_periph_160_M_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_160" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="axi_aresetn"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_araddr"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arburst"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arcache"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arlen"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arlock"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arprot"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arsize"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awburst"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awcache"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awlen"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awlock"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awprot"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awsize"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_bready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_rready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wdata"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wlast"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_arready"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_awready"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_bid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_bresp"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rdata"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rlast"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rresp"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_wready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="w3_warplab_buffers_RFA_RX_PORTB" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="RFA_RX_PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="rfa_iq_rx_din"/>
            <PORTMAP DIR="O" PHYSICAL="rfa_iq_rx_addr"/>
            <PORTMAP DIR="O" PHYSICAL="rfa_iq_rx_dout"/>
            <PORTMAP DIR="O" PHYSICAL="rfa_iq_rx_enable"/>
            <PORTMAP DIR="O" PHYSICAL="rfa_iq_rx_reset"/>
            <PORTMAP DIR="O" PHYSICAL="rfa_iq_rx_wen"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="w3_warplab_buffers_RFA_TX_PORTB" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="RFA_TX_PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="rfa_iq_tx_din"/>
            <PORTMAP DIR="O" PHYSICAL="rfa_iq_tx_addr"/>
            <PORTMAP DIR="O" PHYSICAL="rfa_iq_tx_dout"/>
            <PORTMAP DIR="O" PHYSICAL="rfa_iq_tx_enable"/>
            <PORTMAP DIR="O" PHYSICAL="rfa_iq_tx_reset"/>
            <PORTMAP DIR="O" PHYSICAL="rfa_iq_tx_wen"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="w3_warplab_buffers_RFA_RSSI_PORTB" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="9" NAME="RFA_RSSI_PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="rfa_rssi_din"/>
            <PORTMAP DIR="O" PHYSICAL="rfa_rssi_addr"/>
            <PORTMAP DIR="O" PHYSICAL="rfa_rssi_dout"/>
            <PORTMAP DIR="O" PHYSICAL="rfa_rssi_enable"/>
            <PORTMAP DIR="O" PHYSICAL="rfa_rssi_reset"/>
            <PORTMAP DIR="O" PHYSICAL="rfa_rssi_wen"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="w3_warplab_buffers_RFB_RX_PORTB" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="4" NAME="RFB_RX_PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="rfb_iq_rx_din"/>
            <PORTMAP DIR="O" PHYSICAL="rfb_iq_rx_addr"/>
            <PORTMAP DIR="O" PHYSICAL="rfb_iq_rx_dout"/>
            <PORTMAP DIR="O" PHYSICAL="rfb_iq_rx_enable"/>
            <PORTMAP DIR="O" PHYSICAL="rfb_iq_rx_reset"/>
            <PORTMAP DIR="O" PHYSICAL="rfb_iq_rx_wen"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="w3_warplab_buffers_RFB_TX_PORTB" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="3" NAME="RFB_TX_PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="rfb_iq_tx_din"/>
            <PORTMAP DIR="O" PHYSICAL="rfb_iq_tx_addr"/>
            <PORTMAP DIR="O" PHYSICAL="rfb_iq_tx_dout"/>
            <PORTMAP DIR="O" PHYSICAL="rfb_iq_tx_enable"/>
            <PORTMAP DIR="O" PHYSICAL="rfb_iq_tx_reset"/>
            <PORTMAP DIR="O" PHYSICAL="rfb_iq_tx_wen"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="w3_warplab_buffers_RFB_RSSI_PORTB" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="10" NAME="RFB_RSSI_PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="rfb_rssi_din"/>
            <PORTMAP DIR="O" PHYSICAL="rfb_rssi_addr"/>
            <PORTMAP DIR="O" PHYSICAL="rfb_rssi_dout"/>
            <PORTMAP DIR="O" PHYSICAL="rfb_rssi_enable"/>
            <PORTMAP DIR="O" PHYSICAL="rfb_rssi_reset"/>
            <PORTMAP DIR="O" PHYSICAL="rfb_rssi_wen"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" MPD_INDEX="6" NAME="RFC_RX_PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="rfc_iq_rx_din"/>
            <PORTMAP DIR="O" PHYSICAL="rfc_iq_rx_addr"/>
            <PORTMAP DIR="O" PHYSICAL="rfc_iq_rx_dout"/>
            <PORTMAP DIR="O" PHYSICAL="rfc_iq_rx_enable"/>
            <PORTMAP DIR="O" PHYSICAL="rfc_iq_rx_reset"/>
            <PORTMAP DIR="O" PHYSICAL="rfc_iq_rx_wen"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" MPD_INDEX="5" NAME="RFC_TX_PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="rfc_iq_tx_din"/>
            <PORTMAP DIR="O" PHYSICAL="rfc_iq_tx_addr"/>
            <PORTMAP DIR="O" PHYSICAL="rfc_iq_tx_dout"/>
            <PORTMAP DIR="O" PHYSICAL="rfc_iq_tx_enable"/>
            <PORTMAP DIR="O" PHYSICAL="rfc_iq_tx_reset"/>
            <PORTMAP DIR="O" PHYSICAL="rfc_iq_tx_wen"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" MPD_INDEX="11" NAME="RFC_RSSI_PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="rfc_rssi_din"/>
            <PORTMAP DIR="O" PHYSICAL="rfc_rssi_addr"/>
            <PORTMAP DIR="O" PHYSICAL="rfc_rssi_dout"/>
            <PORTMAP DIR="O" PHYSICAL="rfc_rssi_enable"/>
            <PORTMAP DIR="O" PHYSICAL="rfc_rssi_reset"/>
            <PORTMAP DIR="O" PHYSICAL="rfc_rssi_wen"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" MPD_INDEX="8" NAME="RFD_RX_PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="rfd_iq_rx_din"/>
            <PORTMAP DIR="O" PHYSICAL="rfd_iq_rx_addr"/>
            <PORTMAP DIR="O" PHYSICAL="rfd_iq_rx_dout"/>
            <PORTMAP DIR="O" PHYSICAL="rfd_iq_rx_enable"/>
            <PORTMAP DIR="O" PHYSICAL="rfd_iq_rx_reset"/>
            <PORTMAP DIR="O" PHYSICAL="rfd_iq_rx_wen"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" MPD_INDEX="7" NAME="RFD_TX_PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="rfd_iq_tx_din"/>
            <PORTMAP DIR="O" PHYSICAL="rfd_iq_tx_addr"/>
            <PORTMAP DIR="O" PHYSICAL="rfd_iq_tx_dout"/>
            <PORTMAP DIR="O" PHYSICAL="rfd_iq_tx_enable"/>
            <PORTMAP DIR="O" PHYSICAL="rfd_iq_tx_reset"/>
            <PORTMAP DIR="O" PHYSICAL="rfd_iq_tx_wen"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" MPD_INDEX="12" NAME="RFD_RSSI_PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="rfd_rssi_din"/>
            <PORTMAP DIR="O" PHYSICAL="rfd_rssi_addr"/>
            <PORTMAP DIR="O" PHYSICAL="rfd_rssi_dout"/>
            <PORTMAP DIR="O" PHYSICAL="rfd_rssi_enable"/>
            <PORTMAP DIR="O" PHYSICAL="rfd_rssi_reset"/>
            <PORTMAP DIR="O" PHYSICAL="rfd_rssi_wen"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="271581184" BASENAME="C_BASEADDR" BASEVALUE="0x10300000" HIGHDECIMAL="271646719" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1030FFFF" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="axi_intc_0" INTC_INDEX="0" PRIORITY="7"/>
        <TARGET INSTANCE="axi_intc_0" INTC_INDEX="0" PRIORITY="8"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="1.01.a" INSTANCE="w3_iic_eeprom_onboard" IPTYPE="PERIPHERAL" MHS_INDEX="3" MODCLASS="PERIPHERAL" MODTYPE="w3_iic_eeprom_axi">
      <DESCRIPTION TYPE="SHORT">W3_IIC_EEPROM_AXI</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Simple IIC master, based on the OpenCores I2C Master core, for accessing IIC EEPROM on WARP v3 board and Mango FMC modules.</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_development"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="0" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="1" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="2" NAME="C_S_AXI_MIN_SIZE" TYPE="std_logic_vector" VALUE="0x000001ff"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="3" NAME="C_USE_WSTRB" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_DPHASE_TIMEOUT" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="5" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x20900000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="6" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x2090FFFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_NUM_REG" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_NUM_MEM" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_SLV_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_SLV_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="12" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="80000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="24" NAME="iic_scl_I" SIGNAME="axi_iic_eeprom_scl_I">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="boot_io_mux" PORT="iic_scl_I_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="25" NAME="iic_scl_O" SIGNAME="axi_iic_eeprom_scl_O">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="boot_io_mux" PORT="iic_scl_O_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="26" NAME="iic_scl_T" SIGNAME="axi_iic_eeprom_scl_T">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="boot_io_mux" PORT="iic_scl_T_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="21" NAME="iic_sda_I" SIGNAME="axi_iic_eeprom_sda_I">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="boot_io_mux" PORT="iic_sda_I_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="22" NAME="iic_sda_O" SIGNAME="axi_iic_eeprom_sda_O">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="boot_io_mux" PORT="iic_sda_O_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="23" NAME="iic_sda_T" SIGNAME="axi_iic_eeprom_sda_T">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="boot_io_mux" PORT="iic_sda_T_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_80_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_periph_80_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="4" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="5" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WVALID" DIR="I" MPD_INDEX="6" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_periph_80_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BREADY" DIR="I" MPD_INDEX="7" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_periph_80_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="8" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARVALID" DIR="I" MPD_INDEX="9" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_periph_80_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RREADY" DIR="I" MPD_INDEX="10" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_periph_80_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARREADY" DIR="O" MPD_INDEX="11" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_periph_80_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="13" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RVALID" DIR="O" MPD_INDEX="14" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_periph_80_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WREADY" DIR="O" MPD_INDEX="15" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_periph_80_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_periph_80_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWREADY" DIR="O" MPD_INDEX="18" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_periph_80_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" IOS="IIC" IS_THREE_STATE="TRUE" MPD_INDEX="19" NAME="iic_sda_io" SIGNAME="__NOC__" TRI_I="iic_sda_I" TRI_O="iic_sda_O" TRI_T="iic_sda_T"/>
        <PORT DIR="IO" IOS="IIC" IS_THREE_STATE="TRUE" MPD_INDEX="20" NAME="iic_scl_io" SIGNAME="__NOC__" TRI_I="iic_scl_I" TRI_O="iic_scl_O" TRI_T="iic_scl_T"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_80" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="IIC" TYPE="W3_IIC_EEPROM_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="iic_scl_I"/>
            <PORTMAP DIR="O" PHYSICAL="iic_scl_O"/>
            <PORTMAP DIR="O" PHYSICAL="iic_scl_T"/>
            <PORTMAP DIR="I" PHYSICAL="iic_sda_I"/>
            <PORTMAP DIR="O" PHYSICAL="iic_sda_O"/>
            <PORTMAP DIR="O" PHYSICAL="iic_sda_T"/>
            <PORTMAP DIR="IO" PHYSICAL="iic_sda_io"/>
            <PORTMAP DIR="IO" PHYSICAL="iic_scl_io"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="546308096" BASENAME="C_BASEADDR" BASEVALUE="0x20900000" HIGHDECIMAL="546373631" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2090FFFF" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="4.00.a" INSTANCE="w3_clock_controller_0" IPTYPE="PERIPHERAL" MHS_INDEX="4" MODCLASS="PERIPHERAL" MODTYPE="w3_clock_controller_axi">
      <DESCRIPTION TYPE="SHORT">W3_CLOCK_CONTROLLER_AXI</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Implements SPI master and other logic for configuring the AD9512 clock buffers on the WARP v3 board. This core also supports the CM-MMCX and CM-PLL clock modules for WARP v3.</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_development"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="0" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="1" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="2" NAME="C_S_AXI_MIN_SIZE" TYPE="std_logic_vector" VALUE="0x000001ff"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="3" NAME="C_USE_WSTRB" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="4" NAME="C_DPHASE_TIMEOUT" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="5" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x20100000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="6" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x2010FFFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_NUM_REG" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_NUM_MEM" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_SLV_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_SLV_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="12" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="80000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="clk_buffer_SPI" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="33" NAME="samp_spi_cs_n" SIGNAME="clk_samp_spi_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="clk_samp_spi_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="clk_buffer_SPI" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="31" NAME="samp_spi_mosi" SIGNAME="clk_samp_spi_mosi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="clk_samp_spi_mosi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="clk_buffer_SPI" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="32" NAME="samp_spi_miso" SIGNAME="clk_samp_spi_miso">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="clk_samp_spi_miso"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="clk_buffer_SPI" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="30" NAME="samp_spi_sclk" SIGNAME="clk_samp_spi_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="clk_samp_spi_sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="clk_buffer_SPI" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="34" NAME="samp_func" SIGNAME="samp_func">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IOS="clk_buffer_SPI" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="38" NAME="rfref_spi_cs_n" SIGNAME="clk_rfref_spi_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="clk_rfref_spi_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="clk_buffer_SPI" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="36" NAME="rfref_spi_mosi" SIGNAME="clk_rfref_spi_mosi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="clk_rfref_spi_mosi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="clk_buffer_SPI" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="37" NAME="rfref_spi_miso" SIGNAME="clk_rfref_spi_miso">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="clk_rfref_spi_miso"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="clk_buffer_SPI" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="35" NAME="rfref_spi_sclk" SIGNAME="clk_rfref_spi_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="clk_rfref_spi_sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="clk_buffer_SPI" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="39" NAME="rfref_func" SIGNAME="rfref_func">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IOS="clk_mod_IO" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="43" NAME="cm_spi_cs_n" SIGNAME="cm_spi_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="cm_spi_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="clk_mod_IO" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="41" NAME="cm_spi_mosi" SIGNAME="cm_spi_mosi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="cm_spi_mosi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="clk_mod_IO" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="42" NAME="cm_spi_miso" SIGNAME="cm_spi_miso">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="cm_spi_miso"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="clk_mod_IO" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="40" NAME="cm_spi_sclk" SIGNAME="cm_spi_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="cm_spi_sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="clk_mod_IO" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="44" NAME="cm_pll_status" SIGNAME="cm_pll_status">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="cm_pll_status"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="clk_mod_IO" IS_INSTANTIATED="TRUE" MHS_INDEX="16" MPD_INDEX="45" NAME="pll_refclk" SIGNAME="pll_refclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="pll_refclk_p"/>
            <CONNECTION INSTANCE="External Ports" PORT="pll_refclk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="usr_gpio" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="17" MPD_INDEX="50" MSB="31" NAME="usr_status" RIGHT="0" SIGNAME="net_gnd" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_gnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="at_boot_config" IS_INSTANTIATED="TRUE" MHS_INDEX="18" MPD_INDEX="19" NAME="at_boot_clk_in" SIGNAME="clk_200MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_asyncclks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="at_boot_config" IS_INSTANTIATED="TRUE" MHS_INDEX="19" MPD_INDEX="20" NAME="at_boot_clk_in_valid" SIGNAME="clk_gen_1_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_asyncclks" PORT="LOCKED"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="at_boot_config" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="20" MPD_INDEX="21" MSB="2" NAME="at_boot_config_sw" RIGHT="0" SIGNAME="cm_switch" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="cm_switch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="at_boot_config" IS_INSTANTIATED="TRUE" MHS_INDEX="21" MPD_INDEX="22" NAME="at_boot_clkbuf_clocks_invalid" SIGNAME="mmcm_inputs_invalid">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="boot_io_mux" PORT="iic_sel_a"/>
            <CONNECTION BUSINTERFACE="[UART]" INSTANCE="boot_io_mux" PORT="uart_sel_a"/>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="RST"/>
            <CONNECTION INSTANCE="clock_generator_mpmc_clocks" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="UART" IS_INSTANTIATED="TRUE" MHS_INDEX="22" MPD_INDEX="23" NAME="uart_tx" SIGNAME="clk_cfg_uart_tx">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[UART]" INSTANCE="boot_io_mux" PORT="uart_tx_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="23" MPD_INDEX="24" NAME="iic_eeprom_scl_I" SIGNAME="clk_cfg_iic_eeprom_scl_I">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="boot_io_mux" PORT="iic_scl_I_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="24" MPD_INDEX="25" NAME="iic_eeprom_scl_T" SIGNAME="clk_cfg_iic_eeprom_scl_T">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="boot_io_mux" PORT="iic_scl_T_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="25" MPD_INDEX="26" NAME="iic_eeprom_scl_O" SIGNAME="clk_cfg_iic_eeprom_scl_O">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="boot_io_mux" PORT="iic_scl_O_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="26" MPD_INDEX="27" NAME="iic_eeprom_sda_I" SIGNAME="clk_cfg_iic_eeprom_sda_I">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="boot_io_mux" PORT="iic_sda_I_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="27" MPD_INDEX="28" NAME="iic_eeprom_sda_T" SIGNAME="clk_cfg_iic_eeprom_sda_T">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="boot_io_mux" PORT="iic_sda_T_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="28" MPD_INDEX="29" NAME="iic_eeprom_sda_O" SIGNAME="clk_cfg_iic_eeprom_sda_O">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="boot_io_mux" PORT="iic_sda_O_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_80_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_periph_80_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="4" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="5" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WVALID" DIR="I" MPD_INDEX="6" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_periph_80_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BREADY" DIR="I" MPD_INDEX="7" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_periph_80_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="8" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARVALID" DIR="I" MPD_INDEX="9" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_periph_80_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RREADY" DIR="I" MPD_INDEX="10" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_periph_80_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARREADY" DIR="O" MPD_INDEX="11" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_periph_80_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="13" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RVALID" DIR="O" MPD_INDEX="14" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_periph_80_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WREADY" DIR="O" MPD_INDEX="15" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_periph_80_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_periph_80_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWREADY" DIR="O" MPD_INDEX="18" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_periph_80_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="usr_gpio" MPD_INDEX="46" NAME="usr_reset0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="usr_gpio" MPD_INDEX="47" NAME="usr_reset1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="usr_gpio" MPD_INDEX="48" NAME="usr_reset2" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="usr_gpio" MPD_INDEX="49" NAME="usr_reset3" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_80" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="clk_buffer_SPI" TYPE="W3_CLKCONFIG_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="samp_spi_cs_n"/>
            <PORTMAP DIR="O" PHYSICAL="samp_spi_mosi"/>
            <PORTMAP DIR="I" PHYSICAL="samp_spi_miso"/>
            <PORTMAP DIR="O" PHYSICAL="samp_spi_sclk"/>
            <PORTMAP DIR="O" PHYSICAL="samp_func"/>
            <PORTMAP DIR="O" PHYSICAL="rfref_spi_cs_n"/>
            <PORTMAP DIR="O" PHYSICAL="rfref_spi_mosi"/>
            <PORTMAP DIR="I" PHYSICAL="rfref_spi_miso"/>
            <PORTMAP DIR="O" PHYSICAL="rfref_spi_sclk"/>
            <PORTMAP DIR="O" PHYSICAL="rfref_func"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="3" NAME="clk_mod_IO" TYPE="W3_CLKCONFIG_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="cm_spi_cs_n"/>
            <PORTMAP DIR="O" PHYSICAL="cm_spi_mosi"/>
            <PORTMAP DIR="I" PHYSICAL="cm_spi_miso"/>
            <PORTMAP DIR="O" PHYSICAL="cm_spi_sclk"/>
            <PORTMAP DIR="I" PHYSICAL="cm_pll_status"/>
            <PORTMAP DIR="I" PHYSICAL="pll_refclk"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="1" NAME="usr_gpio" TYPE="W3_CLKCONFIG_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="usr_status"/>
            <PORTMAP DIR="O" PHYSICAL="usr_reset0"/>
            <PORTMAP DIR="O" PHYSICAL="usr_reset1"/>
            <PORTMAP DIR="O" PHYSICAL="usr_reset2"/>
            <PORTMAP DIR="O" PHYSICAL="usr_reset3"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="2" NAME="at_boot_config" TYPE="W3_CLKCONFIG_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="at_boot_clk_in"/>
            <PORTMAP DIR="I" PHYSICAL="at_boot_clk_in_valid"/>
            <PORTMAP DIR="I" PHYSICAL="at_boot_config_sw"/>
            <PORTMAP DIR="O" PHYSICAL="at_boot_clkbuf_clocks_invalid"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="5" NAME="UART" TYPE="W3_CLKCONFIG_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="uart_tx"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="4" NAME="IIC" TYPE="W3_CLKCONFIG_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="iic_eeprom_scl_I"/>
            <PORTMAP DIR="O" PHYSICAL="iic_eeprom_scl_T"/>
            <PORTMAP DIR="O" PHYSICAL="iic_eeprom_scl_O"/>
            <PORTMAP DIR="I" PHYSICAL="iic_eeprom_sda_I"/>
            <PORTMAP DIR="O" PHYSICAL="iic_eeprom_sda_T"/>
            <PORTMAP DIR="O" PHYSICAL="iic_eeprom_sda_O"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="537919488" BASENAME="C_BASEADDR" BASEVALUE="0x20100000" HIGHDECIMAL="537985023" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2010FFFF" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="boot_io_mux" IPTYPE="PERIPHERAL" MHS_INDEX="5" MODCLASS="IP" MODTYPE="w3_boot_io_mux">
      <DESCRIPTION TYPE="SHORT">WARP v3 Mux for I/O at Boot</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_development"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="14" NAME="iic_sel_a" SIGNAME="mmcm_inputs_invalid">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[at_boot_config]" INSTANCE="w3_clock_controller_0" PORT="at_boot_clkbuf_clocks_invalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="UART" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="18" NAME="uart_sel_a" SIGNAME="mmcm_inputs_invalid">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[at_boot_config]" INSTANCE="w3_clock_controller_0" PORT="at_boot_clkbuf_clocks_invalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" IOS="IIC" IS_INSTANTIATED="TRUE" IS_THREE_STATE="FALSE" MHS_INDEX="2" MPD_INDEX="0" NAME="iic_scl" SIGNAME="IIC_EEPROM_iic_scl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="IIC_EEPROM_iic_scl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" IOS="IIC" IS_INSTANTIATED="TRUE" IS_THREE_STATE="FALSE" MHS_INDEX="3" MPD_INDEX="1" NAME="iic_sda" SIGNAME="IIC_EEPROM_iic_sda">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="IIC_EEPROM_iic_sda"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="UART" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="15" NAME="uart_tx" SIGNAME="uart_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="usb_uart_sout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="2" NAME="iic_scl_I_a" SIGNAME="clk_cfg_iic_eeprom_scl_I">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="w3_clock_controller_0" PORT="iic_eeprom_scl_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="3" NAME="iic_scl_O_a" SIGNAME="clk_cfg_iic_eeprom_scl_O">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="w3_clock_controller_0" PORT="iic_eeprom_scl_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="4" NAME="iic_scl_T_a" SIGNAME="clk_cfg_iic_eeprom_scl_T">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="w3_clock_controller_0" PORT="iic_eeprom_scl_T"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="8" NAME="iic_sda_I_a" SIGNAME="clk_cfg_iic_eeprom_sda_I">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="w3_clock_controller_0" PORT="iic_eeprom_sda_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="9" NAME="iic_sda_O_a" SIGNAME="clk_cfg_iic_eeprom_sda_O">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="w3_clock_controller_0" PORT="iic_eeprom_sda_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="10" NAME="iic_sda_T_a" SIGNAME="clk_cfg_iic_eeprom_sda_T">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="w3_clock_controller_0" PORT="iic_eeprom_sda_T"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="5" NAME="iic_scl_I_b" SIGNAME="axi_iic_eeprom_scl_I">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="w3_iic_eeprom_onboard" PORT="iic_scl_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="6" NAME="iic_scl_O_b" SIGNAME="axi_iic_eeprom_scl_O">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="w3_iic_eeprom_onboard" PORT="iic_scl_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="7" NAME="iic_scl_T_b" SIGNAME="axi_iic_eeprom_scl_T">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="w3_iic_eeprom_onboard" PORT="iic_scl_T"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="11" NAME="iic_sda_I_b" SIGNAME="axi_iic_eeprom_sda_I">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="w3_iic_eeprom_onboard" PORT="iic_sda_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="12" NAME="iic_sda_O_b" SIGNAME="axi_iic_eeprom_sda_O">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="w3_iic_eeprom_onboard" PORT="iic_sda_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="IIC" IS_INSTANTIATED="TRUE" MHS_INDEX="16" MPD_INDEX="13" NAME="iic_sda_T_b" SIGNAME="axi_iic_eeprom_sda_T">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="w3_iic_eeprom_onboard" PORT="iic_sda_T"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="UART" IS_INSTANTIATED="TRUE" MHS_INDEX="17" MPD_INDEX="16" NAME="uart_tx_a" SIGNAME="clk_cfg_uart_tx">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[UART]" INSTANCE="w3_clock_controller_0" PORT="uart_tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="UART" IS_INSTANTIATED="TRUE" MHS_INDEX="18" MPD_INDEX="17" NAME="uart_tx_b" SIGNAME="axi_uart_tx">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[uart_0]" INSTANCE="usb_uart" PORT="TX"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="IIC" TYPE="W3_BOOTIOMUX_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="iic_sel_a"/>
            <PORTMAP DIR="IO" PHYSICAL="iic_scl"/>
            <PORTMAP DIR="IO" PHYSICAL="iic_sda"/>
            <PORTMAP DIR="O" PHYSICAL="iic_scl_I_a"/>
            <PORTMAP DIR="I" PHYSICAL="iic_scl_O_a"/>
            <PORTMAP DIR="I" PHYSICAL="iic_scl_T_a"/>
            <PORTMAP DIR="O" PHYSICAL="iic_sda_I_a"/>
            <PORTMAP DIR="I" PHYSICAL="iic_sda_O_a"/>
            <PORTMAP DIR="I" PHYSICAL="iic_sda_T_a"/>
            <PORTMAP DIR="O" PHYSICAL="iic_scl_I_b"/>
            <PORTMAP DIR="I" PHYSICAL="iic_scl_O_b"/>
            <PORTMAP DIR="I" PHYSICAL="iic_scl_T_b"/>
            <PORTMAP DIR="O" PHYSICAL="iic_sda_I_b"/>
            <PORTMAP DIR="I" PHYSICAL="iic_sda_O_b"/>
            <PORTMAP DIR="I" PHYSICAL="iic_sda_T_b"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="1" NAME="UART" TYPE="W3_BOOTIOMUX_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="uart_sel_a"/>
            <PORTMAP DIR="O" PHYSICAL="uart_tx"/>
            <PORTMAP DIR="I" PHYSICAL="uart_tx_a"/>
            <PORTMAP DIR="I" PHYSICAL="uart_tx_b"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
    </MODULE>
    <MODULE HWVERSION="3.02.a" INSTANCE="w3_ad_controller_0" IPTYPE="PERIPHERAL" MHS_INDEX="6" MODCLASS="PERIPHERAL" MODTYPE="w3_ad_controller_axi">
      <DESCRIPTION TYPE="SHORT">WARP v3 AD Controller (AXI)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Implements SPI master and other logic for configuring the AD9963 ADCs/DACs on the WARP v3 board and FMC-RF-2X245 module</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_development"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="0" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="1" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="2" NAME="C_S_AXI_MIN_SIZE" TYPE="std_logic_vector" VALUE="0x000001ff"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="3" NAME="C_USE_WSTRB" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_DPHASE_TIMEOUT" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="5" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x20400000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="6" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x2040FFFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_NUM_REG" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_NUM_MEM" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_SLV_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_SLV_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="12" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="13" NAME="INCLUDE_RFC_RFD_IO" TYPE="INTEGER" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="80000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="RF_AD_TXCLK_out_en" DIR="O" IOS="RFA_AD" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="35" NAME="RF_AD_TXCLK_out_en" SIGNAME="RF_AD_TXCLK_out_en">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="ad_TXCLK_out_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" IOS="RFA_AD" IS_INSTANTIATED="TRUE" IS_THREE_STATE="FALSE" MHS_INDEX="2" MPD_INDEX="22" NAME="RFA_AD_spi_sdio" SIGNAME="RFA_AD_spi_sdio">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_spi_sdio"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="RFA_AD" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="19" NAME="RFA_AD_spi_sclk" SIGNAME="RFA_AD_spi_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_spi_sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="RFA_AD" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="20" NAME="RFA_AD_spi_cs_n" SIGNAME="RFA_AD_spi_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_spi_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="RFA_AD" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="21" NAME="RFA_AD_reset_n" SIGNAME="RFA_AD_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" IOS="RFB_AD" IS_INSTANTIATED="TRUE" IS_THREE_STATE="FALSE" MHS_INDEX="6" MPD_INDEX="26" NAME="RFB_AD_spi_sdio" SIGNAME="RFB_AD_spi_sdio">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_spi_sdio"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="RFB_AD" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="23" NAME="RFB_AD_spi_sclk" SIGNAME="RFB_AD_spi_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_spi_sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="RFB_AD" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="24" NAME="RFB_AD_spi_cs_n" SIGNAME="RFB_AD_spi_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_spi_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="RFB_AD" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="25" NAME="RFB_AD_reset_n" SIGNAME="RFB_AD_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_80_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_periph_80_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="4" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="5" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WVALID" DIR="I" MPD_INDEX="6" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_periph_80_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BREADY" DIR="I" MPD_INDEX="7" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_periph_80_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="8" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARVALID" DIR="I" MPD_INDEX="9" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_periph_80_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RREADY" DIR="I" MPD_INDEX="10" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_periph_80_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARREADY" DIR="O" MPD_INDEX="11" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_periph_80_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="13" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RVALID" DIR="O" MPD_INDEX="14" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_periph_80_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WREADY" DIR="O" MPD_INDEX="15" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_periph_80_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_periph_80_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWREADY" DIR="O" MPD_INDEX="18" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_periph_80_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="RFC_AD" MPD_INDEX="27" NAME="RFC_AD_spi_sclk" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="RFC_AD" MPD_INDEX="28" NAME="RFC_AD_spi_cs_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="RFC_AD" MPD_INDEX="29" NAME="RFC_AD_reset_n" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="RFC_AD" IS_THREE_STATE="FALSE" MPD_INDEX="30" NAME="RFC_AD_spi_sdio" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="RFD_AD" MPD_INDEX="31" NAME="RFD_AD_spi_sclk" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="RFD_AD" MPD_INDEX="32" NAME="RFD_AD_spi_cs_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="RFD_AD" MPD_INDEX="33" NAME="RFD_AD_reset_n" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="RFD_AD" IS_THREE_STATE="FALSE" MPD_INDEX="34" NAME="RFD_AD_spi_sdio" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_80" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="RFA_AD" TYPE="W3_RF_AD_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="RF_AD_TXCLK_out_en"/>
            <PORTMAP DIR="IO" PHYSICAL="RFA_AD_spi_sdio"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_AD_spi_sclk"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_AD_spi_cs_n"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_AD_reset_n"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="1" NAME="RFB_AD" TYPE="W3_RF_AD_V1">
          <PORTMAPS>
            <PORTMAP DIR="IO" PHYSICAL="RFB_AD_spi_sdio"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_AD_spi_sclk"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_AD_spi_cs_n"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_AD_reset_n"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="2" NAME="RFC_AD" TYPE="W3_RF_AD_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="RFC_AD_spi_sclk"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_AD_spi_cs_n"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_AD_reset_n"/>
            <PORTMAP DIR="IO" PHYSICAL="RFC_AD_spi_sdio"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="3" NAME="RFD_AD" TYPE="W3_RF_AD_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="RFD_AD_spi_sclk"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_AD_spi_cs_n"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_AD_reset_n"/>
            <PORTMAP DIR="IO" PHYSICAL="RFD_AD_spi_sdio"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="541065216" BASENAME="C_BASEADDR" BASEVALUE="0x20400000" HIGHDECIMAL="541130751" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2040FFFF" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="3.01.e" INSTANCE="w3_ad_bridge_onboard" IPTYPE="PERIPHERAL" MHS_INDEX="7" MODCLASS="IP" MODTYPE="w3_ad_bridge">
      <DESCRIPTION TYPE="SHORT">WARP v3 AD interface</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_development"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="40000000" DIR="I" IOS="user_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="sys_samp_clk_Tx" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="40000000" DIR="I" IOS="user_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="sys_samp_clk_Tx_90" SIGIS="CLK" SIGNAME="clk_40MHz_90degphase">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="40000000" DIR="I" IOS="user_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="sys_samp_clk_Rx" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="RF_AD_TXCLK_out_en" DIR="I" IOS="user_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="3" NAME="ad_TXCLK_out_en" SIGNAME="RF_AD_TXCLK_out_en">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFA_AD]" INSTANCE="w3_ad_controller_0" PORT="RF_AD_TXCLK_out_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" LEFT="11" LSB="0" MHS_INDEX="4" MPD_INDEX="14" MSB="11" NAME="ad_RFA_TXD" RIGHT="0" SIGNAME="rfa_txd" VECFORMULA="[11:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="16" NAME="ad_RFA_TXCLK" SIGNAME="rfa_txclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_TXCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="15" NAME="ad_RFA_TXIQ" SIGNAME="rfa_txiq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_TXIQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" LEFT="11" LSB="0" MHS_INDEX="7" MPD_INDEX="17" MSB="11" NAME="ad_RFA_TRXD" RIGHT="0" SIGNAME="rfa_trxd" VECFORMULA="[11:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_TRXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="19" NAME="ad_RFA_TRXCLK" SIGNAME="rfa_trxclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_TRXCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="18" NAME="ad_RFA_TRXIQ" SIGNAME="rfa_trxiq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_TRXIQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" LEFT="11" LSB="0" MHS_INDEX="10" MPD_INDEX="20" MSB="11" NAME="ad_RFB_TXD" RIGHT="0" SIGNAME="rfb_txd" VECFORMULA="[11:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="22" NAME="ad_RFB_TXCLK" SIGNAME="rfb_txclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_TXCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="21" NAME="ad_RFB_TXIQ" SIGNAME="rfb_txiq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_TXIQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" LEFT="11" LSB="0" MHS_INDEX="13" MPD_INDEX="23" MSB="11" NAME="ad_RFB_TRXD" RIGHT="0" SIGNAME="rfb_trxd" VECFORMULA="[11:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_TRXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="25" NAME="ad_RFB_TRXCLK" SIGNAME="rfb_trxclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_TRXCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="24" NAME="ad_RFB_TRXIQ" SIGNAME="rfb_trxiq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_TRXIQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IOS="user_ports" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="16" MPD_INDEX="6" MSB="0" NAME="user_RFA_TXD_I" RIGHT="11" SIGNAME="warplab_rfa_Tx_I" VECFORMULA="[0:11]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_buffers" PORT="rfa_dac_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IOS="user_ports" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="17" MPD_INDEX="7" MSB="0" NAME="user_RFA_TXD_Q" RIGHT="11" SIGNAME="warplab_rfa_Tx_Q" VECFORMULA="[0:11]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_buffers" PORT="rfa_dac_q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="user_ports" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="18" MPD_INDEX="4" MSB="0" NAME="user_RFA_RXD_I" RIGHT="11" SIGNAME="warplab_rfa_Rx_I" VECFORMULA="[0:11]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfa_rx_i_in"/>
            <CONNECTION INSTANCE="warplab_buffers" PORT="rfa_adc_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="user_ports" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="19" MPD_INDEX="5" MSB="0" NAME="user_RFA_RXD_Q" RIGHT="11" SIGNAME="warplab_rfa_Rx_Q" VECFORMULA="[0:11]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfa_rx_q_in"/>
            <CONNECTION INSTANCE="warplab_buffers" PORT="rfa_adc_q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IOS="user_ports" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="20" MPD_INDEX="11" MSB="0" NAME="user_RFB_TXD_I" RIGHT="11" SIGNAME="warplab_rfb_Tx_I" VECFORMULA="[0:11]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_buffers" PORT="rfb_dac_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IOS="user_ports" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="21" MPD_INDEX="12" MSB="0" NAME="user_RFB_TXD_Q" RIGHT="11" SIGNAME="warplab_rfb_Tx_Q" VECFORMULA="[0:11]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_buffers" PORT="rfb_dac_q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="user_ports" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="22" MPD_INDEX="9" MSB="0" NAME="user_RFB_RXD_I" RIGHT="11" SIGNAME="warplab_rfb_Rx_I" VECFORMULA="[0:11]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfb_rx_i_in"/>
            <CONNECTION INSTANCE="warplab_buffers" PORT="rfb_adc_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="user_ports" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="23" MPD_INDEX="10" MSB="0" NAME="user_RFB_RXD_Q" RIGHT="11" SIGNAME="warplab_rfb_Rx_Q" VECFORMULA="[0:11]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfb_rx_q_in"/>
            <CONNECTION INSTANCE="warplab_buffers" PORT="rfb_adc_q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="user_ports" MPD_INDEX="8" NAME="user_RFA_TXIQ" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="user_ports" MPD_INDEX="13" NAME="user_RFB_TXIQ" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES/>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="1" NAME="user_ports" TYPE="W3_ADBRIDGE_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="sys_samp_clk_Tx"/>
            <PORTMAP DIR="I" PHYSICAL="sys_samp_clk_Tx_90"/>
            <PORTMAP DIR="I" PHYSICAL="sys_samp_clk_Rx"/>
            <PORTMAP DIR="I" PHYSICAL="ad_TXCLK_out_en"/>
            <PORTMAP DIR="I" PHYSICAL="user_RFA_TXD_I"/>
            <PORTMAP DIR="I" PHYSICAL="user_RFA_TXD_Q"/>
            <PORTMAP DIR="O" PHYSICAL="user_RFA_RXD_I"/>
            <PORTMAP DIR="O" PHYSICAL="user_RFA_RXD_Q"/>
            <PORTMAP DIR="I" PHYSICAL="user_RFB_TXD_I"/>
            <PORTMAP DIR="I" PHYSICAL="user_RFB_TXD_Q"/>
            <PORTMAP DIR="O" PHYSICAL="user_RFB_RXD_I"/>
            <PORTMAP DIR="O" PHYSICAL="user_RFB_RXD_Q"/>
            <PORTMAP DIR="I" PHYSICAL="user_RFA_TXIQ"/>
            <PORTMAP DIR="I" PHYSICAL="user_RFB_TXIQ"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="0" NAME="ext_ad_ports" TYPE="W3_ADBRIDGE_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="ad_RFA_TXD"/>
            <PORTMAP DIR="O" PHYSICAL="ad_RFA_TXCLK"/>
            <PORTMAP DIR="O" PHYSICAL="ad_RFA_TXIQ"/>
            <PORTMAP DIR="I" PHYSICAL="ad_RFA_TRXD"/>
            <PORTMAP DIR="I" PHYSICAL="ad_RFA_TRXCLK"/>
            <PORTMAP DIR="I" PHYSICAL="ad_RFA_TRXIQ"/>
            <PORTMAP DIR="O" PHYSICAL="ad_RFB_TXD"/>
            <PORTMAP DIR="O" PHYSICAL="ad_RFB_TXCLK"/>
            <PORTMAP DIR="O" PHYSICAL="ad_RFB_TXIQ"/>
            <PORTMAP DIR="I" PHYSICAL="ad_RFB_TRXD"/>
            <PORTMAP DIR="I" PHYSICAL="ad_RFB_TRXCLK"/>
            <PORTMAP DIR="I" PHYSICAL="ad_RFB_TRXIQ"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.01.a" INSTANCE="w3_userio" IPTYPE="PERIPHERAL" MHS_INDEX="8" MODCLASS="PERIPHERAL" MODTYPE="w3_userio_axi">
      <DESCRIPTION TYPE="SHORT">W3_USERIO_AXI</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Manages interface to all user IO on WARP v3 board. LED outputs can be controlled by software-accessible registers or ports. The control source for each LED is configured independently via a control register. DIP switch and buttons are debounced and captured in a register and driven to output ports.</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_development"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="0" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="1" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="2" NAME="C_S_AXI_MIN_SIZE" TYPE="std_logic_vector" VALUE="0x000001ff"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="3" NAME="C_USE_WSTRB" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_DPHASE_TIMEOUT" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="5" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x20200000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="6" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x2020FFFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_NUM_REG" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_NUM_MEM" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_SLV_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_SLV_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="12" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="HEXDISP_ACTIVE_HIGH" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="INCLUDE_DNA_READ_LOGIC" TYPE="INTEGER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="80000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="ext_userio" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="1" MPD_INDEX="23" MSB="0" NAME="leds_red" RIGHT="3" SIGNAME="userio_leds_red" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="userio_leds_red"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="ext_userio" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="2" MPD_INDEX="24" MSB="0" NAME="leds_green" RIGHT="3" SIGNAME="userio_leds_green" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="userio_leds_green"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="ext_userio" IS_INSTANTIATED="TRUE" LEFT="0" LSB="6" MHS_INDEX="3" MPD_INDEX="19" MSB="0" NAME="hexdisp_left" RIGHT="6" SIGNAME="userio_hexdisp_left" VECFORMULA="[0:6]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="userio_hexdisp_left"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="ext_userio" IS_INSTANTIATED="TRUE" LEFT="0" LSB="6" MHS_INDEX="4" MPD_INDEX="20" MSB="0" NAME="hexdisp_right" RIGHT="6" SIGNAME="userio_hexdisp_right" VECFORMULA="[0:6]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="userio_hexdisp_right"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_userio" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="21" NAME="hexdisp_left_dp" SIGNAME="userio_hexdisp_left_dp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="userio_hexdisp_left_dp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_userio" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="22" NAME="hexdisp_right_dp" SIGNAME="userio_hexdisp_right_dp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="userio_hexdisp_right_dp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_userio" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="25" NAME="rfa_led_red" SIGNAME="userio_rfa_led_red">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="userio_rfa_led_red"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_userio" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="26" NAME="rfa_led_green" SIGNAME="userio_rfa_led_green">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="userio_rfa_led_green"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_userio" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="27" NAME="rfb_led_red" SIGNAME="userio_rfb_led_red">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="userio_rfb_led_red"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_userio" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="28" NAME="rfb_led_green" SIGNAME="userio_rfb_led_green">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="userio_rfb_led_green"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IOS="ext_userio" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="11" MPD_INDEX="29" MSB="0" NAME="dipsw" RIGHT="3" SIGNAME="userio_dipsw" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="userio_dipsw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="ext_userio" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="30" NAME="pb_u" SIGNAME="userio_pb_u">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="userio_pb_u"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="ext_userio" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="31" NAME="pb_m" SIGNAME="userio_pb_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="userio_pb_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="ext_userio" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="32" NAME="pb_d" SIGNAME="userio_pb_d">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="userio_pb_d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="user_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="39" NAME="usr_rfa_led_red" SIGNAME="RFA_statLED_Rx">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[User_Ports_Misc]" INSTANCE="radio_controller_0" PORT="usr_RFA_statLED_Rx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="user_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="16" MPD_INDEX="40" NAME="usr_rfa_led_green" SIGNAME="RFA_statLED_Tx">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[User_Ports_Misc]" INSTANCE="radio_controller_0" PORT="usr_RFA_statLED_Tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="user_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="17" MPD_INDEX="41" NAME="usr_rfb_led_red" SIGNAME="RFB_statLED_Rx">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[User_Ports_Misc]" INSTANCE="radio_controller_0" PORT="usr_RFB_statLED_Rx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="user_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="18" MPD_INDEX="42" NAME="usr_rfb_led_green" SIGNAME="RFB_statLED_Tx">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[User_Ports_Misc]" INSTANCE="radio_controller_0" PORT="usr_RFB_statLED_Tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="40000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="19" MPD_INDEX="47" NAME="DNA_Port_Clk" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_80_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_periph_80_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="4" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="5" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WVALID" DIR="I" MPD_INDEX="6" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_periph_80_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BREADY" DIR="I" MPD_INDEX="7" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_periph_80_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="8" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARVALID" DIR="I" MPD_INDEX="9" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_periph_80_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RREADY" DIR="I" MPD_INDEX="10" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_periph_80_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARREADY" DIR="O" MPD_INDEX="11" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_periph_80_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="13" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RVALID" DIR="O" MPD_INDEX="14" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_periph_80_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WREADY" DIR="O" MPD_INDEX="15" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_periph_80_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_periph_80_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWREADY" DIR="O" MPD_INDEX="18" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_periph_80_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IOS="user_ports" LEFT="0" LSB="6" MPD_INDEX="33" MSB="0" NAME="usr_hexdisp_left" RIGHT="6" SIGNAME="__NOC__" VECFORMULA="[0:6]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="user_ports" LEFT="0" LSB="6" MPD_INDEX="34" MSB="0" NAME="usr_hexdisp_right" RIGHT="6" SIGNAME="__NOC__" VECFORMULA="[0:6]"/>
        <PORT DIR="I" IOS="user_ports" MPD_INDEX="35" NAME="usr_hexdisp_left_dp" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="user_ports" MPD_INDEX="36" NAME="usr_hexdisp_right_dp" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="user_ports" LEFT="0" LSB="3" MPD_INDEX="37" MSB="0" NAME="usr_leds_red" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="user_ports" LEFT="0" LSB="3" MPD_INDEX="38" MSB="0" NAME="usr_leds_green" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="user_ports" LEFT="0" LSB="3" MPD_INDEX="43" MSB="0" NAME="usr_dipsw" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT DIR="O" IOS="user_ports" MPD_INDEX="44" NAME="usr_pb_u" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="user_ports" MPD_INDEX="45" NAME="usr_pb_m" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="user_ports" MPD_INDEX="46" NAME="usr_pb_d" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_80" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="ext_userio" TYPE="W3_USERIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="leds_red"/>
            <PORTMAP DIR="O" PHYSICAL="leds_green"/>
            <PORTMAP DIR="O" PHYSICAL="hexdisp_left"/>
            <PORTMAP DIR="O" PHYSICAL="hexdisp_right"/>
            <PORTMAP DIR="O" PHYSICAL="hexdisp_left_dp"/>
            <PORTMAP DIR="O" PHYSICAL="hexdisp_right_dp"/>
            <PORTMAP DIR="O" PHYSICAL="rfa_led_red"/>
            <PORTMAP DIR="O" PHYSICAL="rfa_led_green"/>
            <PORTMAP DIR="O" PHYSICAL="rfb_led_red"/>
            <PORTMAP DIR="O" PHYSICAL="rfb_led_green"/>
            <PORTMAP DIR="I" PHYSICAL="dipsw"/>
            <PORTMAP DIR="I" PHYSICAL="pb_u"/>
            <PORTMAP DIR="I" PHYSICAL="pb_m"/>
            <PORTMAP DIR="I" PHYSICAL="pb_d"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="1" NAME="user_ports" TYPE="W3_USERIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="usr_rfa_led_red"/>
            <PORTMAP DIR="I" PHYSICAL="usr_rfa_led_green"/>
            <PORTMAP DIR="I" PHYSICAL="usr_rfb_led_red"/>
            <PORTMAP DIR="I" PHYSICAL="usr_rfb_led_green"/>
            <PORTMAP DIR="I" PHYSICAL="usr_hexdisp_left"/>
            <PORTMAP DIR="I" PHYSICAL="usr_hexdisp_right"/>
            <PORTMAP DIR="I" PHYSICAL="usr_hexdisp_left_dp"/>
            <PORTMAP DIR="I" PHYSICAL="usr_hexdisp_right_dp"/>
            <PORTMAP DIR="I" PHYSICAL="usr_leds_red"/>
            <PORTMAP DIR="I" PHYSICAL="usr_leds_green"/>
            <PORTMAP DIR="O" PHYSICAL="usr_dipsw"/>
            <PORTMAP DIR="O" PHYSICAL="usr_pb_u"/>
            <PORTMAP DIR="O" PHYSICAL="usr_pb_m"/>
            <PORTMAP DIR="O" PHYSICAL="usr_pb_d"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="538968064" BASENAME="C_BASEADDR" BASEVALUE="0x20200000" HIGHDECIMAL="539033599" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2020FFFF" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="3.01.a" INSTANCE="radio_controller_0" IPTYPE="PERIPHERAL" MHS_INDEX="9" MODCLASS="PERIPHERAL" MODTYPE="radio_controller_axi">
      <DESCRIPTION TYPE="SHORT">WARP v3 Radio Controller (AXI)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Implements SPI master and other logic for configuring the MAX2829 RF transceivers on WARP v3 and FMC-RF-2X245 module</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_development"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="0" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="1" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="2" NAME="C_S_AXI_MIN_SIZE" TYPE="std_logic_vector" VALUE="0x000001ff"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="3" NAME="C_USE_WSTRB" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_DPHASE_TIMEOUT" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="5" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x20300000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="6" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x2030FFFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_NUM_REG" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_NUM_MEM" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_SLV_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_SLV_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="12" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="80000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="19" NAME="RFA_TxEn" SIGNAME="RFA_TxEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_TxEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="23" NAME="RFA_RxEn" SIGNAME="RFA_RxEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_RxEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="27" NAME="RFA_RxHP" SIGNAME="RFA_RxHP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_RxHP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="31" NAME="RFA_SHDN" SIGNAME="RFA_SHDN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_SHDN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="35" NAME="RFA_SPI_SCLK" SIGNAME="RFA_SPI_SCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_SPI_SCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="39" NAME="RFA_SPI_MOSI" SIGNAME="RFA_SPI_MOSI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_SPI_MOSI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="43" NAME="RFA_SPI_CSn" SIGNAME="RFA_SPI_CSn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_SPI_CSn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" LEFT="6" LSB="0" MHS_INDEX="8" MPD_INDEX="47" MSB="6" NAME="RFA_B" RIGHT="0" SIGNAME="RFA_B" VECFORMULA="[6:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="51" NAME="RFA_LD" SIGNAME="RFA_LD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_LD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="55" NAME="RFA_PAEn_24" SIGNAME="RFA_PAEn_24">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_PAEn_24"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="59" NAME="RFA_PAEn_5" SIGNAME="RFA_PAEn_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_PAEn_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="12" MPD_INDEX="63" MSB="1" NAME="RFA_AntSw" RIGHT="0" SIGNAME="RFA_AntSw" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AntSw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="User_Ports_Misc" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="106" NAME="usr_RFA_statLED_Tx" SIGNAME="RFA_statLED_Tx">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_userio" PORT="usr_rfa_led_green"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="User_Ports_Misc" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="107" NAME="usr_RFA_statLED_Rx" SIGNAME="RFA_statLED_Rx">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_userio" PORT="usr_rfa_led_red"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="User_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="75" NAME="usr_RFA_RxHP" SIGNAME="agc_rxhp_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfa_agc_rxhp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="User_Ports_RFA" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="16" MPD_INDEX="83" MSB="1" NAME="usr_RFA_RxGainRF" RIGHT="0" SIGNAME="agc_g_rf_a" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfa_agc_g_rf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="User_Ports_RFA" IS_INSTANTIATED="TRUE" LEFT="4" LSB="0" MHS_INDEX="17" MPD_INDEX="87" MSB="4" NAME="usr_RFA_RxGainBB" RIGHT="0" SIGNAME="agc_g_bb_a" VECFORMULA="[4:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfa_agc_g_bb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="18" MPD_INDEX="20" NAME="RFB_TxEn" SIGNAME="RFB_TxEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_TxEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="19" MPD_INDEX="24" NAME="RFB_RxEn" SIGNAME="RFB_RxEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_RxEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="20" MPD_INDEX="28" NAME="RFB_RxHP" SIGNAME="RFB_RxHP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_RxHP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="21" MPD_INDEX="32" NAME="RFB_SHDN" SIGNAME="RFB_SHDN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_SHDN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="22" MPD_INDEX="36" NAME="RFB_SPI_SCLK" SIGNAME="RFB_SPI_SCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_SPI_SCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="23" MPD_INDEX="40" NAME="RFB_SPI_MOSI" SIGNAME="RFB_SPI_MOSI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_SPI_MOSI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="24" MPD_INDEX="44" NAME="RFB_SPI_CSn" SIGNAME="RFB_SPI_CSn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_SPI_CSn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" LEFT="6" LSB="0" MHS_INDEX="25" MPD_INDEX="48" MSB="6" NAME="RFB_B" RIGHT="0" SIGNAME="RFB_B" VECFORMULA="[6:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="26" MPD_INDEX="52" NAME="RFB_LD" SIGNAME="RFB_LD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_LD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="27" MPD_INDEX="56" NAME="RFB_PAEn_24" SIGNAME="RFB_PAEn_24">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_PAEn_24"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="28" MPD_INDEX="60" NAME="RFB_PAEn_5" SIGNAME="RFB_PAEn_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_PAEn_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="29" MPD_INDEX="64" MSB="1" NAME="RFB_AntSw" RIGHT="0" SIGNAME="RFB_AntSw" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AntSw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="User_Ports_Misc" IS_INSTANTIATED="TRUE" MHS_INDEX="30" MPD_INDEX="108" NAME="usr_RFB_statLED_Tx" SIGNAME="RFB_statLED_Tx">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_userio" PORT="usr_rfb_led_green"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="User_Ports_Misc" IS_INSTANTIATED="TRUE" MHS_INDEX="31" MPD_INDEX="109" NAME="usr_RFB_statLED_Rx" SIGNAME="RFB_statLED_Rx">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_userio" PORT="usr_rfb_led_red"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="User_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="32" MPD_INDEX="76" NAME="usr_RFB_RxHP" SIGNAME="agc_rxhp_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfb_agc_rxhp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="User_Ports_RFB" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="33" MPD_INDEX="84" MSB="1" NAME="usr_RFB_RxGainRF" RIGHT="0" SIGNAME="agc_g_rf_b" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfb_agc_g_rf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="User_Ports_RFB" IS_INSTANTIATED="TRUE" LEFT="4" LSB="0" MHS_INDEX="34" MPD_INDEX="88" MSB="4" NAME="usr_RFB_RxGainBB" RIGHT="0" SIGNAME="agc_g_bb_b" VECFORMULA="[4:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="rfb_agc_g_bb"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_80_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_periph_80_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="4" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="5" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WVALID" DIR="I" MPD_INDEX="6" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_periph_80_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BREADY" DIR="I" MPD_INDEX="7" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_periph_80_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="8" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARVALID" DIR="I" MPD_INDEX="9" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_periph_80_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RREADY" DIR="I" MPD_INDEX="10" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_periph_80_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARREADY" DIR="O" MPD_INDEX="11" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_periph_80_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="13" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RVALID" DIR="O" MPD_INDEX="14" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_periph_80_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WREADY" DIR="O" MPD_INDEX="15" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_periph_80_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_periph_80_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWREADY" DIR="O" MPD_INDEX="18" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_periph_80_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFC" MPD_INDEX="21" NAME="RFC_TxEn" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFD" MPD_INDEX="22" NAME="RFD_TxEn" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFC" MPD_INDEX="25" NAME="RFC_RxEn" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFD" MPD_INDEX="26" NAME="RFD_RxEn" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFC" MPD_INDEX="29" NAME="RFC_RxHP" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFD" MPD_INDEX="30" NAME="RFD_RxHP" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFC" MPD_INDEX="33" NAME="RFC_SHDN" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFD" MPD_INDEX="34" NAME="RFD_SHDN" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFC" MPD_INDEX="37" NAME="RFC_SPI_SCLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFD" MPD_INDEX="38" NAME="RFD_SPI_SCLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFC" MPD_INDEX="41" NAME="RFC_SPI_MOSI" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFD" MPD_INDEX="42" NAME="RFD_SPI_MOSI" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFC" MPD_INDEX="45" NAME="RFC_SPI_CSn" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFD" MPD_INDEX="46" NAME="RFD_SPI_CSn" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="HW_Ports_RFC" LEFT="6" LSB="0" MPD_INDEX="49" MSB="6" NAME="RFC_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="HW_Ports_RFD" LEFT="6" LSB="0" MPD_INDEX="50" MSB="6" NAME="RFD_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT DIR="I" IOS="HW_Ports_RFC" MPD_INDEX="53" NAME="RFC_LD" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="HW_Ports_RFD" MPD_INDEX="54" NAME="RFD_LD" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFC" MPD_INDEX="57" NAME="RFC_PAEn_24" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFD" MPD_INDEX="58" NAME="RFD_PAEn_24" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFC" MPD_INDEX="61" NAME="RFC_PAEn_5" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFD" MPD_INDEX="62" NAME="RFD_PAEn_5" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="HW_Ports_RFC" LEFT="1" LSB="0" MPD_INDEX="65" MSB="1" NAME="RFC_AntSw" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="HW_Ports_RFD" LEFT="1" LSB="0" MPD_INDEX="66" MSB="1" NAME="RFD_AntSw" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT DIR="I" IOS="User_Ports_RFA" MPD_INDEX="67" NAME="usr_RFA_TxEn" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFB" MPD_INDEX="68" NAME="usr_RFB_TxEn" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFC" MPD_INDEX="69" NAME="usr_RFC_TxEn" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFD" MPD_INDEX="70" NAME="usr_RFD_TxEn" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFA" MPD_INDEX="71" NAME="usr_RFA_RxEn" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFB" MPD_INDEX="72" NAME="usr_RFB_RxEn" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFC" MPD_INDEX="73" NAME="usr_RFC_RxEn" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFD" MPD_INDEX="74" NAME="usr_RFD_RxEn" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFC" MPD_INDEX="77" NAME="usr_RFC_RxHP" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFD" MPD_INDEX="78" NAME="usr_RFD_RxHP" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFA" MPD_INDEX="79" NAME="usr_RFA_SHDN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFB" MPD_INDEX="80" NAME="usr_RFB_SHDN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFC" MPD_INDEX="81" NAME="usr_RFC_SHDN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFD" MPD_INDEX="82" NAME="usr_RFD_SHDN" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="User_Ports_RFC" LEFT="1" LSB="0" MPD_INDEX="85" MSB="1" NAME="usr_RFC_RxGainRF" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="User_Ports_RFD" LEFT="1" LSB="0" MPD_INDEX="86" MSB="1" NAME="usr_RFD_RxGainRF" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="User_Ports_RFC" LEFT="4" LSB="0" MPD_INDEX="89" MSB="4" NAME="usr_RFC_RxGainBB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[4:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="User_Ports_RFD" LEFT="4" LSB="0" MPD_INDEX="90" MSB="4" NAME="usr_RFD_RxGainBB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[4:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="User_Ports_RFA" LEFT="5" LSB="0" MPD_INDEX="91" MSB="5" NAME="usr_RFA_TxGain" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[5:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="User_Ports_RFB" LEFT="5" LSB="0" MPD_INDEX="92" MSB="5" NAME="usr_RFB_TxGain" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[5:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="User_Ports_RFC" LEFT="5" LSB="0" MPD_INDEX="93" MSB="5" NAME="usr_RFC_TxGain" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[5:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="User_Ports_RFD" LEFT="5" LSB="0" MPD_INDEX="94" MSB="5" NAME="usr_RFD_TxGain" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[5:0]"/>
        <PORT DIR="O" IOS="User_Ports_RFA" MPD_INDEX="95" NAME="usr_RFA_PHYStart" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="User_Ports_RFB" MPD_INDEX="96" NAME="usr_RFB_PHYStart" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="User_Ports_RFC" MPD_INDEX="97" NAME="usr_RFC_PHYStart" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="User_Ports_RFD" MPD_INDEX="98" NAME="usr_RFD_PHYStart" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_Misc" MPD_INDEX="99" NAME="usr_SPI_ctrlSrc" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_Misc" MPD_INDEX="100" NAME="usr_SPI_go" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="User_Ports_Misc" MPD_INDEX="101" NAME="usr_SPI_active" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="User_Ports_Misc" LEFT="3" LSB="0" MPD_INDEX="102" MSB="3" NAME="usr_SPI_rfsel" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="User_Ports_Misc" LEFT="3" LSB="0" MPD_INDEX="103" MSB="3" NAME="usr_SPI_regaddr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="User_Ports_Misc" LEFT="13" LSB="0" MPD_INDEX="104" MSB="13" NAME="usr_SPI_regdata" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[13:0]"/>
        <PORT DIR="O" IOS="User_Ports_Misc" MPD_INDEX="105" NAME="usr_any_PHYStart" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="User_Ports_Misc" MPD_INDEX="110" NAME="usr_RFC_statLED_Tx" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="User_Ports_Misc" MPD_INDEX="111" NAME="usr_RFC_statLED_Rx" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="User_Ports_Misc" MPD_INDEX="112" NAME="usr_RFD_statLED_Tx" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="User_Ports_Misc" MPD_INDEX="113" NAME="usr_RFD_statLED_Rx" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_80" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="HW_Ports_RFA" TYPE="W3_RADIOCONTROLLER_V3">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="RFA_TxEn"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_RxEn"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_RxHP"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_SHDN"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_SPI_SCLK"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_SPI_MOSI"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_SPI_CSn"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_B"/>
            <PORTMAP DIR="I" PHYSICAL="RFA_LD"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_PAEn_24"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_PAEn_5"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_AntSw"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="8" NAME="User_Ports_Misc" TYPE="W3_RADIOCONTROLLER_V3">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="usr_RFA_statLED_Tx"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFA_statLED_Rx"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFB_statLED_Tx"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFB_statLED_Rx"/>
            <PORTMAP DIR="I" PHYSICAL="usr_SPI_ctrlSrc"/>
            <PORTMAP DIR="I" PHYSICAL="usr_SPI_go"/>
            <PORTMAP DIR="O" PHYSICAL="usr_SPI_active"/>
            <PORTMAP DIR="I" PHYSICAL="usr_SPI_rfsel"/>
            <PORTMAP DIR="I" PHYSICAL="usr_SPI_regaddr"/>
            <PORTMAP DIR="I" PHYSICAL="usr_SPI_regdata"/>
            <PORTMAP DIR="O" PHYSICAL="usr_any_PHYStart"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFC_statLED_Tx"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFC_statLED_Rx"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFD_statLED_Tx"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFD_statLED_Rx"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="4" NAME="User_Ports_RFA" TYPE="W3_RADIOCONTROLLER_V3">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="usr_RFA_RxHP"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFA_RxGainRF"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFA_RxGainBB"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFA_TxEn"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFA_RxEn"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFA_SHDN"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFA_TxGain"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFA_PHYStart"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="1" NAME="HW_Ports_RFB" TYPE="W3_RADIOCONTROLLER_V3">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="RFB_TxEn"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_RxEn"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_RxHP"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_SHDN"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_SPI_SCLK"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_SPI_MOSI"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_SPI_CSn"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_B"/>
            <PORTMAP DIR="I" PHYSICAL="RFB_LD"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_PAEn_24"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_PAEn_5"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_AntSw"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="5" NAME="User_Ports_RFB" TYPE="W3_RADIOCONTROLLER_V3">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="usr_RFB_RxHP"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFB_RxGainRF"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFB_RxGainBB"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFB_TxEn"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFB_RxEn"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFB_SHDN"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFB_TxGain"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFB_PHYStart"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="2" NAME="HW_Ports_RFC" TYPE="W3_RADIOCONTROLLER_V3">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="RFC_TxEn"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_RxEn"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_RxHP"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_SHDN"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_SPI_SCLK"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_SPI_MOSI"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_SPI_CSn"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_B"/>
            <PORTMAP DIR="I" PHYSICAL="RFC_LD"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_PAEn_24"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_PAEn_5"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_AntSw"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="3" NAME="HW_Ports_RFD" TYPE="W3_RADIOCONTROLLER_V3">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="RFD_TxEn"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_RxEn"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_RxHP"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_SHDN"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_SPI_SCLK"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_SPI_MOSI"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_SPI_CSn"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_B"/>
            <PORTMAP DIR="I" PHYSICAL="RFD_LD"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_PAEn_24"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_PAEn_5"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_AntSw"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="6" NAME="User_Ports_RFC" TYPE="W3_RADIOCONTROLLER_V3">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="usr_RFC_TxEn"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFC_RxEn"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFC_RxHP"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFC_SHDN"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFC_RxGainRF"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFC_RxGainBB"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFC_TxGain"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFC_PHYStart"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="7" NAME="User_Ports_RFD" TYPE="W3_RADIOCONTROLLER_V3">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="usr_RFD_TxEn"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFD_RxEn"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFD_RxHP"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFD_SHDN"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFD_RxGainRF"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFD_RxGainBB"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFD_TxGain"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFD_PHYStart"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="540016640" BASENAME="C_BASEADDR" BASEVALUE="0x20300000" HIGHDECIMAL="540082175" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2030FFFF" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.03.a" INSTANCE="rfa_iq_rx_buffer_ctrl" IPTYPE="PERIPHERAL" MHS_INDEX="10" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl">
      <DESCRIPTION TYPE="SHORT">AXI BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Attaches BRAM to the AXI</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v1_03_a;d=ds777_axi_bram_ctrl.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="1" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4">
          <DESCRIPTION>AXI4 Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="C_S_AXI_BASEADDR" TYPE="std_logic_vector" VALUE="0x41000000">
          <DESCRIPTION>AXI Slave IP Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="3" NAME="C_S_AXI_HIGHADDR" TYPE="std_logic_vector" VALUE="0x4101FFFF">
          <DESCRIPTION>AXI Slave IP High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Slave IP Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="5" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>AXI Slave IP Data Width or BRAM Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_S_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="6">
          <DESCRIPTION>AXI Slave IP ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Slave AXI Supports Narrow Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="8" NAME="C_SINGLE_PORT_BRAM" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Slave Single Port BRAM</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="9" NAME="C_INTERCONNECT_S_AXI_AR_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Read Address Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="10" NAME="C_INTERCONNECT_S_AXI_AW_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Address Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="11" NAME="C_INTERCONNECT_S_AXI_B_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Back Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="12" NAME="C_INTERCONNECT_S_AXI_R_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Read Data Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="13" NAME="C_INTERCONNECT_S_AXI_W_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Data Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Inteconnect Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_INTERCONNECT_S_AXI_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Inteconnect Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI4-Lite Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI4-Lite Slave IP Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="18" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI4-Lite Slave Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_S_AXI_CTRL_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>AXI4-Lite Slave IP Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_S_AXI_CTRL_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>AXI4-Lite Slave IP High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="21" NAME="C_INTERCONNECT_S_AXI_CTRL_SUPPORTS_READ" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Control Read Support</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="22" NAME="C_INTERCONNECT_S_AXI_CTRL_SUPPORTS_WRITE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Control Write Support</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="23" NAME="C_ECC" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable ECC Functionality</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_FAULT_INJECT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable AXI4-Lite ECC Fault Injection Registers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="25" NAME="C_ECC_ONOFF_RESET_VALUE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Set ECC On/Off Reset Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="26" NAME="C_ECC_TAG" TYPE="STRING" VALUE="ECCHSIAO"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="axi2axi_connector_1.M_AXI"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI:S_AXI_CTRL" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="2" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="0" NAME="ECC_Interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="1" NAME="ECC_UE" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI:S_AXI_CTRL" DEF_SIGNAME="axi_interconnect_buffers_M_ARESETN" DIR="I" MPD_INDEX="3" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_buffers_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="4" MSB="5" NAME="S_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="6" MSB="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWLEN" VECFORMULA="[7 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="7" MSB="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWSIZE" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="8" MSB="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWBURST" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWLOCK" DIR="I" MPD_INDEX="9" NAME="S_AXI_AWLOCK" SIGNAME="axi_interconnect_buffers_M_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="10" MSB="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWCACHE" VECFORMULA="[3 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="11" MSB="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWPROT" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWVALID" DIR="I" MPD_INDEX="12" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_buffers_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWREADY" DIR="O" MPD_INDEX="13" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_buffers_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="14" MSB="127" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="15" MSB="15" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH / 8) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WLAST" DIR="I" MPD_INDEX="16" NAME="S_AXI_WLAST" SIGNAME="axi_interconnect_buffers_M_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WVALID" DIR="I" MPD_INDEX="17" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_buffers_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WREADY" DIR="O" MPD_INDEX="18" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_buffers_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="19" MSB="5" NAME="S_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_BID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="20" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_BRESP" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BVALID" DIR="O" MPD_INDEX="21" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_buffers_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BREADY" DIR="I" MPD_INDEX="22" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_buffers_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="23" MSB="5" NAME="S_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="25" MSB="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARLEN" VECFORMULA="[7 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="26" MSB="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARSIZE" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="27" MSB="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARBURST" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARLOCK" DIR="I" MPD_INDEX="28" NAME="S_AXI_ARLOCK" SIGNAME="axi_interconnect_buffers_M_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="29" MSB="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARCACHE" VECFORMULA="[3 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="30" MSB="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARPROT" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARVALID" DIR="I" MPD_INDEX="31" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_buffers_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARREADY" DIR="O" MPD_INDEX="32" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_buffers_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="33" MSB="5" NAME="S_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="34" MSB="127" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="35" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RRESP" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RVALID" DIR="O" MPD_INDEX="36" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_buffers_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RREADY" DIR="I" MPD_INDEX="37" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_buffers_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RLAST" DIR="O" MPD_INDEX="38" NAME="S_AXI_RLAST" SIGNAME="axi_interconnect_buffers_M_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="39" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="40" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="41" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_ADDR_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="42" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="43" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="44" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_DATA_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="45" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="46" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="47" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="48" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="49" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="50" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_ADDR_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="51" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="52" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="53" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_DATA_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="54" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Rst" DIR="O" MPD_INDEX="55" NAME="BRAM_Rst_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_iq_rx_buffer" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Clk" DIR="O" MPD_INDEX="56" NAME="BRAM_Clk_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_iq_rx_buffer" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_En" DIR="O" MPD_INDEX="57" NAME="BRAM_En_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_En">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_iq_rx_buffer" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_WEN" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="58" MSB="15" NAME="BRAM_WE_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_WEN" VECFORMULA="[(C_S_AXI_DATA_WIDTH/8 + C_ECC*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_iq_rx_buffer" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Addr" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="59" MSB="31" NAME="BRAM_Addr_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Addr" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_iq_rx_buffer" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Dout" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="60" MSB="127" NAME="BRAM_WrData_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Dout" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_iq_rx_buffer" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Din" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="61" MSB="127" NAME="BRAM_RdData_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Din" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_iq_rx_buffer" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="62" NAME="BRAM_Rst_B" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="63" NAME="BRAM_Clk_B" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="64" NAME="BRAM_En_B" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="65" MSB="15" NAME="BRAM_WE_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH/8 + C_ECC*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="66" MSB="31" NAME="BRAM_Addr_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="67" MSB="127" NAME="BRAM_WrData_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="68" MSB="127" NAME="BRAM_RdData_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_buffers" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RLAST"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI" INSTANCE="axi2axi_connector_1"/>
          </MASTERS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="1" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA_0" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_En_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WE_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WrData_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_RdData_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_VALID="FALSE" MPD_INDEX="3" NAME="BRAM_PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_En_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WE_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WrData_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_RdData_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1090519040" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x41000000" HIGHDECIMAL="1090650111" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4101FFFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" MINSIZE="0x1000" SIZE="131072" SIZEABRV="128K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xffffffff" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x400" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="rfa_iq_rx_buffer" IPTYPE="PERIPHERAL" MHS_INDEX="11" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_MEMSIZE" TYPE="integer" VALUE="0x20000">
          <DESCRIPTION>Size of BRAM(s) in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_PORT_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>Data Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_PORT_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Address Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_NUM_WE" TYPE="integer" VALUE="16">
          <DESCRIPTION>Number of Byte Write Enables</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_FAMILY" TYPE="string" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="PORTB" CLKFREQUENCY="40000000" DEF_SIGNAME="BRAM_Clk" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="8" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Rst" DIR="I" MPD_INDEX="0" NAME="BRAM_Rst_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Clk" DIR="I" MPD_INDEX="1" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_EN" DIR="I" MPD_INDEX="2" NAME="BRAM_EN_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="BRAM_En_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="3" MSB="0" NAME="BRAM_WEN_A" RIGHT="15" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="BRAM_WE_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="5" MSB="0" NAME="BRAM_Din_A" RIGHT="127" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="BRAM_RdData_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="6" MSB="0" NAME="BRAM_Dout_A" RIGHT="127" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_0_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="BRAM_WrData_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_Rst" DIR="I" MPD_INDEX="7" NAME="BRAM_Rst_B" SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFA_RX_PORTB]" INSTANCE="warplab_buffers" PORT="rfa_iq_rx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_EN" DIR="I" MPD_INDEX="9" NAME="BRAM_EN_B" SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFA_RX_PORTB]" INSTANCE="warplab_buffers" PORT="rfa_iq_rx_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="10" MSB="0" NAME="BRAM_WEN_B" RIGHT="15" SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFA_RX_PORTB]" INSTANCE="warplab_buffers" PORT="rfa_iq_rx_wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="BRAM_Addr_B" RIGHT="31" SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFA_RX_PORTB]" INSTANCE="warplab_buffers" PORT="rfa_iq_rx_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="12" MSB="0" NAME="BRAM_Din_B" RIGHT="127" SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFA_RX_PORTB]" INSTANCE="warplab_buffers" PORT="rfa_iq_rx_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="13" MSB="0" NAME="BRAM_Dout_B" RIGHT="127" SIGNAME="w3_warplab_buffers_RFA_RX_PORTB_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFA_RX_PORTB]" INSTANCE="warplab_buffers" PORT="rfa_iq_rx_dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="w3_warplab_buffers_RFA_RX_PORTB" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA_0" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.03.a" INSTANCE="rfa_rssi_buffer_ctrl" IPTYPE="PERIPHERAL" MHS_INDEX="12" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl">
      <DESCRIPTION TYPE="SHORT">AXI BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Attaches BRAM to the AXI</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v1_03_a;d=ds777_axi_bram_ctrl.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="1" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4">
          <DESCRIPTION>AXI4 Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="C_S_AXI_BASEADDR" TYPE="std_logic_vector" VALUE="0x41020000">
          <DESCRIPTION>AXI Slave IP Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="3" NAME="C_S_AXI_HIGHADDR" TYPE="std_logic_vector" VALUE="0x41023FFF">
          <DESCRIPTION>AXI Slave IP High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Slave IP Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="5" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>AXI Slave IP Data Width or BRAM Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_S_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="6">
          <DESCRIPTION>AXI Slave IP ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Slave AXI Supports Narrow Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="8" NAME="C_SINGLE_PORT_BRAM" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Slave Single Port BRAM</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="9" NAME="C_INTERCONNECT_S_AXI_AR_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Read Address Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="10" NAME="C_INTERCONNECT_S_AXI_AW_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Address Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="11" NAME="C_INTERCONNECT_S_AXI_B_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Back Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="12" NAME="C_INTERCONNECT_S_AXI_R_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Read Data Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="13" NAME="C_INTERCONNECT_S_AXI_W_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Data Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Inteconnect Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_INTERCONNECT_S_AXI_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Inteconnect Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI4-Lite Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI4-Lite Slave IP Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="18" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI4-Lite Slave Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_S_AXI_CTRL_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>AXI4-Lite Slave IP Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_S_AXI_CTRL_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>AXI4-Lite Slave IP High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="21" NAME="C_INTERCONNECT_S_AXI_CTRL_SUPPORTS_READ" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Control Read Support</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="22" NAME="C_INTERCONNECT_S_AXI_CTRL_SUPPORTS_WRITE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Control Write Support</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="23" NAME="C_ECC" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable ECC Functionality</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_FAULT_INJECT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable AXI4-Lite ECC Fault Injection Registers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="25" NAME="C_ECC_ONOFF_RESET_VALUE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Set ECC On/Off Reset Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="26" NAME="C_ECC_TAG" TYPE="STRING" VALUE="ECCHSIAO"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="axi2axi_connector_1.M_AXI"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI:S_AXI_CTRL" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="2" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="0" NAME="ECC_Interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="1" NAME="ECC_UE" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI:S_AXI_CTRL" DEF_SIGNAME="axi_interconnect_buffers_M_ARESETN" DIR="I" MPD_INDEX="3" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_buffers_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="4" MSB="5" NAME="S_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="6" MSB="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWLEN" VECFORMULA="[7 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="7" MSB="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWSIZE" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="8" MSB="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWBURST" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWLOCK" DIR="I" MPD_INDEX="9" NAME="S_AXI_AWLOCK" SIGNAME="axi_interconnect_buffers_M_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="10" MSB="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWCACHE" VECFORMULA="[3 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="11" MSB="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWPROT" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWVALID" DIR="I" MPD_INDEX="12" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_buffers_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWREADY" DIR="O" MPD_INDEX="13" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_buffers_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="14" MSB="127" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="15" MSB="15" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH / 8) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WLAST" DIR="I" MPD_INDEX="16" NAME="S_AXI_WLAST" SIGNAME="axi_interconnect_buffers_M_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WVALID" DIR="I" MPD_INDEX="17" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_buffers_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WREADY" DIR="O" MPD_INDEX="18" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_buffers_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="19" MSB="5" NAME="S_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_BID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="20" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_BRESP" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BVALID" DIR="O" MPD_INDEX="21" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_buffers_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BREADY" DIR="I" MPD_INDEX="22" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_buffers_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="23" MSB="5" NAME="S_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="25" MSB="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARLEN" VECFORMULA="[7 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="26" MSB="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARSIZE" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="27" MSB="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARBURST" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARLOCK" DIR="I" MPD_INDEX="28" NAME="S_AXI_ARLOCK" SIGNAME="axi_interconnect_buffers_M_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="29" MSB="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARCACHE" VECFORMULA="[3 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="30" MSB="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARPROT" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARVALID" DIR="I" MPD_INDEX="31" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_buffers_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARREADY" DIR="O" MPD_INDEX="32" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_buffers_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="33" MSB="5" NAME="S_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="34" MSB="127" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="35" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RRESP" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RVALID" DIR="O" MPD_INDEX="36" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_buffers_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RREADY" DIR="I" MPD_INDEX="37" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_buffers_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RLAST" DIR="O" MPD_INDEX="38" NAME="S_AXI_RLAST" SIGNAME="axi_interconnect_buffers_M_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="39" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="40" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="41" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_ADDR_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="42" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="43" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="44" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_DATA_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="45" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="46" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="47" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="48" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="49" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="50" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_ADDR_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="51" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="52" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="53" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_DATA_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="54" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Rst" DIR="O" MPD_INDEX="55" NAME="BRAM_Rst_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_rssi_buffer" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Clk" DIR="O" MPD_INDEX="56" NAME="BRAM_Clk_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_rssi_buffer" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_En" DIR="O" MPD_INDEX="57" NAME="BRAM_En_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_En">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_rssi_buffer" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_WEN" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="58" MSB="15" NAME="BRAM_WE_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_WEN" VECFORMULA="[(C_S_AXI_DATA_WIDTH/8 + C_ECC*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_rssi_buffer" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Addr" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="59" MSB="31" NAME="BRAM_Addr_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Addr" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_rssi_buffer" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Dout" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="60" MSB="127" NAME="BRAM_WrData_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Dout" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_rssi_buffer" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Din" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="61" MSB="127" NAME="BRAM_RdData_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Din" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_rssi_buffer" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="62" NAME="BRAM_Rst_B" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="63" NAME="BRAM_Clk_B" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="64" NAME="BRAM_En_B" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="65" MSB="15" NAME="BRAM_WE_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH/8 + C_ECC*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="66" MSB="31" NAME="BRAM_Addr_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="67" MSB="127" NAME="BRAM_WrData_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="68" MSB="127" NAME="BRAM_RdData_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_buffers" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RLAST"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI" INSTANCE="axi2axi_connector_1"/>
          </MASTERS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="1" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA_1" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_En_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WE_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WrData_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_RdData_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_VALID="FALSE" MPD_INDEX="3" NAME="BRAM_PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_En_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WE_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WrData_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_RdData_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1090650112" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x41020000" HIGHDECIMAL="1090666495" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x41023FFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" MINSIZE="0x1000" SIZE="16384" SIZEABRV="16K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xffffffff" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x400" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="rfa_rssi_buffer" IPTYPE="PERIPHERAL" MHS_INDEX="13" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_MEMSIZE" TYPE="integer" VALUE="0x4000">
          <DESCRIPTION>Size of BRAM(s) in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_PORT_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>Data Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_PORT_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Address Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_NUM_WE" TYPE="integer" VALUE="16">
          <DESCRIPTION>Number of Byte Write Enables</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_FAMILY" TYPE="string" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="PORTB" CLKFREQUENCY="40000000" DEF_SIGNAME="BRAM_Clk" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="8" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Rst" DIR="I" MPD_INDEX="0" NAME="BRAM_Rst_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Clk" DIR="I" MPD_INDEX="1" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_EN" DIR="I" MPD_INDEX="2" NAME="BRAM_EN_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="BRAM_En_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="3" MSB="0" NAME="BRAM_WEN_A" RIGHT="15" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="BRAM_WE_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="5" MSB="0" NAME="BRAM_Din_A" RIGHT="127" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="BRAM_RdData_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="6" MSB="0" NAME="BRAM_Dout_A" RIGHT="127" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_1_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="BRAM_WrData_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_Rst" DIR="I" MPD_INDEX="7" NAME="BRAM_Rst_B" SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFA_RSSI_PORTB]" INSTANCE="warplab_buffers" PORT="rfa_rssi_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_EN" DIR="I" MPD_INDEX="9" NAME="BRAM_EN_B" SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFA_RSSI_PORTB]" INSTANCE="warplab_buffers" PORT="rfa_rssi_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="10" MSB="0" NAME="BRAM_WEN_B" RIGHT="15" SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFA_RSSI_PORTB]" INSTANCE="warplab_buffers" PORT="rfa_rssi_wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="BRAM_Addr_B" RIGHT="31" SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFA_RSSI_PORTB]" INSTANCE="warplab_buffers" PORT="rfa_rssi_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="12" MSB="0" NAME="BRAM_Din_B" RIGHT="127" SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFA_RSSI_PORTB]" INSTANCE="warplab_buffers" PORT="rfa_rssi_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="13" MSB="0" NAME="BRAM_Dout_B" RIGHT="127" SIGNAME="w3_warplab_buffers_RFA_RSSI_PORTB_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFA_RSSI_PORTB]" INSTANCE="warplab_buffers" PORT="rfa_rssi_dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="w3_warplab_buffers_RFA_RSSI_PORTB" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA_1" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.03.a" INSTANCE="rfa_iq_tx_buffer_ctrl" IPTYPE="PERIPHERAL" MHS_INDEX="14" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl">
      <DESCRIPTION TYPE="SHORT">AXI BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Attaches BRAM to the AXI</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v1_03_a;d=ds777_axi_bram_ctrl.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="1" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4">
          <DESCRIPTION>AXI4 Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="C_S_AXI_BASEADDR" TYPE="std_logic_vector" VALUE="0x41040000">
          <DESCRIPTION>AXI Slave IP Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="3" NAME="C_S_AXI_HIGHADDR" TYPE="std_logic_vector" VALUE="0x4105FFFF">
          <DESCRIPTION>AXI Slave IP High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Slave IP Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="5" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>AXI Slave IP Data Width or BRAM Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_S_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="6">
          <DESCRIPTION>AXI Slave IP ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Slave AXI Supports Narrow Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="8" NAME="C_SINGLE_PORT_BRAM" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Slave Single Port BRAM</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="9" NAME="C_INTERCONNECT_S_AXI_AR_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Read Address Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="10" NAME="C_INTERCONNECT_S_AXI_AW_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Address Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="11" NAME="C_INTERCONNECT_S_AXI_B_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Back Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="12" NAME="C_INTERCONNECT_S_AXI_R_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Read Data Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="13" NAME="C_INTERCONNECT_S_AXI_W_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Data Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Inteconnect Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_INTERCONNECT_S_AXI_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Inteconnect Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI4-Lite Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI4-Lite Slave IP Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="18" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI4-Lite Slave Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_S_AXI_CTRL_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>AXI4-Lite Slave IP Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_S_AXI_CTRL_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>AXI4-Lite Slave IP High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="21" NAME="C_INTERCONNECT_S_AXI_CTRL_SUPPORTS_READ" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Control Read Support</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="22" NAME="C_INTERCONNECT_S_AXI_CTRL_SUPPORTS_WRITE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Control Write Support</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="23" NAME="C_ECC" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable ECC Functionality</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_FAULT_INJECT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable AXI4-Lite ECC Fault Injection Registers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="25" NAME="C_ECC_ONOFF_RESET_VALUE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Set ECC On/Off Reset Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="26" NAME="C_ECC_TAG" TYPE="STRING" VALUE="ECCHSIAO"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="axi2axi_connector_1.M_AXI"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI:S_AXI_CTRL" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="2" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="0" NAME="ECC_Interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="1" NAME="ECC_UE" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI:S_AXI_CTRL" DEF_SIGNAME="axi_interconnect_buffers_M_ARESETN" DIR="I" MPD_INDEX="3" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_buffers_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="4" MSB="5" NAME="S_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="6" MSB="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWLEN" VECFORMULA="[7 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="7" MSB="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWSIZE" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="8" MSB="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWBURST" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWLOCK" DIR="I" MPD_INDEX="9" NAME="S_AXI_AWLOCK" SIGNAME="axi_interconnect_buffers_M_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="10" MSB="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWCACHE" VECFORMULA="[3 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="11" MSB="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWPROT" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWVALID" DIR="I" MPD_INDEX="12" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_buffers_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWREADY" DIR="O" MPD_INDEX="13" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_buffers_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="14" MSB="127" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="15" MSB="15" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH / 8) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WLAST" DIR="I" MPD_INDEX="16" NAME="S_AXI_WLAST" SIGNAME="axi_interconnect_buffers_M_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WVALID" DIR="I" MPD_INDEX="17" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_buffers_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WREADY" DIR="O" MPD_INDEX="18" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_buffers_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="19" MSB="5" NAME="S_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_BID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="20" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_BRESP" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BVALID" DIR="O" MPD_INDEX="21" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_buffers_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BREADY" DIR="I" MPD_INDEX="22" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_buffers_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="23" MSB="5" NAME="S_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="25" MSB="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARLEN" VECFORMULA="[7 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="26" MSB="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARSIZE" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="27" MSB="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARBURST" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARLOCK" DIR="I" MPD_INDEX="28" NAME="S_AXI_ARLOCK" SIGNAME="axi_interconnect_buffers_M_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="29" MSB="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARCACHE" VECFORMULA="[3 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="30" MSB="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARPROT" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARVALID" DIR="I" MPD_INDEX="31" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_buffers_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARREADY" DIR="O" MPD_INDEX="32" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_buffers_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="33" MSB="5" NAME="S_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="34" MSB="127" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="35" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RRESP" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RVALID" DIR="O" MPD_INDEX="36" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_buffers_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RREADY" DIR="I" MPD_INDEX="37" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_buffers_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RLAST" DIR="O" MPD_INDEX="38" NAME="S_AXI_RLAST" SIGNAME="axi_interconnect_buffers_M_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="39" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="40" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="41" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_ADDR_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="42" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="43" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="44" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_DATA_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="45" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="46" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="47" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="48" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="49" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="50" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_ADDR_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="51" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="52" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="53" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_DATA_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="54" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Rst" DIR="O" MPD_INDEX="55" NAME="BRAM_Rst_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_iq_tx_buffer" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Clk" DIR="O" MPD_INDEX="56" NAME="BRAM_Clk_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_iq_tx_buffer" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_En" DIR="O" MPD_INDEX="57" NAME="BRAM_En_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_En">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_iq_tx_buffer" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_WEN" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="58" MSB="15" NAME="BRAM_WE_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_WEN" VECFORMULA="[(C_S_AXI_DATA_WIDTH/8 + C_ECC*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_iq_tx_buffer" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Addr" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="59" MSB="31" NAME="BRAM_Addr_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Addr" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_iq_tx_buffer" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Dout" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="60" MSB="127" NAME="BRAM_WrData_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Dout" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_iq_tx_buffer" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Din" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="61" MSB="127" NAME="BRAM_RdData_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Din" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfa_iq_tx_buffer" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="62" NAME="BRAM_Rst_B" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="63" NAME="BRAM_Clk_B" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="64" NAME="BRAM_En_B" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="65" MSB="15" NAME="BRAM_WE_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH/8 + C_ECC*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="66" MSB="31" NAME="BRAM_Addr_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="67" MSB="127" NAME="BRAM_WrData_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="68" MSB="127" NAME="BRAM_RdData_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_buffers" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RLAST"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI" INSTANCE="axi2axi_connector_1"/>
          </MASTERS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="1" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA_2" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_En_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WE_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WrData_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_RdData_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_VALID="FALSE" MPD_INDEX="3" NAME="BRAM_PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_En_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WE_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WrData_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_RdData_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1090781184" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x41040000" HIGHDECIMAL="1090912255" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4105FFFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" MINSIZE="0x1000" SIZE="131072" SIZEABRV="128K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xffffffff" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x400" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="rfa_iq_tx_buffer" IPTYPE="PERIPHERAL" MHS_INDEX="15" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_MEMSIZE" TYPE="integer" VALUE="0x20000">
          <DESCRIPTION>Size of BRAM(s) in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_PORT_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>Data Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_PORT_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Address Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_NUM_WE" TYPE="integer" VALUE="16">
          <DESCRIPTION>Number of Byte Write Enables</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_FAMILY" TYPE="string" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="PORTB" CLKFREQUENCY="40000000" DEF_SIGNAME="BRAM_Clk" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="8" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Rst" DIR="I" MPD_INDEX="0" NAME="BRAM_Rst_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Clk" DIR="I" MPD_INDEX="1" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_EN" DIR="I" MPD_INDEX="2" NAME="BRAM_EN_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="BRAM_En_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="3" MSB="0" NAME="BRAM_WEN_A" RIGHT="15" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="BRAM_WE_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="5" MSB="0" NAME="BRAM_Din_A" RIGHT="127" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="BRAM_RdData_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="6" MSB="0" NAME="BRAM_Dout_A" RIGHT="127" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_2_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="BRAM_WrData_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_Rst" DIR="I" MPD_INDEX="7" NAME="BRAM_Rst_B" SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFA_TX_PORTB]" INSTANCE="warplab_buffers" PORT="rfa_iq_tx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_EN" DIR="I" MPD_INDEX="9" NAME="BRAM_EN_B" SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFA_TX_PORTB]" INSTANCE="warplab_buffers" PORT="rfa_iq_tx_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="10" MSB="0" NAME="BRAM_WEN_B" RIGHT="15" SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFA_TX_PORTB]" INSTANCE="warplab_buffers" PORT="rfa_iq_tx_wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="BRAM_Addr_B" RIGHT="31" SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFA_TX_PORTB]" INSTANCE="warplab_buffers" PORT="rfa_iq_tx_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="12" MSB="0" NAME="BRAM_Din_B" RIGHT="127" SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFA_TX_PORTB]" INSTANCE="warplab_buffers" PORT="rfa_iq_tx_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="13" MSB="0" NAME="BRAM_Dout_B" RIGHT="127" SIGNAME="w3_warplab_buffers_RFA_TX_PORTB_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFA_TX_PORTB]" INSTANCE="warplab_buffers" PORT="rfa_iq_tx_dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="w3_warplab_buffers_RFA_TX_PORTB" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA_2" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.03.a" INSTANCE="rfb_iq_rx_buffer_ctrl" IPTYPE="PERIPHERAL" MHS_INDEX="16" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl">
      <DESCRIPTION TYPE="SHORT">AXI BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Attaches BRAM to the AXI</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v1_03_a;d=ds777_axi_bram_ctrl.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="1" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4">
          <DESCRIPTION>AXI4 Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="C_S_AXI_BASEADDR" TYPE="std_logic_vector" VALUE="0x41080000">
          <DESCRIPTION>AXI Slave IP Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="3" NAME="C_S_AXI_HIGHADDR" TYPE="std_logic_vector" VALUE="0x4109FFFF">
          <DESCRIPTION>AXI Slave IP High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Slave IP Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="5" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>AXI Slave IP Data Width or BRAM Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_S_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="6">
          <DESCRIPTION>AXI Slave IP ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Slave AXI Supports Narrow Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="8" NAME="C_SINGLE_PORT_BRAM" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Slave Single Port BRAM</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="9" NAME="C_INTERCONNECT_S_AXI_AR_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Read Address Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="10" NAME="C_INTERCONNECT_S_AXI_AW_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Address Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="11" NAME="C_INTERCONNECT_S_AXI_B_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Back Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="12" NAME="C_INTERCONNECT_S_AXI_R_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Read Data Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="13" NAME="C_INTERCONNECT_S_AXI_W_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Data Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Inteconnect Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_INTERCONNECT_S_AXI_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Inteconnect Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI4-Lite Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI4-Lite Slave IP Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="18" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI4-Lite Slave Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_S_AXI_CTRL_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>AXI4-Lite Slave IP Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_S_AXI_CTRL_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>AXI4-Lite Slave IP High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="21" NAME="C_INTERCONNECT_S_AXI_CTRL_SUPPORTS_READ" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Control Read Support</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="22" NAME="C_INTERCONNECT_S_AXI_CTRL_SUPPORTS_WRITE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Control Write Support</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="23" NAME="C_ECC" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable ECC Functionality</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_FAULT_INJECT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable AXI4-Lite ECC Fault Injection Registers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="25" NAME="C_ECC_ONOFF_RESET_VALUE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Set ECC On/Off Reset Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="26" NAME="C_ECC_TAG" TYPE="STRING" VALUE="ECCHSIAO"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="axi2axi_connector_1.M_AXI"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI:S_AXI_CTRL" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="2" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="0" NAME="ECC_Interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="1" NAME="ECC_UE" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI:S_AXI_CTRL" DEF_SIGNAME="axi_interconnect_buffers_M_ARESETN" DIR="I" MPD_INDEX="3" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_buffers_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="4" MSB="5" NAME="S_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="6" MSB="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWLEN" VECFORMULA="[7 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="7" MSB="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWSIZE" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="8" MSB="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWBURST" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWLOCK" DIR="I" MPD_INDEX="9" NAME="S_AXI_AWLOCK" SIGNAME="axi_interconnect_buffers_M_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="10" MSB="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWCACHE" VECFORMULA="[3 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="11" MSB="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWPROT" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWVALID" DIR="I" MPD_INDEX="12" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_buffers_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWREADY" DIR="O" MPD_INDEX="13" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_buffers_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="14" MSB="127" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="15" MSB="15" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH / 8) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WLAST" DIR="I" MPD_INDEX="16" NAME="S_AXI_WLAST" SIGNAME="axi_interconnect_buffers_M_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WVALID" DIR="I" MPD_INDEX="17" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_buffers_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WREADY" DIR="O" MPD_INDEX="18" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_buffers_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="19" MSB="5" NAME="S_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_BID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="20" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_BRESP" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BVALID" DIR="O" MPD_INDEX="21" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_buffers_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BREADY" DIR="I" MPD_INDEX="22" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_buffers_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="23" MSB="5" NAME="S_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="25" MSB="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARLEN" VECFORMULA="[7 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="26" MSB="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARSIZE" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="27" MSB="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARBURST" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARLOCK" DIR="I" MPD_INDEX="28" NAME="S_AXI_ARLOCK" SIGNAME="axi_interconnect_buffers_M_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="29" MSB="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARCACHE" VECFORMULA="[3 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="30" MSB="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARPROT" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARVALID" DIR="I" MPD_INDEX="31" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_buffers_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARREADY" DIR="O" MPD_INDEX="32" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_buffers_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="33" MSB="5" NAME="S_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="34" MSB="127" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="35" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RRESP" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RVALID" DIR="O" MPD_INDEX="36" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_buffers_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RREADY" DIR="I" MPD_INDEX="37" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_buffers_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RLAST" DIR="O" MPD_INDEX="38" NAME="S_AXI_RLAST" SIGNAME="axi_interconnect_buffers_M_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="39" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="40" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="41" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_ADDR_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="42" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="43" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="44" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_DATA_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="45" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="46" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="47" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="48" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="49" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="50" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_ADDR_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="51" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="52" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="53" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_DATA_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="54" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Rst" DIR="O" MPD_INDEX="55" NAME="BRAM_Rst_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_iq_rx_buffer" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Clk" DIR="O" MPD_INDEX="56" NAME="BRAM_Clk_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_iq_rx_buffer" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_En" DIR="O" MPD_INDEX="57" NAME="BRAM_En_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_En">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_iq_rx_buffer" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_WEN" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="58" MSB="15" NAME="BRAM_WE_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_WEN" VECFORMULA="[(C_S_AXI_DATA_WIDTH/8 + C_ECC*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_iq_rx_buffer" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Addr" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="59" MSB="31" NAME="BRAM_Addr_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Addr" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_iq_rx_buffer" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Dout" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="60" MSB="127" NAME="BRAM_WrData_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Dout" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_iq_rx_buffer" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Din" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="61" MSB="127" NAME="BRAM_RdData_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Din" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_iq_rx_buffer" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="62" NAME="BRAM_Rst_B" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="63" NAME="BRAM_Clk_B" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="64" NAME="BRAM_En_B" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="65" MSB="15" NAME="BRAM_WE_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH/8 + C_ECC*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="66" MSB="31" NAME="BRAM_Addr_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="67" MSB="127" NAME="BRAM_WrData_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="68" MSB="127" NAME="BRAM_RdData_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_buffers" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RLAST"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI" INSTANCE="axi2axi_connector_1"/>
          </MASTERS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="1" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA_3" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_En_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WE_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WrData_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_RdData_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_VALID="FALSE" MPD_INDEX="3" NAME="BRAM_PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_En_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WE_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WrData_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_RdData_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1091043328" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x41080000" HIGHDECIMAL="1091174399" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4109FFFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" MINSIZE="0x1000" SIZE="131072" SIZEABRV="128K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xffffffff" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x400" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="rfb_iq_rx_buffer" IPTYPE="PERIPHERAL" MHS_INDEX="17" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_MEMSIZE" TYPE="integer" VALUE="0x20000">
          <DESCRIPTION>Size of BRAM(s) in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_PORT_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>Data Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_PORT_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Address Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_NUM_WE" TYPE="integer" VALUE="16">
          <DESCRIPTION>Number of Byte Write Enables</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_FAMILY" TYPE="string" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="PORTB" CLKFREQUENCY="40000000" DEF_SIGNAME="BRAM_Clk" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="8" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Rst" DIR="I" MPD_INDEX="0" NAME="BRAM_Rst_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Clk" DIR="I" MPD_INDEX="1" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_EN" DIR="I" MPD_INDEX="2" NAME="BRAM_EN_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="BRAM_En_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="3" MSB="0" NAME="BRAM_WEN_A" RIGHT="15" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="BRAM_WE_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="5" MSB="0" NAME="BRAM_Din_A" RIGHT="127" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="BRAM_RdData_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="6" MSB="0" NAME="BRAM_Dout_A" RIGHT="127" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_3_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="BRAM_WrData_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_Rst" DIR="I" MPD_INDEX="7" NAME="BRAM_Rst_B" SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFB_RX_PORTB]" INSTANCE="warplab_buffers" PORT="rfb_iq_rx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_EN" DIR="I" MPD_INDEX="9" NAME="BRAM_EN_B" SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFB_RX_PORTB]" INSTANCE="warplab_buffers" PORT="rfb_iq_rx_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="10" MSB="0" NAME="BRAM_WEN_B" RIGHT="15" SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFB_RX_PORTB]" INSTANCE="warplab_buffers" PORT="rfb_iq_rx_wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="BRAM_Addr_B" RIGHT="31" SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFB_RX_PORTB]" INSTANCE="warplab_buffers" PORT="rfb_iq_rx_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="12" MSB="0" NAME="BRAM_Din_B" RIGHT="127" SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFB_RX_PORTB]" INSTANCE="warplab_buffers" PORT="rfb_iq_rx_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="13" MSB="0" NAME="BRAM_Dout_B" RIGHT="127" SIGNAME="w3_warplab_buffers_RFB_RX_PORTB_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFB_RX_PORTB]" INSTANCE="warplab_buffers" PORT="rfb_iq_rx_dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="w3_warplab_buffers_RFB_RX_PORTB" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA_3" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.03.a" INSTANCE="rfb_rssi_buffer_ctrl" IPTYPE="PERIPHERAL" MHS_INDEX="18" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl">
      <DESCRIPTION TYPE="SHORT">AXI BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Attaches BRAM to the AXI</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v1_03_a;d=ds777_axi_bram_ctrl.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="1" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4">
          <DESCRIPTION>AXI4 Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="C_S_AXI_BASEADDR" TYPE="std_logic_vector" VALUE="0x410A0000">
          <DESCRIPTION>AXI Slave IP Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="3" NAME="C_S_AXI_HIGHADDR" TYPE="std_logic_vector" VALUE="0x410A3FFF">
          <DESCRIPTION>AXI Slave IP High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Slave IP Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="5" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>AXI Slave IP Data Width or BRAM Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_S_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="6">
          <DESCRIPTION>AXI Slave IP ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Slave AXI Supports Narrow Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="8" NAME="C_SINGLE_PORT_BRAM" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Slave Single Port BRAM</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="9" NAME="C_INTERCONNECT_S_AXI_AR_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Read Address Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="10" NAME="C_INTERCONNECT_S_AXI_AW_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Address Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="11" NAME="C_INTERCONNECT_S_AXI_B_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Back Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="12" NAME="C_INTERCONNECT_S_AXI_R_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Read Data Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="13" NAME="C_INTERCONNECT_S_AXI_W_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Data Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Inteconnect Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_INTERCONNECT_S_AXI_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Inteconnect Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI4-Lite Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI4-Lite Slave IP Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="18" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI4-Lite Slave Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_S_AXI_CTRL_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>AXI4-Lite Slave IP Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_S_AXI_CTRL_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>AXI4-Lite Slave IP High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="21" NAME="C_INTERCONNECT_S_AXI_CTRL_SUPPORTS_READ" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Control Read Support</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="22" NAME="C_INTERCONNECT_S_AXI_CTRL_SUPPORTS_WRITE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Control Write Support</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="23" NAME="C_ECC" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable ECC Functionality</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_FAULT_INJECT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable AXI4-Lite ECC Fault Injection Registers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="25" NAME="C_ECC_ONOFF_RESET_VALUE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Set ECC On/Off Reset Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="26" NAME="C_ECC_TAG" TYPE="STRING" VALUE="ECCHSIAO"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="axi2axi_connector_1.M_AXI"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI:S_AXI_CTRL" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="2" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="0" NAME="ECC_Interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="1" NAME="ECC_UE" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI:S_AXI_CTRL" DEF_SIGNAME="axi_interconnect_buffers_M_ARESETN" DIR="I" MPD_INDEX="3" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_buffers_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="4" MSB="5" NAME="S_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="6" MSB="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWLEN" VECFORMULA="[7 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="7" MSB="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWSIZE" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="8" MSB="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWBURST" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWLOCK" DIR="I" MPD_INDEX="9" NAME="S_AXI_AWLOCK" SIGNAME="axi_interconnect_buffers_M_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="10" MSB="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWCACHE" VECFORMULA="[3 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="11" MSB="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWPROT" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWVALID" DIR="I" MPD_INDEX="12" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_buffers_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWREADY" DIR="O" MPD_INDEX="13" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_buffers_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="14" MSB="127" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="15" MSB="15" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH / 8) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WLAST" DIR="I" MPD_INDEX="16" NAME="S_AXI_WLAST" SIGNAME="axi_interconnect_buffers_M_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WVALID" DIR="I" MPD_INDEX="17" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_buffers_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WREADY" DIR="O" MPD_INDEX="18" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_buffers_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="19" MSB="5" NAME="S_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_BID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="20" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_BRESP" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BVALID" DIR="O" MPD_INDEX="21" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_buffers_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BREADY" DIR="I" MPD_INDEX="22" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_buffers_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="23" MSB="5" NAME="S_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="25" MSB="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARLEN" VECFORMULA="[7 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="26" MSB="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARSIZE" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="27" MSB="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARBURST" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARLOCK" DIR="I" MPD_INDEX="28" NAME="S_AXI_ARLOCK" SIGNAME="axi_interconnect_buffers_M_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="29" MSB="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARCACHE" VECFORMULA="[3 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="30" MSB="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARPROT" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARVALID" DIR="I" MPD_INDEX="31" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_buffers_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARREADY" DIR="O" MPD_INDEX="32" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_buffers_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="33" MSB="5" NAME="S_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="34" MSB="127" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="35" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RRESP" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RVALID" DIR="O" MPD_INDEX="36" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_buffers_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RREADY" DIR="I" MPD_INDEX="37" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_buffers_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RLAST" DIR="O" MPD_INDEX="38" NAME="S_AXI_RLAST" SIGNAME="axi_interconnect_buffers_M_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="39" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="40" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="41" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_ADDR_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="42" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="43" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="44" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_DATA_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="45" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="46" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="47" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="48" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="49" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="50" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_ADDR_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="51" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="52" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="53" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_DATA_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="54" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Rst" DIR="O" MPD_INDEX="55" NAME="BRAM_Rst_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_rssi_buffer" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Clk" DIR="O" MPD_INDEX="56" NAME="BRAM_Clk_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_rssi_buffer" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_En" DIR="O" MPD_INDEX="57" NAME="BRAM_En_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_En">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_rssi_buffer" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_WEN" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="58" MSB="15" NAME="BRAM_WE_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_WEN" VECFORMULA="[(C_S_AXI_DATA_WIDTH/8 + C_ECC*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_rssi_buffer" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Addr" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="59" MSB="31" NAME="BRAM_Addr_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Addr" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_rssi_buffer" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Dout" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="60" MSB="127" NAME="BRAM_WrData_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Dout" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_rssi_buffer" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Din" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="61" MSB="127" NAME="BRAM_RdData_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Din" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_rssi_buffer" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="62" NAME="BRAM_Rst_B" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="63" NAME="BRAM_Clk_B" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="64" NAME="BRAM_En_B" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="65" MSB="15" NAME="BRAM_WE_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH/8 + C_ECC*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="66" MSB="31" NAME="BRAM_Addr_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="67" MSB="127" NAME="BRAM_WrData_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="68" MSB="127" NAME="BRAM_RdData_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_buffers" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RLAST"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI" INSTANCE="axi2axi_connector_1"/>
          </MASTERS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="1" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA_4" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_En_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WE_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WrData_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_RdData_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_VALID="FALSE" MPD_INDEX="3" NAME="BRAM_PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_En_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WE_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WrData_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_RdData_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1091174400" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x410A0000" HIGHDECIMAL="1091190783" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x410A3FFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" MINSIZE="0x1000" SIZE="16384" SIZEABRV="16K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xffffffff" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x400" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="rfb_rssi_buffer" IPTYPE="PERIPHERAL" MHS_INDEX="19" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_MEMSIZE" TYPE="integer" VALUE="0x4000">
          <DESCRIPTION>Size of BRAM(s) in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_PORT_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>Data Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_PORT_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Address Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_NUM_WE" TYPE="integer" VALUE="16">
          <DESCRIPTION>Number of Byte Write Enables</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_FAMILY" TYPE="string" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="PORTB" CLKFREQUENCY="40000000" DEF_SIGNAME="BRAM_Clk" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="8" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Rst" DIR="I" MPD_INDEX="0" NAME="BRAM_Rst_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Clk" DIR="I" MPD_INDEX="1" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_EN" DIR="I" MPD_INDEX="2" NAME="BRAM_EN_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="BRAM_En_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="3" MSB="0" NAME="BRAM_WEN_A" RIGHT="15" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="BRAM_WE_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="5" MSB="0" NAME="BRAM_Din_A" RIGHT="127" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="BRAM_RdData_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="6" MSB="0" NAME="BRAM_Dout_A" RIGHT="127" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_4_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="BRAM_WrData_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_Rst" DIR="I" MPD_INDEX="7" NAME="BRAM_Rst_B" SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFB_RSSI_PORTB]" INSTANCE="warplab_buffers" PORT="rfb_rssi_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_EN" DIR="I" MPD_INDEX="9" NAME="BRAM_EN_B" SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFB_RSSI_PORTB]" INSTANCE="warplab_buffers" PORT="rfb_rssi_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="10" MSB="0" NAME="BRAM_WEN_B" RIGHT="15" SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFB_RSSI_PORTB]" INSTANCE="warplab_buffers" PORT="rfb_rssi_wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="BRAM_Addr_B" RIGHT="31" SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFB_RSSI_PORTB]" INSTANCE="warplab_buffers" PORT="rfb_rssi_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="12" MSB="0" NAME="BRAM_Din_B" RIGHT="127" SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFB_RSSI_PORTB]" INSTANCE="warplab_buffers" PORT="rfb_rssi_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="13" MSB="0" NAME="BRAM_Dout_B" RIGHT="127" SIGNAME="w3_warplab_buffers_RFB_RSSI_PORTB_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFB_RSSI_PORTB]" INSTANCE="warplab_buffers" PORT="rfb_rssi_dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="w3_warplab_buffers_RFB_RSSI_PORTB" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA_4" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.03.a" INSTANCE="rfb_iq_tx_buffer_ctrl" IPTYPE="PERIPHERAL" MHS_INDEX="20" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl">
      <DESCRIPTION TYPE="SHORT">AXI BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Attaches BRAM to the AXI</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v1_03_a;d=ds777_axi_bram_ctrl.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="1" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4">
          <DESCRIPTION>AXI4 Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="C_S_AXI_BASEADDR" TYPE="std_logic_vector" VALUE="0x410C0000">
          <DESCRIPTION>AXI Slave IP Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="3" NAME="C_S_AXI_HIGHADDR" TYPE="std_logic_vector" VALUE="0x410DFFFF">
          <DESCRIPTION>AXI Slave IP High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Slave IP Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="5" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>AXI Slave IP Data Width or BRAM Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_S_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="6">
          <DESCRIPTION>AXI Slave IP ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Slave AXI Supports Narrow Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="8" NAME="C_SINGLE_PORT_BRAM" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Slave Single Port BRAM</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="9" NAME="C_INTERCONNECT_S_AXI_AR_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Read Address Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="10" NAME="C_INTERCONNECT_S_AXI_AW_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Address Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="11" NAME="C_INTERCONNECT_S_AXI_B_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Back Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="12" NAME="C_INTERCONNECT_S_AXI_R_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Read Data Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="13" NAME="C_INTERCONNECT_S_AXI_W_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Data Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Inteconnect Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_INTERCONNECT_S_AXI_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Inteconnect Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI4-Lite Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI4-Lite Slave IP Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="18" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI4-Lite Slave Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_S_AXI_CTRL_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>AXI4-Lite Slave IP Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_S_AXI_CTRL_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>AXI4-Lite Slave IP High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="21" NAME="C_INTERCONNECT_S_AXI_CTRL_SUPPORTS_READ" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Control Read Support</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="22" NAME="C_INTERCONNECT_S_AXI_CTRL_SUPPORTS_WRITE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Control Write Support</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="23" NAME="C_ECC" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable ECC Functionality</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_FAULT_INJECT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable AXI4-Lite ECC Fault Injection Registers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="25" NAME="C_ECC_ONOFF_RESET_VALUE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Set ECC On/Off Reset Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="26" NAME="C_ECC_TAG" TYPE="STRING" VALUE="ECCHSIAO"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="axi2axi_connector_1.M_AXI"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI:S_AXI_CTRL" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="2" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="0" NAME="ECC_Interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="1" NAME="ECC_UE" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI:S_AXI_CTRL" DEF_SIGNAME="axi_interconnect_buffers_M_ARESETN" DIR="I" MPD_INDEX="3" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_buffers_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="4" MSB="5" NAME="S_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="6" MSB="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWLEN" VECFORMULA="[7 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="7" MSB="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWSIZE" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="8" MSB="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWBURST" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWLOCK" DIR="I" MPD_INDEX="9" NAME="S_AXI_AWLOCK" SIGNAME="axi_interconnect_buffers_M_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="10" MSB="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWCACHE" VECFORMULA="[3 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="11" MSB="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWPROT" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWVALID" DIR="I" MPD_INDEX="12" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_buffers_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_AWREADY" DIR="O" MPD_INDEX="13" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_buffers_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="14" MSB="127" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="15" MSB="15" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH / 8) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WLAST" DIR="I" MPD_INDEX="16" NAME="S_AXI_WLAST" SIGNAME="axi_interconnect_buffers_M_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WVALID" DIR="I" MPD_INDEX="17" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_buffers_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_WREADY" DIR="O" MPD_INDEX="18" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_buffers_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="19" MSB="5" NAME="S_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_BID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="20" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_BRESP" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BVALID" DIR="O" MPD_INDEX="21" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_buffers_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_BREADY" DIR="I" MPD_INDEX="22" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_buffers_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="23" MSB="5" NAME="S_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="25" MSB="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARLEN" VECFORMULA="[7 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="26" MSB="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARSIZE" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="27" MSB="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARBURST" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARLOCK" DIR="I" MPD_INDEX="28" NAME="S_AXI_ARLOCK" SIGNAME="axi_interconnect_buffers_M_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="29" MSB="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARCACHE" VECFORMULA="[3 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="30" MSB="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARPROT" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARVALID" DIR="I" MPD_INDEX="31" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_buffers_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_ARREADY" DIR="O" MPD_INDEX="32" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_buffers_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="33" MSB="5" NAME="S_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="34" MSB="127" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="35" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RRESP" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RVALID" DIR="O" MPD_INDEX="36" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_buffers_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RREADY" DIR="I" MPD_INDEX="37" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_buffers_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_buffers_M_RLAST" DIR="O" MPD_INDEX="38" NAME="S_AXI_RLAST" SIGNAME="axi_interconnect_buffers_M_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="39" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="40" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="41" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_ADDR_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="42" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="43" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="44" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_DATA_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="45" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="46" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="47" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="48" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="49" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="50" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_ADDR_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="51" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="52" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="53" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_DATA_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="54" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Rst" DIR="O" MPD_INDEX="55" NAME="BRAM_Rst_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_iq_tx_buffer" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Clk" DIR="O" MPD_INDEX="56" NAME="BRAM_Clk_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_iq_tx_buffer" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_En" DIR="O" MPD_INDEX="57" NAME="BRAM_En_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_En">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_iq_tx_buffer" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_WEN" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="58" MSB="15" NAME="BRAM_WE_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_WEN" VECFORMULA="[(C_S_AXI_DATA_WIDTH/8 + C_ECC*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_iq_tx_buffer" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Addr" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="59" MSB="31" NAME="BRAM_Addr_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Addr" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_iq_tx_buffer" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Dout" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="60" MSB="127" NAME="BRAM_WrData_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Dout" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_iq_tx_buffer" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Din" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="61" MSB="127" NAME="BRAM_RdData_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Din" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="rfb_iq_tx_buffer" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="62" NAME="BRAM_Rst_B" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="63" NAME="BRAM_Clk_B" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="64" NAME="BRAM_En_B" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="65" MSB="15" NAME="BRAM_WE_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH/8 + C_ECC*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="66" MSB="31" NAME="BRAM_Addr_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="67" MSB="127" NAME="BRAM_WrData_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]"/>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="68" MSB="127" NAME="BRAM_RdData_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_buffers" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RLAST"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI" INSTANCE="axi2axi_connector_1"/>
          </MASTERS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="1" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA_5" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_En_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WE_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WrData_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_RdData_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_VALID="FALSE" MPD_INDEX="3" NAME="BRAM_PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_En_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WE_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WrData_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_RdData_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1091305472" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x410C0000" HIGHDECIMAL="1091436543" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x410DFFFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" MINSIZE="0x1000" SIZE="131072" SIZEABRV="128K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xffffffff" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x400" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="rfb_iq_tx_buffer" IPTYPE="PERIPHERAL" MHS_INDEX="21" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_MEMSIZE" TYPE="integer" VALUE="0x20000">
          <DESCRIPTION>Size of BRAM(s) in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_PORT_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>Data Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_PORT_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Address Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_NUM_WE" TYPE="integer" VALUE="16">
          <DESCRIPTION>Number of Byte Write Enables</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_FAMILY" TYPE="string" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="PORTB" CLKFREQUENCY="40000000" DEF_SIGNAME="BRAM_Clk" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="8" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Rst" DIR="I" MPD_INDEX="0" NAME="BRAM_Rst_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Clk" DIR="I" MPD_INDEX="1" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_EN" DIR="I" MPD_INDEX="2" NAME="BRAM_EN_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="BRAM_En_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="3" MSB="0" NAME="BRAM_WEN_A" RIGHT="15" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="BRAM_WE_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="5" MSB="0" NAME="BRAM_Din_A" RIGHT="127" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="BRAM_RdData_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="6" MSB="0" NAME="BRAM_Dout_A" RIGHT="127" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_5_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="BRAM_WrData_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_Rst" DIR="I" MPD_INDEX="7" NAME="BRAM_Rst_B" SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFB_TX_PORTB]" INSTANCE="warplab_buffers" PORT="rfb_iq_tx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_EN" DIR="I" MPD_INDEX="9" NAME="BRAM_EN_B" SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFB_TX_PORTB]" INSTANCE="warplab_buffers" PORT="rfb_iq_tx_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="10" MSB="0" NAME="BRAM_WEN_B" RIGHT="15" SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFB_TX_PORTB]" INSTANCE="warplab_buffers" PORT="rfb_iq_tx_wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="BRAM_Addr_B" RIGHT="31" SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFB_TX_PORTB]" INSTANCE="warplab_buffers" PORT="rfb_iq_tx_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="12" MSB="0" NAME="BRAM_Din_B" RIGHT="127" SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFB_TX_PORTB]" INSTANCE="warplab_buffers" PORT="rfb_iq_tx_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="13" MSB="0" NAME="BRAM_Dout_B" RIGHT="127" SIGNAME="w3_warplab_buffers_RFB_TX_PORTB_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RFB_TX_PORTB]" INSTANCE="warplab_buffers" PORT="rfb_iq_tx_dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="w3_warplab_buffers_RFB_TX_PORTB" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA_5" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="3.00.a" INSTANCE="proc_sys_reset_0" IPTYPE="PERIPHERAL" MHS_INDEX="22" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset">
      <DESCRIPTION TYPE="SHORT">Processor System Reset Module</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Reset management module</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sys_reset.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_SUBFAMILY" TYPE="string" VALUE="lx">
          <DESCRIPTION>Device Subfamily</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="1" NAME="C_EXT_RST_WIDTH" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of Clocks Before Input Change is Recognized On The External Reset Input </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="2" NAME="C_AUX_RST_WIDTH" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of Clocks Before Input Change is Recognized On The Auxiliary Reset Input </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="3" NAME="C_EXT_RESET_HIGH" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>External Reset Active High </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_AUX_RESET_HIGH" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>Auxiliary Reset Active High </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="5" NAME="C_NUM_BUS_RST" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Bus Structure Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_NUM_PERP_RST" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Peripheral Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_NUM_INTERCONNECT_ARESETN" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Active Low Interconnect Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_NUM_PERP_ARESETN" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Active Low Peripheral Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="9" NAME="C_FAMILY" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="3" NAME="MB_Debug_Sys_Rst" SIGIS="RST" SIGNAME="proc_sys_reset_0_MB_Debug_Sys_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_module" PORT="Debug_SYS_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="10" NAME="Dcm_locked" SIGNAME="clk_gen_all_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_gen_locked_and" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="17" NAME="MB_Reset" SIGIS="RST" SIGNAME="proc_sys_reset_0_MB_Reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="MB_RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="40000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="Slowest_sync_clk" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="20" NAME="Interconnect_aresetn" SIGIS="RST" SIGNAME="proc_sys_reset_0_Interconnect_aresetn" VECFORMULA="[0:C_NUM_INTERCONNECT_ARESETN-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="INTERCONNECT_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="INTERCONNECT_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="INTERCONNECT_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="INTERCONNECT_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="INTERCONNECT_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="1" NAME="Ext_Reset_In" SIGIS="RST" SIGNAME="RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="18" NAME="BUS_STRUCT_RESET" SIGIS="RST" SIGNAME="proc_sys_reset_0_BUS_STRUCT_RESET" VECFORMULA="[0:C_NUM_BUS_RST-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="SYS_RST"/>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="SYS_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="2" NAME="Aux_Reset_In" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="4" NAME="Core_Reset_Req_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="5" NAME="Chip_Reset_Req_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="6" NAME="System_Reset_Req_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="7" NAME="Core_Reset_Req_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="8" NAME="Chip_Reset_Req_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="9" NAME="System_Reset_Req_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="11" NAME="RstcPPCresetcore_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="12" NAME="RstcPPCresetchip_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="13" NAME="RstcPPCresetsys_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="14" NAME="RstcPPCresetcore_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="15" NAME="RstcPPCresetchip_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="16" NAME="RstcPPCresetsys_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="19" NAME="Peripheral_Reset" SIGIS="RST" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_PERP_RST-1]"/>
        <PORT DIR="O" MPD_INDEX="21" NAME="Peripheral_aresetn" SIGIS="RST" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_PERP_ARESETN-1]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_RESETPPC" IS_VALID="FALSE" MPD_INDEX="0" NAME="RESETPPC0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="Core_Reset_Req_0"/>
            <PORTMAP DIR="I" PHYSICAL="Chip_Reset_Req_0"/>
            <PORTMAP DIR="I" PHYSICAL="System_Reset_Req_0"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetcore_0"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetchip_0"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetsys_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_RESETPPC" IS_VALID="FALSE" MPD_INDEX="1" NAME="RESETPPC1" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="Core_Reset_Req_1"/>
            <PORTMAP DIR="I" PHYSICAL="Chip_Reset_Req_1"/>
            <PORTMAP DIR="I" PHYSICAL="System_Reset_Req_1"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetcore_1"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetchip_1"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetsys_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="reset_0"/>
      </IOINTERFACES>
    </MODULE>
    <MODULE HWVERSION="4.03.a" INSTANCE="clock_generator_asyncclks" IPTYPE="PERIPHERAL" MHS_INDEX="23" MODCLASS="IP" MODTYPE="clock_generator">
      <DESCRIPTION TYPE="SHORT">Clock Generator</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Clock generator for processor system.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_generator.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_DEVICE" TYPE="STRING" VALUE="6vlx240t">
          <DESCRIPTION>Device</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_PACKAGE" TYPE="STRING" VALUE="ff1156">
          <DESCRIPTION>Package</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPEEDGRADE" TYPE="STRING" VALUE="-2">
          <DESCRIPTION>Speed Grade</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="4" NAME="C_CLKIN_FREQ" TYPE="INTEGER" VALUE="200000000">
          <DESCRIPTION>Input Clock Frequency (Hz) </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="5" NAME="C_CLKOUT0_FREQ" TYPE="INTEGER" VALUE="125000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="6" NAME="C_CLKOUT0_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="7" NAME="C_CLKOUT0_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="8" NAME="C_CLKOUT0_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_CLKOUT0_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="10" NAME="C_CLKOUT1_FREQ" TYPE="INTEGER" VALUE="200000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="11" NAME="C_CLKOUT1_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="12" NAME="C_CLKOUT1_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="13" NAME="C_CLKOUT1_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_CLKOUT1_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_CLKOUT2_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="16" NAME="C_CLKOUT2_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="17" NAME="C_CLKOUT2_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="18" NAME="C_CLKOUT2_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_CLKOUT2_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Varaible Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_CLKOUT3_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="21" NAME="C_CLKOUT3_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="22" NAME="C_CLKOUT3_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="23" NAME="C_CLKOUT3_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_CLKOUT3_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="25" NAME="C_CLKOUT4_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="26" NAME="C_CLKOUT4_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="27" NAME="C_CLKOUT4_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="28" NAME="C_CLKOUT4_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="29" NAME="C_CLKOUT4_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="30" NAME="C_CLKOUT5_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="31" NAME="C_CLKOUT5_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="32" NAME="C_CLKOUT5_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="33" NAME="C_CLKOUT5_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="34" NAME="C_CLKOUT5_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="35" NAME="C_CLKOUT6_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="36" NAME="C_CLKOUT6_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="37" NAME="C_CLKOUT6_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="38" NAME="C_CLKOUT6_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="39" NAME="C_CLKOUT6_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="40" NAME="C_CLKOUT7_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="41" NAME="C_CLKOUT7_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="42" NAME="C_CLKOUT7_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="43" NAME="C_CLKOUT7_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="44" NAME="C_CLKOUT7_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="45" NAME="C_CLKOUT8_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="46" NAME="C_CLKOUT8_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="47" NAME="C_CLKOUT8_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="48" NAME="C_CLKOUT8_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="49" NAME="C_CLKOUT8_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="50" NAME="C_CLKOUT9_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="51" NAME="C_CLKOUT9_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="52" NAME="C_CLKOUT9_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="53" NAME="C_CLKOUT9_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="54" NAME="C_CLKOUT9_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Varaible Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="55" NAME="C_CLKOUT10_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="56" NAME="C_CLKOUT10_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="57" NAME="C_CLKOUT10_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="58" NAME="C_CLKOUT10_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="59" NAME="C_CLKOUT10_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="60" NAME="C_CLKOUT11_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="61" NAME="C_CLKOUT11_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="62" NAME="C_CLKOUT11_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="63" NAME="C_CLKOUT11_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="64" NAME="C_CLKOUT11_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="65" NAME="C_CLKOUT12_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="66" NAME="C_CLKOUT12_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="67" NAME="C_CLKOUT12_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="68" NAME="C_CLKOUT12_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="69" NAME="C_CLKOUT12_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="70" NAME="C_CLKOUT13_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="71" NAME="C_CLKOUT13_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="72" NAME="C_CLKOUT13_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="73" NAME="C_CLKOUT13_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="74" NAME="C_CLKOUT13_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="75" NAME="C_CLKOUT14_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="76" NAME="C_CLKOUT14_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="77" NAME="C_CLKOUT14_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="78" NAME="C_CLKOUT14_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="79" NAME="C_CLKOUT14_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="80" NAME="C_CLKOUT15_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="81" NAME="C_CLKOUT15_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="82" NAME="C_CLKOUT15_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="83" NAME="C_CLKOUT15_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="84" NAME="C_CLKOUT15_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="85" NAME="C_CLKFBIN_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="86" NAME="C_CLKFBIN_DESKEW" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Clock Deskew</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="87" NAME="C_CLKFBOUT_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="88" NAME="C_CLKFBOUT_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="89" NAME="C_CLKFBOUT_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="90" NAME="C_CLKFBOUT_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="91" NAME="C_PSDONE_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Variable Phase Shift</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="92" NAME="C_EXT_RESET_HIGH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>C_EXT_RESET_HIGH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="93" NAME="C_CLK_PRIMITIVE_FEEDBACK_BUF" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Clock Primitive Feedback Buffer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="94" NAME="C_CLKOUT0_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="95" NAME="C_CLKOUT1_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="96" NAME="C_CLKOUT2_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="97" NAME="C_CLKOUT3_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="98" NAME="C_CLKOUT4_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="99" NAME="C_CLKOUT5_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="100" NAME="C_CLKOUT6_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="101" NAME="C_CLKOUT7_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="102" NAME="C_CLKOUT8_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="103" NAME="C_CLKOUT9_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="104" NAME="C_CLKOUT10_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="105" NAME="C_CLKOUT11_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="106" NAME="C_CLKOUT12_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="107" NAME="C_CLKOUT13_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="108" NAME="C_CLKOUT14_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="109" NAME="C_CLKOUT15_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="110" NAME="C_CLK_GEN" VALUE="UPDATE"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="CLKIN" SIGIS="CLK" SIGNAME="osc200_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="osc200_p"/>
            <CONNECTION INSTANCE="External Ports" PORT="osc200_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="CLKOUT0" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXIETHERNETIF]" INSTANCE="eth_a_mac" PORT="GTX_CLK"/>
            <CONNECTION BUSINTERFACE="[AXIETHERNETIF]" INSTANCE="eth_b_mac" PORT="GTX_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="CLKOUT1" SIGIS="CLK" SIGNAME="clk_200MHz">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[at_boot_config]" INSTANCE="w3_clock_controller_0" PORT="at_boot_clk_in"/>
            <CONNECTION INSTANCE="eth_a_mac" PORT="REF_CLK"/>
            <CONNECTION INSTANCE="eth_b_mac" PORT="REF_CLK"/>
            <CONNECTION INSTANCE="ddr3_sodimm" PORT="clk_ref"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="23" NAME="RST" SIGIS="RST" SIGNAME="RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="24" NAME="LOCKED" SIGNAME="clk_gen_1_locked">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[at_boot_config]" INSTANCE="w3_clock_controller_0" PORT="at_boot_clk_in_valid"/>
            <CONNECTION INSTANCE="clk_gen_locked_and" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="3" NAME="CLKOUT2" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="4" NAME="CLKOUT3" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="5" NAME="CLKOUT4" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="6" NAME="CLKOUT5" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="7" NAME="CLKOUT6" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="8" NAME="CLKOUT7" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="9" NAME="CLKOUT8" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="10" NAME="CLKOUT9" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="11" NAME="CLKOUT10" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="12" NAME="CLKOUT11" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="13" NAME="CLKOUT12" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="14" NAME="CLKOUT13" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="15" NAME="CLKOUT14" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="16" NAME="CLKOUT15" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="17" NAME="CLKFBIN" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="18" NAME="CLKFBOUT" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="19" NAME="PSCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="20" NAME="PSEN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="21" NAME="PSINCDEC" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="22" NAME="PSDONE" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="4.03.a" INSTANCE="clock_generator_procbussamp_clocks" IPTYPE="PERIPHERAL" MHS_INDEX="24" MODCLASS="IP" MODTYPE="clock_generator">
      <DESCRIPTION TYPE="SHORT">Clock Generator</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Clock generator for processor system.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_generator.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_DEVICE" TYPE="STRING" VALUE="6vlx240t">
          <DESCRIPTION>Device</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_PACKAGE" TYPE="STRING" VALUE="ff1156">
          <DESCRIPTION>Package</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPEEDGRADE" TYPE="STRING" VALUE="-2">
          <DESCRIPTION>Speed Grade</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="4" NAME="C_CLKIN_FREQ" TYPE="INTEGER" VALUE="80000000">
          <DESCRIPTION>Input Clock Frequency (Hz) </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="5" NAME="C_CLKOUT0_FREQ" TYPE="INTEGER" VALUE="80000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="6" NAME="C_CLKOUT0_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="7" NAME="C_CLKOUT0_GROUP" TYPE="STRING" VALUE="MMCM0">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="8" NAME="C_CLKOUT0_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_CLKOUT0_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="10" NAME="C_CLKOUT1_FREQ" TYPE="INTEGER" VALUE="160000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="11" NAME="C_CLKOUT1_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="12" NAME="C_CLKOUT1_GROUP" TYPE="STRING" VALUE="MMCM0">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="13" NAME="C_CLKOUT1_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_CLKOUT1_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="15" NAME="C_CLKOUT2_FREQ" TYPE="INTEGER" VALUE="40000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="16" NAME="C_CLKOUT2_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="17" NAME="C_CLKOUT2_GROUP" TYPE="STRING" VALUE="MMCM0">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="18" NAME="C_CLKOUT2_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_CLKOUT2_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Varaible Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="16" MPD_INDEX="20" NAME="C_CLKOUT3_FREQ" TYPE="INTEGER" VALUE="40000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="17" MPD_INDEX="21" NAME="C_CLKOUT3_PHASE" TYPE="REAL" VALUE="90">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="19" MPD_INDEX="22" NAME="C_CLKOUT3_GROUP" TYPE="STRING" VALUE="MMCM0">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="18" MPD_INDEX="23" NAME="C_CLKOUT3_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_CLKOUT3_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="25" NAME="C_CLKOUT4_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="26" NAME="C_CLKOUT4_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="27" NAME="C_CLKOUT4_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="28" NAME="C_CLKOUT4_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="29" NAME="C_CLKOUT4_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="30" NAME="C_CLKOUT5_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="31" NAME="C_CLKOUT5_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="32" NAME="C_CLKOUT5_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="33" NAME="C_CLKOUT5_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="34" NAME="C_CLKOUT5_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="35" NAME="C_CLKOUT6_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="36" NAME="C_CLKOUT6_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="37" NAME="C_CLKOUT6_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="38" NAME="C_CLKOUT6_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="39" NAME="C_CLKOUT6_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="40" NAME="C_CLKOUT7_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="41" NAME="C_CLKOUT7_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="42" NAME="C_CLKOUT7_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="43" NAME="C_CLKOUT7_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="44" NAME="C_CLKOUT7_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="45" NAME="C_CLKOUT8_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="46" NAME="C_CLKOUT8_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="47" NAME="C_CLKOUT8_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="48" NAME="C_CLKOUT8_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="49" NAME="C_CLKOUT8_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="50" NAME="C_CLKOUT9_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="51" NAME="C_CLKOUT9_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="52" NAME="C_CLKOUT9_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="53" NAME="C_CLKOUT9_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="54" NAME="C_CLKOUT9_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Varaible Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="55" NAME="C_CLKOUT10_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="56" NAME="C_CLKOUT10_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="57" NAME="C_CLKOUT10_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="58" NAME="C_CLKOUT10_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="59" NAME="C_CLKOUT10_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="60" NAME="C_CLKOUT11_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="61" NAME="C_CLKOUT11_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="62" NAME="C_CLKOUT11_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="63" NAME="C_CLKOUT11_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="64" NAME="C_CLKOUT11_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="65" NAME="C_CLKOUT12_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="66" NAME="C_CLKOUT12_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="67" NAME="C_CLKOUT12_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="68" NAME="C_CLKOUT12_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="69" NAME="C_CLKOUT12_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="70" NAME="C_CLKOUT13_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="71" NAME="C_CLKOUT13_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="72" NAME="C_CLKOUT13_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="73" NAME="C_CLKOUT13_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="74" NAME="C_CLKOUT13_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="75" NAME="C_CLKOUT14_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="76" NAME="C_CLKOUT14_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="77" NAME="C_CLKOUT14_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="78" NAME="C_CLKOUT14_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="79" NAME="C_CLKOUT14_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="80" NAME="C_CLKOUT15_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="81" NAME="C_CLKOUT15_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="82" NAME="C_CLKOUT15_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="83" NAME="C_CLKOUT15_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="84" NAME="C_CLKOUT15_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="85" NAME="C_CLKFBIN_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="86" NAME="C_CLKFBIN_DESKEW" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Clock Deskew</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="87" NAME="C_CLKFBOUT_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="88" NAME="C_CLKFBOUT_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="89" NAME="C_CLKFBOUT_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="90" NAME="C_CLKFBOUT_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="91" NAME="C_PSDONE_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Variable Phase Shift</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="92" NAME="C_EXT_RESET_HIGH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>C_EXT_RESET_HIGH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="93" NAME="C_CLK_PRIMITIVE_FEEDBACK_BUF" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Clock Primitive Feedback Buffer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="94" NAME="C_CLKOUT0_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="95" NAME="C_CLKOUT1_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="96" NAME="C_CLKOUT2_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="97" NAME="C_CLKOUT3_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="98" NAME="C_CLKOUT4_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="99" NAME="C_CLKOUT5_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="100" NAME="C_CLKOUT6_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="101" NAME="C_CLKOUT7_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="102" NAME="C_CLKOUT8_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="103" NAME="C_CLKOUT9_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="104" NAME="C_CLKOUT10_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="105" NAME="C_CLKOUT11_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="106" NAME="C_CLKOUT12_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="107" NAME="C_CLKOUT13_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="108" NAME="C_CLKOUT14_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="109" NAME="C_CLKOUT15_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="110" NAME="C_CLK_GEN" VALUE="UPDATE"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="80000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="CLKIN" SIGIS="CLK" SIGNAME="ad_refclk_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="samp_clk_p"/>
            <CONNECTION INSTANCE="External Ports" PORT="samp_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="80000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="CLKOUT0" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_iic_eeprom_onboard" PORT="S_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_clock_controller_0" PORT="S_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_ad_controller_0" PORT="S_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_userio" PORT="S_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="radio_controller_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="clock_generator_mpmc_clocks" PORT="CLKIN"/>
            <CONNECTION INSTANCE="clock_generator_mpmc_clocks" PORT="PSCLK"/>
            <CONNECTION INSTANCE="debug_module" PORT="S_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="usb_uart" PORT="S_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_timer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_sysmon_adc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_gpio_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI_CTRL]" INSTANCE="axi_interconnect_periph_80" PORT="INTERCONNECT_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI:M_AXI]" INSTANCE="axi2axi_connector_5" PORT="ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="160000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="CLKOUT1" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_trigger_proc" PORT="sysgen_clk"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="axi_aclk"/>
            <CONNECTION INSTANCE="warplab_agc" PORT="sysgen_clk"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="axi_aclk"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="axi_aclk"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[DLMB:ILMB:M_AXI_DP:M_AXI_IP:M_AXI_DC]" INSTANCE="microblaze_0" PORT="CLK"/>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="LMB_CLK"/>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="LMB_CLK"/>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="LMB_Clk"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_intc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG:M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_aclk"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="axi_cdma_0" PORT="s_axi_lite_aclk"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_a_mac" PORT="S_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_TXD_ACLK"/>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXC]" INSTANCE="eth_a_mac" PORT="AXI_STR_TXC_ACLK"/>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_RXD_ACLK"/>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXS]" INSTANCE="eth_a_mac" PORT="AXI_STR_RXS_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_a_dma" PORT="s_axi_lite_aclk"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_aclk"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S:M_AXIS_MM2S_CNTRL]" INSTANCE="eth_a_dma" PORT="m_axi_mm2s_aclk"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM:S_AXIS_S2MM_STS]" INSTANCE="eth_a_dma" PORT="m_axi_s2mm_aclk"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_b_mac" PORT="S_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_TXD_ACLK"/>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXC]" INSTANCE="eth_b_mac" PORT="AXI_STR_TXC_ACLK"/>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_RXD_ACLK"/>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXS]" INSTANCE="eth_b_mac" PORT="AXI_STR_RXS_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_b_dma" PORT="s_axi_lite_aclk"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_aclk"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S:M_AXIS_MM2S_CNTRL]" INSTANCE="eth_b_dma" PORT="m_axi_mm2s_aclk"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM:S_AXIS_S2MM_STS]" INSTANCE="eth_b_dma" PORT="m_axi_s2mm_aclk"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="clk"/>
            <CONNECTION BUSINTERFACE="[S_AXI_CTRL]" INSTANCE="axi_interconnect_buffers" PORT="INTERCONNECT_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="M_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI_CTRL]" INSTANCE="axi_interconnect_core" PORT="INTERCONNECT_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI_CTRL]" INSTANCE="axi_interconnect_periph_160" PORT="INTERCONNECT_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI_CTRL]" INSTANCE="axi_interconnect_dma" PORT="INTERCONNECT_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI:M_AXI]" INSTANCE="axi2axi_connector_1" PORT="ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI:M_AXI]" INSTANCE="axi2axi_connector_2" PORT="ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI:M_AXI]" INSTANCE="axi2axi_connector_3" PORT="ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI:M_AXI]" INSTANCE="axi2axi_connector_4" PORT="ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="40000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="3" NAME="CLKOUT2" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_agc" PORT="adc_rx_clk"/>
            <CONNECTION INSTANCE="warplab_buffers" PORT="sysgen_clk"/>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="sys_samp_clk_Tx"/>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="sys_samp_clk_Rx"/>
            <CONNECTION INSTANCE="w3_userio" PORT="DNA_Port_Clk"/>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_iq_rx_buffer" PORT="BRAM_Clk_B"/>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_rssi_buffer" PORT="BRAM_Clk_B"/>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfa_iq_tx_buffer" PORT="BRAM_Clk_B"/>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_iq_rx_buffer" PORT="BRAM_Clk_B"/>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_rssi_buffer" PORT="BRAM_Clk_B"/>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="rfb_iq_tx_buffer" PORT="BRAM_Clk_B"/>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="40000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="4" NAME="CLKOUT3" SIGIS="CLK" SIGNAME="clk_40MHz_90degphase">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_onboard" PORT="sys_samp_clk_Tx_90"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="23" NAME="RST" SIGIS="RST" SIGNAME="mmcm_inputs_invalid">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[at_boot_config]" INSTANCE="w3_clock_controller_0" PORT="at_boot_clkbuf_clocks_invalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="24" NAME="LOCKED" SIGNAME="clk_gen_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_gen_locked_and" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="5" NAME="CLKOUT4" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="6" NAME="CLKOUT5" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="7" NAME="CLKOUT6" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="8" NAME="CLKOUT7" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="9" NAME="CLKOUT8" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="10" NAME="CLKOUT9" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="11" NAME="CLKOUT10" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="12" NAME="CLKOUT11" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="13" NAME="CLKOUT12" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="14" NAME="CLKOUT13" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="15" NAME="CLKOUT14" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="16" NAME="CLKOUT15" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="17" NAME="CLKFBIN" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="18" NAME="CLKFBOUT" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="19" NAME="PSCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="20" NAME="PSEN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="21" NAME="PSINCDEC" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="22" NAME="PSDONE" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="4.03.a" INSTANCE="clock_generator_mpmc_clocks" IPTYPE="PERIPHERAL" MHS_INDEX="25" MODCLASS="IP" MODTYPE="clock_generator">
      <DESCRIPTION TYPE="SHORT">Clock Generator</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Clock generator for processor system.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_generator.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_DEVICE" TYPE="STRING" VALUE="6vlx240t">
          <DESCRIPTION>Device</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_PACKAGE" TYPE="STRING" VALUE="ff1156">
          <DESCRIPTION>Package</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPEEDGRADE" TYPE="STRING" VALUE="-2">
          <DESCRIPTION>Speed Grade</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="4" NAME="C_CLKIN_FREQ" TYPE="INTEGER" VALUE="80000000">
          <DESCRIPTION>Input Clock Frequency (Hz) </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="5" NAME="C_CLKOUT0_FREQ" TYPE="INTEGER" VALUE="320000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="6" NAME="C_CLKOUT0_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="7" NAME="C_CLKOUT0_GROUP" TYPE="STRING" VALUE="MMCM0">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="8" NAME="C_CLKOUT0_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_CLKOUT0_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="10" NAME="C_CLKOUT1_FREQ" TYPE="INTEGER" VALUE="320000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="11" NAME="C_CLKOUT1_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="12" NAME="C_CLKOUT1_GROUP" TYPE="STRING" VALUE="MMCM0">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="13" NAME="C_CLKOUT1_BUF" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="14" NAME="C_CLKOUT1_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_CLKOUT2_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="16" NAME="C_CLKOUT2_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="17" NAME="C_CLKOUT2_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="18" NAME="C_CLKOUT2_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_CLKOUT2_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Varaible Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_CLKOUT3_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="21" NAME="C_CLKOUT3_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="22" NAME="C_CLKOUT3_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="23" NAME="C_CLKOUT3_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_CLKOUT3_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="25" NAME="C_CLKOUT4_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="26" NAME="C_CLKOUT4_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="27" NAME="C_CLKOUT4_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="28" NAME="C_CLKOUT4_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="29" NAME="C_CLKOUT4_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="30" NAME="C_CLKOUT5_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="31" NAME="C_CLKOUT5_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="32" NAME="C_CLKOUT5_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="33" NAME="C_CLKOUT5_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="34" NAME="C_CLKOUT5_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="35" NAME="C_CLKOUT6_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="36" NAME="C_CLKOUT6_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="37" NAME="C_CLKOUT6_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="38" NAME="C_CLKOUT6_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="39" NAME="C_CLKOUT6_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="40" NAME="C_CLKOUT7_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="41" NAME="C_CLKOUT7_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="42" NAME="C_CLKOUT7_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="43" NAME="C_CLKOUT7_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="44" NAME="C_CLKOUT7_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="45" NAME="C_CLKOUT8_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="46" NAME="C_CLKOUT8_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="47" NAME="C_CLKOUT8_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="48" NAME="C_CLKOUT8_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="49" NAME="C_CLKOUT8_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="50" NAME="C_CLKOUT9_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="51" NAME="C_CLKOUT9_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="52" NAME="C_CLKOUT9_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="53" NAME="C_CLKOUT9_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="54" NAME="C_CLKOUT9_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Varaible Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="55" NAME="C_CLKOUT10_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="56" NAME="C_CLKOUT10_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="57" NAME="C_CLKOUT10_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="58" NAME="C_CLKOUT10_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="59" NAME="C_CLKOUT10_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="60" NAME="C_CLKOUT11_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="61" NAME="C_CLKOUT11_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="62" NAME="C_CLKOUT11_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="63" NAME="C_CLKOUT11_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="64" NAME="C_CLKOUT11_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="65" NAME="C_CLKOUT12_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="66" NAME="C_CLKOUT12_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="67" NAME="C_CLKOUT12_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="68" NAME="C_CLKOUT12_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="69" NAME="C_CLKOUT12_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="70" NAME="C_CLKOUT13_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="71" NAME="C_CLKOUT13_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="72" NAME="C_CLKOUT13_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="73" NAME="C_CLKOUT13_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="74" NAME="C_CLKOUT13_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="75" NAME="C_CLKOUT14_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="76" NAME="C_CLKOUT14_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="77" NAME="C_CLKOUT14_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="78" NAME="C_CLKOUT14_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="79" NAME="C_CLKOUT14_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="80" NAME="C_CLKOUT15_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="81" NAME="C_CLKOUT15_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="82" NAME="C_CLKOUT15_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="83" NAME="C_CLKOUT15_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="84" NAME="C_CLKOUT15_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="85" NAME="C_CLKFBIN_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="86" NAME="C_CLKFBIN_DESKEW" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Clock Deskew</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="87" NAME="C_CLKFBOUT_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="88" NAME="C_CLKFBOUT_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="89" NAME="C_CLKFBOUT_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="90" NAME="C_CLKFBOUT_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="91" NAME="C_PSDONE_GROUP" TYPE="STRING" VALUE="MMCM0">
          <DESCRIPTION>Variable Phase Shift</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="92" NAME="C_EXT_RESET_HIGH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>C_EXT_RESET_HIGH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="93" NAME="C_CLK_PRIMITIVE_FEEDBACK_BUF" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Clock Primitive Feedback Buffer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="94" NAME="C_CLKOUT0_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="95" NAME="C_CLKOUT1_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="96" NAME="C_CLKOUT2_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="97" NAME="C_CLKOUT3_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="98" NAME="C_CLKOUT4_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="99" NAME="C_CLKOUT5_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="100" NAME="C_CLKOUT6_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="101" NAME="C_CLKOUT7_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="102" NAME="C_CLKOUT8_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="103" NAME="C_CLKOUT9_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="104" NAME="C_CLKOUT10_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="105" NAME="C_CLKOUT11_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="106" NAME="C_CLKOUT12_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="107" NAME="C_CLKOUT13_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="108" NAME="C_CLKOUT14_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="109" NAME="C_CLKOUT15_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="110" NAME="C_CLK_GEN" VALUE="UPDATE"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="80000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="CLKIN" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="80000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="19" NAME="PSCLK" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="23" NAME="RST" SIGIS="RST" SIGNAME="mmcm_inputs_invalid">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[at_boot_config]" INSTANCE="w3_clock_controller_0" PORT="at_boot_clkbuf_clocks_invalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="24" NAME="LOCKED" SIGNAME="clk_gen_2_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_gen_locked_and" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="320000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="CLKOUT0" SIGIS="CLK" SIGNAME="clock_generator_MPMC_Clocks_CLKOUT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr3_sodimm" PORT="clk_mem"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="320000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="2" NAME="CLKOUT1" SIGIS="CLK" SIGNAME="clock_generator_MPMC_Clocks_CLKOUT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr3_sodimm" PORT="clk_rd_base"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="20" NAME="PSEN" SIGNAME="MMCM_PSEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr3_sodimm" PORT="pd_PSEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="21" NAME="PSINCDEC" SIGNAME="MMCM_PSINCDEC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr3_sodimm" PORT="pd_PSINCDEC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="22" NAME="PSDONE" SIGNAME="clock_generator_MPMC_Clocks_PSDONE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr3_sodimm" PORT="pd_PSDONE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="3" NAME="CLKOUT2" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="4" NAME="CLKOUT3" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="5" NAME="CLKOUT4" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="6" NAME="CLKOUT5" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="7" NAME="CLKOUT6" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="8" NAME="CLKOUT7" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="9" NAME="CLKOUT8" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="10" NAME="CLKOUT9" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="11" NAME="CLKOUT10" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="12" NAME="CLKOUT11" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="13" NAME="CLKOUT12" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="14" NAME="CLKOUT13" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="15" NAME="CLKOUT14" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="16" NAME="CLKOUT15" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="17" NAME="CLKFBIN" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="18" NAME="CLKFBOUT" SIGIS="CLK" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="clk_gen_locked_and" IPTYPE="PERIPHERAL" MHS_INDEX="26" MODCLASS="IP" MODTYPE="util_reduced_logic">
      <DESCRIPTION TYPE="SHORT">Utility Reduced Logic</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Get 1 bit result from 2 input bits</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/util_reduced_logic_v1_00_a/doc/util_reduced_logic.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_OPERATION" TYPE="string" VALUE="AND">
          <DESCRIPTION>The Vector Operation To Perform </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_SIZE" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Size of The Vector </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="2" MHS_INDEX="0" MPD_INDEX="0" MSB="0" NAME="Op1" RIGHT="2" SIGNAME="clk_gen_0_locked &amp; clk_gen_1_locked &amp; clk_gen_2_locked" VECFORMULA="[0:C_SIZE-1]">
          <SIGNALS>
            <SIGNAL NAME="clk_gen_0_locked"/>
            <SIGNAL NAME="clk_gen_1_locked"/>
            <SIGNAL NAME="clk_gen_2_locked"/>
          </SIGNALS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_gen_0_locked &amp; clk_gen_1_locked &amp; clk_gen_2_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="Res" SIGNAME="clk_gen_all_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Dcm_locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="8.40.b" INSTANCE="microblaze_0" IPTYPE="PROCESSOR" MHS_INDEX="27" MODCLASS="PROCESSOR" MODTYPE="microblaze" PROCTYPE="MICROBLAZE">
      <DESCRIPTION TYPE="SHORT">MicroBlaze</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The MicroBlaze 32 bit soft processor</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/doc/microblaze.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="0" NAME="C_SCO" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_FREQ" TYPE="integer" VALUE="160000000"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_DATA_SIZE" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_DYNAMIC_BUS_SIZING" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_FAMILY" TYPE="string" VALUE="virtex6"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_INSTANCE" TYPE="string" VALUE="microblaze_0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_AVOID_PRIMITIVES" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="7" NAME="C_FAULT_TOLERANT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Fault Tolerance Support</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_ECC_USE_CE_EXCEPTION" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_LOCKSTEP_SLAVE" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="10" NAME="C_ENDIANNESS" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_AREA_OPTIMIZED" TYPE="integer" VALUE="0">
          <DESCRIPTION>Select implementation to optimize area (with lower instruction throughput)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="12" NAME="C_OPTIMIZATION" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="13" NAME="C_INTERCONNECT" TYPE="integer" VALUE="2">
          <DESCRIPTION>Select Bus Interfaces</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="30" MPD_INDEX="14" NAME="C_STREAM_INTERCONNECT" TYPE="integer" VALUE="1">
          <DESCRIPTION>Select Stream Interfaces</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_BASE_VECTORS" TYPE="std_logic_vector" VALUE="0x00000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="16" NAME="C_DPLB_DWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_DPLB_NATIVE_DWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="18" NAME="C_DPLB_BURST_EN" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_DPLB_P2P" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="20" NAME="C_IPLB_DWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="21" NAME="C_IPLB_NATIVE_DWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="22" NAME="C_IPLB_BURST_EN" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="23" NAME="C_IPLB_P2P" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="24" NAME="C_M_AXI_DP_SUPPORTS_THREADS" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="25" NAME="C_M_AXI_DP_THREAD_ID_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="26" NAME="C_M_AXI_DP_SUPPORTS_READ" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="27" NAME="C_M_AXI_DP_SUPPORTS_WRITE" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="28" NAME="C_M_AXI_DP_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="29" NAME="C_M_AXI_DP_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="30" NAME="C_M_AXI_DP_ADDR_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="31" NAME="C_M_AXI_DP_PROTOCOL" TYPE="string" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="32" NAME="C_M_AXI_DP_EXCLUSIVE_ACCESS" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="33" NAME="C_INTERCONNECT_M_AXI_DP_READ_ISSUING" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_INTERCONNECT_M_AXI_DP_WRITE_ISSUING" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="35" NAME="C_M_AXI_IP_SUPPORTS_THREADS" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="36" NAME="C_M_AXI_IP_THREAD_ID_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="37" NAME="C_M_AXI_IP_SUPPORTS_READ" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="38" NAME="C_M_AXI_IP_SUPPORTS_WRITE" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="39" NAME="C_M_AXI_IP_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="40" NAME="C_M_AXI_IP_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="41" NAME="C_M_AXI_IP_ADDR_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="42" NAME="C_M_AXI_IP_PROTOCOL" TYPE="string" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="43" NAME="C_INTERCONNECT_M_AXI_IP_READ_ISSUING" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="44" NAME="C_D_AXI" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="45" NAME="C_D_PLB" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="46" NAME="C_D_LMB" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="47" NAME="C_I_AXI" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="48" NAME="C_I_PLB" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="49" NAME="C_I_LMB" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="50" NAME="C_USE_MSR_INSTR" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Additional Machine Status Register Instructions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="51" NAME="C_USE_PCMP_INSTR" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Pattern Comparator</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="52" NAME="C_USE_BARREL" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Barrel Shifter</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="53" NAME="C_USE_DIV" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Integer Divider</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="54" NAME="C_USE_HW_MUL" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Integer Multiplier</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="55" NAME="C_USE_FPU" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Floating Point Unit</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="56" NAME="C_USE_REORDER_INSTR" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Reversed Load/Store and Swap Instructions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="57" NAME="C_UNALIGNED_EXCEPTIONS" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Unaligned Data Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="58" NAME="C_ILL_OPCODE_EXCEPTION" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Illegal Instruction Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="59" NAME="C_M_AXI_I_BUS_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Instruction-side AXI Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="60" NAME="C_M_AXI_D_BUS_EXCEPTION" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Data-side AXI Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="61" NAME="C_IPLB_BUS_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Instruction-side PLB Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="62" NAME="C_DPLB_BUS_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Data-side PLB Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="63" NAME="C_DIV_ZERO_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Integer Divide Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="64" NAME="C_FPU_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Floating Point Unit Exceptions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="65" NAME="C_FSL_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Stream Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="38" MPD_INDEX="66" NAME="C_USE_STACK_PROTECTION" TYPE="integer" VALUE="1">
          <DESCRIPTION>&lt;qt&gt;Enable stack protection&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="67" NAME="C_PVR" TYPE="integer" VALUE="2">
          <DESCRIPTION>Specifies Processor Version Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="7" MPD_INDEX="68" MSB="0" NAME="C_PVR_USER1" TYPE="std_logic_vector" VALUE="0x00">
          <DESCRIPTION>Specify USER1 Bits in Processor Version Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="69" MSB="0" NAME="C_PVR_USER2" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Specify USER2 Bits in Processor Version Registers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="70" NAME="C_DEBUG_ENABLED" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable MicroBlaze Debug Module Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="19" MPD_INDEX="71" NAME="C_NUMBER_OF_PC_BRK" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of PC Breakpoints </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="21" MPD_INDEX="72" NAME="C_NUMBER_OF_RD_ADDR_BRK" TYPE="integer" VALUE="2">
          <DESCRIPTION>Number of Read Address Watchpoints </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="20" MPD_INDEX="73" NAME="C_NUMBER_OF_WR_ADDR_BRK" TYPE="integer" VALUE="2">
          <DESCRIPTION>Number of Write Address Watchpoints </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="74" NAME="C_INTERRUPT_IS_EDGE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Sense Interrupt on Edge vs. Level </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="75" NAME="C_EDGE_IS_POSITIVE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Sense Interrupt on Rising vs. Falling Edge </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="76" NAME="C_RESET_MSR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Specify Reset Value for Select MSR Bits</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="77" NAME="C_OPCODE_0x0_ILLEGAL" TYPE="integer" VALUE="1">
          <DESCRIPTION>&lt;qt&gt;Generate Illegal Instruction Exception for NULL Instruction&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="78" NAME="C_FSL_LINKS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Stream Links </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="79" NAME="C_FSL_DATA_SIZE" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="80" NAME="C_USE_EXTENDED_FSL_INSTR" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Additional Stream Instructions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="81" NAME="C_M0_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="82" NAME="C_S0_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="83" NAME="C_M1_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="84" NAME="C_S1_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="85" NAME="C_M2_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="86" NAME="C_S2_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="87" NAME="C_M3_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="88" NAME="C_S3_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="89" NAME="C_M4_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="90" NAME="C_S4_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="91" NAME="C_M5_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="92" NAME="C_S5_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="93" NAME="C_M6_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="94" NAME="C_S6_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="95" NAME="C_M7_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="96" NAME="C_S7_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="97" NAME="C_M8_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="98" NAME="C_S8_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="99" NAME="C_M9_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="100" NAME="C_S9_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="101" NAME="C_M10_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="102" NAME="C_S10_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="103" NAME="C_M11_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="104" NAME="C_S11_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="105" NAME="C_M12_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="106" NAME="C_S12_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="107" NAME="C_M13_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="108" NAME="C_S13_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="109" NAME="C_M14_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="110" NAME="C_S14_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="111" NAME="C_M15_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="112" NAME="C_S15_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="113" NAME="C_M0_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="114" NAME="C_S0_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="115" NAME="C_M1_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="116" NAME="C_S1_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="117" NAME="C_M2_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="118" NAME="C_S2_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="119" NAME="C_M3_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="120" NAME="C_S3_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="121" NAME="C_M4_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="122" NAME="C_S4_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="123" NAME="C_M5_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="124" NAME="C_S5_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="125" NAME="C_M6_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="126" NAME="C_S6_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="127" NAME="C_M7_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="128" NAME="C_S7_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="129" NAME="C_M8_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="130" NAME="C_S8_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="131" NAME="C_M9_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="132" NAME="C_S9_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="133" NAME="C_M10_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="134" NAME="C_S10_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="135" NAME="C_M11_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="136" NAME="C_S11_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="137" NAME="C_M12_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="138" NAME="C_S12_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="139" NAME="C_M13_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="140" NAME="C_S13_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="141" NAME="C_M14_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="142" NAME="C_S14_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="143" NAME="C_M15_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="144" NAME="C_S15_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ADDRESS="NONE" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="23" MPD_INDEX="145" NAME="C_ICACHE_BASEADDR" TYPE="std_logic_vector" VALUE="0x80000000">
          <DESCRIPTION>Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="NONE" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="24" MPD_INDEX="146" NAME="C_ICACHE_HIGHADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="147" NAME="C_USE_ICACHE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Instruction Cache </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="148" NAME="C_ALLOW_ICACHE_WR" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Writes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="149" NAME="C_ADDR_TAG_BITS" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="22" MPD_INDEX="150" NAME="C_CACHE_BYTE_SIZE" TYPE="integer" VALUE="128">
          <DESCRIPTION>Size in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="151" NAME="C_ICACHE_USE_FSL" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="152" NAME="C_ICACHE_LINE_LEN" TYPE="integer" VALUE="4">
          <DESCRIPTION>Line Length</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="25" MPD_INDEX="153" NAME="C_ICACHE_ALWAYS_USED" TYPE="integer" VALUE="1">
          <DESCRIPTION>Use Cache Links for All Memory Accesses </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="154" NAME="C_ICACHE_INTERFACE" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="155" NAME="C_ICACHE_VICTIMS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Victims</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="156" NAME="C_ICACHE_STREAMS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Streams</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="36" MPD_INDEX="157" NAME="C_ICACHE_FORCE_TAG_LUTRAM" TYPE="integer" VALUE="0">
          <DESCRIPTION>Use Distributed RAM for Tags</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="158" NAME="C_ICACHE_DATA_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="159" NAME="C_M_AXI_IC_SUPPORTS_THREADS" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="160" NAME="C_M_AXI_IC_THREAD_ID_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="161" NAME="C_M_AXI_IC_SUPPORTS_READ" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="162" NAME="C_M_AXI_IC_SUPPORTS_WRITE" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="163" NAME="C_M_AXI_IC_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="164" NAME="C_M_AXI_IC_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="165" NAME="C_M_AXI_IC_ADDR_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="166" NAME="C_M_AXI_IC_PROTOCOL" TYPE="string" VALUE="AXI4"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="167" NAME="C_M_AXI_IC_USER_VALUE" TYPE="integer" VALUE="0b11111"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="168" NAME="C_M_AXI_IC_SUPPORTS_USER_SIGNALS" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="169" NAME="C_M_AXI_IC_AWUSER_WIDTH" TYPE="integer" VALUE="5"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="170" NAME="C_M_AXI_IC_ARUSER_WIDTH" TYPE="integer" VALUE="5"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="171" NAME="C_M_AXI_IC_WUSER_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="172" NAME="C_M_AXI_IC_RUSER_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="173" NAME="C_M_AXI_IC_BUSER_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="174" NAME="C_INTERCONNECT_M_AXI_IC_READ_ISSUING" TYPE="integer" VALUE="2"/>
        <PARAMETER ADDRESS="NONE" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="27" MPD_INDEX="175" NAME="C_DCACHE_BASEADDR" TYPE="std_logic_vector" VALUE="0x80000000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="NONE" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="28" MPD_INDEX="176" NAME="C_DCACHE_HIGHADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="177" NAME="C_USE_DCACHE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Data Cache</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="178" NAME="C_ALLOW_DCACHE_WR" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Writes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="179" NAME="C_DCACHE_ADDR_TAG" TYPE="integer" VALUE="24"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="26" MPD_INDEX="180" NAME="C_DCACHE_BYTE_SIZE" TYPE="integer" VALUE="128">
          <DESCRIPTION>Size in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="181" NAME="C_DCACHE_USE_FSL" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="182" NAME="C_DCACHE_LINE_LEN" TYPE="integer" VALUE="4">
          <DESCRIPTION>Line Length</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="29" MPD_INDEX="183" NAME="C_DCACHE_ALWAYS_USED" TYPE="integer" VALUE="1">
          <DESCRIPTION>Use Cache Links for All Memory Accesses </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="184" NAME="C_DCACHE_INTERFACE" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="185" NAME="C_DCACHE_USE_WRITEBACK" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Write-back Storage Policy</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="186" NAME="C_DCACHE_VICTIMS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Victims</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="37" MPD_INDEX="187" NAME="C_DCACHE_FORCE_TAG_LUTRAM" TYPE="integer" VALUE="0">
          <DESCRIPTION>Use Distributed RAM for Tags</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="188" NAME="C_DCACHE_DATA_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="189" NAME="C_M_AXI_DC_SUPPORTS_THREADS" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="190" NAME="C_M_AXI_DC_THREAD_ID_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="191" NAME="C_M_AXI_DC_SUPPORTS_READ" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="192" NAME="C_M_AXI_DC_SUPPORTS_WRITE" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="193" NAME="C_M_AXI_DC_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="194" NAME="C_M_AXI_DC_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="195" NAME="C_M_AXI_DC_ADDR_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="196" NAME="C_M_AXI_DC_PROTOCOL" TYPE="string" VALUE="AXI4"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="197" NAME="C_M_AXI_DC_EXCLUSIVE_ACCESS" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="198" NAME="C_M_AXI_DC_USER_VALUE" TYPE="integer" VALUE="0b11111"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="199" NAME="C_M_AXI_DC_SUPPORTS_USER_SIGNALS" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="200" NAME="C_M_AXI_DC_AWUSER_WIDTH" TYPE="integer" VALUE="5"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="201" NAME="C_M_AXI_DC_ARUSER_WIDTH" TYPE="integer" VALUE="5"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="202" NAME="C_M_AXI_DC_WUSER_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="203" NAME="C_M_AXI_DC_RUSER_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="204" NAME="C_M_AXI_DC_BUSER_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="205" NAME="C_INTERCONNECT_M_AXI_DC_READ_ISSUING" TYPE="integer" VALUE="2"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="206" NAME="C_INTERCONNECT_M_AXI_DC_WRITE_ISSUING" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="207" NAME="C_USE_MMU" TYPE="integer" VALUE="0">
          <DESCRIPTION>Memory Management</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="208" NAME="C_MMU_DTLB_SIZE" TYPE="integer" VALUE="4">
          <DESCRIPTION>Data Shadow Translation Look-Aside Buffer Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="209" NAME="C_MMU_ITLB_SIZE" TYPE="integer" VALUE="2">
          <DESCRIPTION>Instruction Shadow Translation Look-Aside Buffer Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="210" NAME="C_MMU_TLB_ACCESS" TYPE="integer" VALUE="3">
          <DESCRIPTION>Enable Access to Memory Management Special Registers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="211" NAME="C_MMU_ZONES" TYPE="integer" VALUE="16">
          <DESCRIPTION>Number of Memory Protection Zones</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="212" NAME="C_MMU_PRIVILEGED_INSTR" TYPE="integer" VALUE="0">
          <DESCRIPTION>Privileged Instructions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="213" NAME="C_USE_INTERRUPT" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="214" NAME="C_USE_EXT_BRK" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="215" NAME="C_USE_EXT_NM_BRK" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="216" NAME="C_USE_BRANCH_TARGET_CACHE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Branch Target Cache</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="217" NAME="C_BRANCH_TARGET_CACHE_SIZE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Branch Target Cache Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="218" NAME="C_PC_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="14" NAME="C_INTERCONNECT_M_AXI_DC_AW_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="15" NAME="C_INTERCONNECT_M_AXI_DC_AR_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="16" NAME="C_INTERCONNECT_M_AXI_DC_W_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="17" NAME="C_INTERCONNECT_M_AXI_DC_R_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="18" NAME="C_INTERCONNECT_M_AXI_DC_B_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="31" NAME="C_INTERCONNECT_M_AXI_IC_AW_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="32" NAME="C_INTERCONNECT_M_AXI_IC_AR_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="33" NAME="C_INTERCONNECT_M_AXI_IC_W_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="34" NAME="C_INTERCONNECT_M_AXI_IC_R_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="35" NAME="C_INTERCONNECT_M_AXI_IC_B_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="39" NAME="C_INTERCONNECT_M_AXI_DP_AW_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="40" NAME="C_INTERCONNECT_M_AXI_DP_AR_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="41" NAME="C_INTERCONNECT_M_AXI_DP_W_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="42" NAME="C_INTERCONNECT_M_AXI_DP_R_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="43" NAME="C_INTERCONNECT_M_AXI_DP_B_REGISTER" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="2" NAME="MB_RESET" SIGIS="RST" SIGNAME="proc_sys_reset_0_MB_Reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="MB_Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB:IPLB:DLMB:ILMB:M_AXI_DP:M_AXI_IP:M_AXI_DC:M_AXI_IC:M0_AXIS:S0_AXIS:M1_AXIS:S1_AXIS:M2_AXIS:S2_AXIS:M3_AXIS:S3_AXIS:M4_AXIS:S4_AXIS:M5_AXIS:S5_AXIS:M6_AXIS:S6_AXIS:M7_AXIS:S7_AXIS:M8_AXIS:S8_AXIS:M9_AXIS:S9_AXIS:M10_AXIS:S10_AXIS:M11_AXIS:S11_AXIS:M12_AXIS:S12_AXIS:M13_AXIS:S13_AXIS:M14_AXIS:S14_AXIS:M15_AXIS:S15_AXIS" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="CLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB:ILMB" DEF_SIGNAME="microblaze_0_dlmb_LMB_Rst" DIR="I" MPD_INDEX="1" NAME="RESET" SIGIS="RST" SIGNAME="microblaze_0_dlmb_LMB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="LMB_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="INTERRUPT" DEF_SIGNAME="axi_intc_0_INTERRUPT_Interrupt" DIR="I" MPD_INDEX="3" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_intc_0_INTERRUPT_Interrupt">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[INTERRUPT]" INSTANCE="axi_intc_0" PORT="Irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="INTERRUPT" DEF_SIGNAME="axi_intc_0_INTERRUPT_Interrupt_Address" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="INTERRUPT_ADDRESS" RIGHT="31" SIGNAME="axi_intc_0_INTERRUPT_Interrupt_Address" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[INTERRUPT]" INSTANCE="axi_intc_0" PORT="Interrupt_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="INTERRUPT" DEF_SIGNAME="axi_intc_0_INTERRUPT_Interrupt_Ack" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="5" MSB="0" NAME="INTERRUPT_ACK" RIGHT="1" SIGNAME="axi_intc_0_INTERRUPT_Interrupt_Ack" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[INTERRUPT]" INSTANCE="axi_intc_0" PORT="Processor_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="Ext_BRK" DIR="I" MPD_INDEX="6" NAME="EXT_BRK" SIGNAME="Ext_BRK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_module" PORT="Ext_BRK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="Ext_NM_BRK" DIR="I" MPD_INDEX="7" NAME="EXT_NM_BRK" SIGNAME="Ext_NM_BRK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_module" PORT="Ext_NM_BRK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="8" NAME="DBG_STOP" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="9" NAME="MB_Halted" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="10" NAME="MB_Error" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="11" MSB="0" NAME="WAKEUP" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT DIR="O" MPD_INDEX="12" NAME="SLEEP" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="13" NAME="DBG_WAKEUP" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="4095" MPD_INDEX="14" MSB="0" NAME="LOCKSTEP_MASTER_OUT" RIGHT="4095" SIGNAME="__NOC__" VECFORMULA="[0:4095]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="4095" MPD_INDEX="15" MSB="0" NAME="LOCKSTEP_SLAVE_IN" RIGHT="4095" SIGNAME="__NOC__" VECFORMULA="[0:4095]"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="4095" MPD_INDEX="16" MSB="0" NAME="LOCKSTEP_OUT" RIGHT="4095" SIGNAME="__NOC__" VECFORMULA="[0:4095]"/>
        <PORT BUS="ILMB" DEF_SIGNAME="microblaze_0_ilmb_LMB_ReadDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="17" MSB="0" NAME="INSTR" RIGHT="31" SIGNAME="microblaze_0_ilmb_LMB_ReadDBus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="LMB_READDBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="microblaze_0_ilmb_LMB_Ready" DIR="I" MPD_INDEX="18" NAME="IREADY" SIGNAME="microblaze_0_ilmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="LMB_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="microblaze_0_ilmb_LMB_Wait" DIR="I" MPD_INDEX="19" NAME="IWAIT" SIGNAME="microblaze_0_ilmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="LMB_WAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="microblaze_0_ilmb_LMB_CE" DIR="I" MPD_INDEX="20" NAME="ICE" SIGNAME="microblaze_0_ilmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="microblaze_0_ilmb_LMB_UE" DIR="I" MPD_INDEX="21" NAME="IUE" SIGNAME="microblaze_0_ilmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="microblaze_0_ilmb_M_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="22" MSB="0" NAME="INSTR_ADDR" RIGHT="31" SIGNAME="microblaze_0_ilmb_M_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="M_ABUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="microblaze_0_ilmb_M_ReadStrobe" DIR="O" MPD_INDEX="23" NAME="IFETCH" SIGNAME="microblaze_0_ilmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="M_READSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="microblaze_0_ilmb_M_AddrStrobe" DIR="O" MPD_INDEX="24" NAME="I_AS" SIGNAME="microblaze_0_ilmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="M_ADDRSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="25" NAME="IPLB_M_ABort" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="26" MSB="0" NAME="IPLB_M_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="27" MSB="0" NAME="IPLB_M_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="28" MSB="0" NAME="IPLB_M_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:(C_IPLB_DWIDTH-1)/8]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="29" NAME="IPLB_M_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="30" NAME="IPLB_M_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="31" MSB="0" NAME="IPLB_M_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="32" MSB="0" NAME="IPLB_M_priority" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="33" NAME="IPLB_M_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="34" NAME="IPLB_M_request" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="35" NAME="IPLB_M_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="36" MSB="0" NAME="IPLB_M_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="37" MSB="0" NAME="IPLB_M_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="IPLB_M_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="39" NAME="IPLB_M_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="40" MSB="0" NAME="IPLB_M_wrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_IPLB_DWIDTH-1]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="41" NAME="IPLB_MBusy" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="42" NAME="IPLB_MRdErr" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="43" NAME="IPLB_MWrErr" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="44" NAME="IPLB_MIRQ" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="45" NAME="IPLB_MWrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="46" NAME="IPLB_MWrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="47" NAME="IPLB_MAddrAck" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="48" NAME="IPLB_MRdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="49" NAME="IPLB_MRdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="50" MSB="0" NAME="IPLB_MRdDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_IPLB_DWIDTH-1]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="51" MSB="0" NAME="IPLB_MRdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="52" NAME="IPLB_MRearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="53" MSB="0" NAME="IPLB_MSSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="54" NAME="IPLB_MTimeout" SIGNAME="__NOC__"/>
        <PORT BUS="DLMB" DEF_SIGNAME="microblaze_0_dlmb_LMB_ReadDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="55" MSB="0" NAME="DATA_READ" RIGHT="31" SIGNAME="microblaze_0_dlmb_LMB_ReadDBus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="LMB_READDBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="microblaze_0_dlmb_LMB_Ready" DIR="I" MPD_INDEX="56" NAME="DREADY" SIGNAME="microblaze_0_dlmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="LMB_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="microblaze_0_dlmb_LMB_Wait" DIR="I" MPD_INDEX="57" NAME="DWAIT" SIGNAME="microblaze_0_dlmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="LMB_WAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="microblaze_0_dlmb_LMB_CE" DIR="I" MPD_INDEX="58" NAME="DCE" SIGNAME="microblaze_0_dlmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="microblaze_0_dlmb_LMB_UE" DIR="I" MPD_INDEX="59" NAME="DUE" SIGNAME="microblaze_0_dlmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="microblaze_0_dlmb_M_DBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="60" MSB="0" NAME="DATA_WRITE" RIGHT="31" SIGNAME="microblaze_0_dlmb_M_DBus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="M_DBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="microblaze_0_dlmb_M_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="61" MSB="0" NAME="DATA_ADDR" RIGHT="31" SIGNAME="microblaze_0_dlmb_M_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="M_ABUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="microblaze_0_dlmb_M_AddrStrobe" DIR="O" MPD_INDEX="62" NAME="D_AS" SIGNAME="microblaze_0_dlmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="M_ADDRSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="microblaze_0_dlmb_M_ReadStrobe" DIR="O" MPD_INDEX="63" NAME="READ_STROBE" SIGNAME="microblaze_0_dlmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="M_READSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="microblaze_0_dlmb_M_WriteStrobe" DIR="O" MPD_INDEX="64" NAME="WRITE_STROBE" SIGNAME="microblaze_0_dlmb_M_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="M_WRITESTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="microblaze_0_dlmb_M_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="65" MSB="0" NAME="BYTE_ENABLE" RIGHT="3" SIGNAME="microblaze_0_dlmb_M_BE" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="66" NAME="DPLB_M_ABort" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="67" MSB="0" NAME="DPLB_M_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="68" MSB="0" NAME="DPLB_M_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="69" MSB="0" NAME="DPLB_M_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:(C_DPLB_DWIDTH-1)/8]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="70" NAME="DPLB_M_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="71" NAME="DPLB_M_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="72" MSB="0" NAME="DPLB_M_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="73" MSB="0" NAME="DPLB_M_priority" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="74" NAME="DPLB_M_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="75" NAME="DPLB_M_request" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="76" NAME="DPLB_M_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="77" MSB="0" NAME="DPLB_M_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="78" MSB="0" NAME="DPLB_M_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="79" MSB="0" NAME="DPLB_M_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="80" NAME="DPLB_M_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="81" MSB="0" NAME="DPLB_M_wrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_DPLB_DWIDTH-1]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="82" NAME="DPLB_MBusy" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="83" NAME="DPLB_MRdErr" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="84" NAME="DPLB_MWrErr" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="85" NAME="DPLB_MIRQ" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="86" NAME="DPLB_MWrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="87" NAME="DPLB_MWrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="88" NAME="DPLB_MAddrAck" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="89" NAME="DPLB_MRdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="90" NAME="DPLB_MRdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="91" MSB="0" NAME="DPLB_MRdDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_DPLB_DWIDTH-1]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="92" MSB="0" NAME="DPLB_MRdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="93" NAME="DPLB_MRearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="94" MSB="0" NAME="DPLB_MSSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="95" NAME="DPLB_MTimeout" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="96" NAME="M_AXI_IP_AWID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="97" MSB="31" NAME="M_AXI_IP_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_ADDR_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="98" MSB="7" NAME="M_AXI_IP_AWLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="99" MSB="2" NAME="M_AXI_IP_AWSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="100" MSB="1" NAME="M_AXI_IP_AWBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="101" NAME="M_AXI_IP_AWLOCK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="102" MSB="3" NAME="M_AXI_IP_AWCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="103" MSB="2" NAME="M_AXI_IP_AWPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="104" MSB="3" NAME="M_AXI_IP_AWQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="105" NAME="M_AXI_IP_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="106" NAME="M_AXI_IP_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="107" MSB="31" NAME="M_AXI_IP_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_DATA_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="108" MSB="3" NAME="M_AXI_IP_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_M_AXI_IP_DATA_WIDTH/8)-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="109" NAME="M_AXI_IP_WLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="110" NAME="M_AXI_IP_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="111" NAME="M_AXI_IP_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="112" NAME="M_AXI_IP_BID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="113" MSB="1" NAME="M_AXI_IP_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="114" NAME="M_AXI_IP_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="115" NAME="M_AXI_IP_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="116" NAME="M_AXI_IP_ARID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="117" MSB="31" NAME="M_AXI_IP_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_ADDR_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="118" MSB="7" NAME="M_AXI_IP_ARLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="119" MSB="2" NAME="M_AXI_IP_ARSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="120" MSB="1" NAME="M_AXI_IP_ARBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="121" NAME="M_AXI_IP_ARLOCK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="122" MSB="3" NAME="M_AXI_IP_ARCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="123" MSB="2" NAME="M_AXI_IP_ARPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="124" MSB="3" NAME="M_AXI_IP_ARQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="125" NAME="M_AXI_IP_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="126" NAME="M_AXI_IP_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="127" NAME="M_AXI_IP_RID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="128" MSB="31" NAME="M_AXI_IP_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_DATA_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="129" MSB="1" NAME="M_AXI_IP_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="130" NAME="M_AXI_IP_RLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="131" NAME="M_AXI_IP_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="132" NAME="M_AXI_IP_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_AWID" DIR="O" MPD_INDEX="133" NAME="M_AXI_DP_AWID" SIGNAME="axi_interconnect_periph_160_S_AWID" VECFORMULA="[(C_M_AXI_DP_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="134" MSB="31" NAME="M_AXI_DP_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_AWADDR" VECFORMULA="[(C_M_AXI_DP_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="135" MSB="7" NAME="M_AXI_DP_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_AWLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="136" MSB="2" NAME="M_AXI_DP_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="137" MSB="1" NAME="M_AXI_DP_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_AWLOCK" DIR="O" MPD_INDEX="138" NAME="M_AXI_DP_AWLOCK" SIGNAME="axi_interconnect_periph_160_S_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="139" MSB="3" NAME="M_AXI_DP_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="140" MSB="2" NAME="M_AXI_DP_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="141" MSB="3" NAME="M_AXI_DP_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_AWQOS" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_AWVALID" DIR="O" MPD_INDEX="142" NAME="M_AXI_DP_AWVALID" SIGNAME="axi_interconnect_periph_160_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_AWREADY" DIR="I" MPD_INDEX="143" NAME="M_AXI_DP_AWREADY" SIGNAME="axi_interconnect_periph_160_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="144" MSB="31" NAME="M_AXI_DP_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_WDATA" VECFORMULA="[(C_M_AXI_DP_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="145" MSB="3" NAME="M_AXI_DP_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_WSTRB" VECFORMULA="[((C_M_AXI_DP_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_WLAST" DIR="O" MPD_INDEX="146" NAME="M_AXI_DP_WLAST" SIGNAME="axi_interconnect_periph_160_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_WVALID" DIR="O" MPD_INDEX="147" NAME="M_AXI_DP_WVALID" SIGNAME="axi_interconnect_periph_160_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_WREADY" DIR="I" MPD_INDEX="148" NAME="M_AXI_DP_WREADY" SIGNAME="axi_interconnect_periph_160_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_BID" DIR="I" MPD_INDEX="149" NAME="M_AXI_DP_BID" SIGNAME="axi_interconnect_periph_160_S_BID" VECFORMULA="[(C_M_AXI_DP_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="150" MSB="1" NAME="M_AXI_DP_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_BVALID" DIR="I" MPD_INDEX="151" NAME="M_AXI_DP_BVALID" SIGNAME="axi_interconnect_periph_160_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_BREADY" DIR="O" MPD_INDEX="152" NAME="M_AXI_DP_BREADY" SIGNAME="axi_interconnect_periph_160_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_ARID" DIR="O" MPD_INDEX="153" NAME="M_AXI_DP_ARID" SIGNAME="axi_interconnect_periph_160_S_ARID" VECFORMULA="[(C_M_AXI_DP_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="154" MSB="31" NAME="M_AXI_DP_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_ARADDR" VECFORMULA="[(C_M_AXI_DP_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="155" MSB="7" NAME="M_AXI_DP_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_ARLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="156" MSB="2" NAME="M_AXI_DP_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="157" MSB="1" NAME="M_AXI_DP_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_ARLOCK" DIR="O" MPD_INDEX="158" NAME="M_AXI_DP_ARLOCK" SIGNAME="axi_interconnect_periph_160_S_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="159" MSB="3" NAME="M_AXI_DP_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="160" MSB="2" NAME="M_AXI_DP_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="161" MSB="3" NAME="M_AXI_DP_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_ARQOS" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_ARVALID" DIR="O" MPD_INDEX="162" NAME="M_AXI_DP_ARVALID" SIGNAME="axi_interconnect_periph_160_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_ARREADY" DIR="I" MPD_INDEX="163" NAME="M_AXI_DP_ARREADY" SIGNAME="axi_interconnect_periph_160_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_RID" DIR="I" MPD_INDEX="164" NAME="M_AXI_DP_RID" SIGNAME="axi_interconnect_periph_160_S_RID" VECFORMULA="[(C_M_AXI_DP_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="165" MSB="31" NAME="M_AXI_DP_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_RDATA" VECFORMULA="[(C_M_AXI_DP_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="166" MSB="1" NAME="M_AXI_DP_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_RLAST" DIR="I" MPD_INDEX="167" NAME="M_AXI_DP_RLAST" SIGNAME="axi_interconnect_periph_160_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_RVALID" DIR="I" MPD_INDEX="168" NAME="M_AXI_DP_RVALID" SIGNAME="axi_interconnect_periph_160_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi_interconnect_periph_160_S_RREADY" DIR="O" MPD_INDEX="169" NAME="M_AXI_DP_RREADY" SIGNAME="axi_interconnect_periph_160_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="170" NAME="M_AXI_IC_AWID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="171" MSB="31" NAME="M_AXI_IC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_ADDR_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="172" MSB="7" NAME="M_AXI_IC_AWLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="173" MSB="2" NAME="M_AXI_IC_AWSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="174" MSB="1" NAME="M_AXI_IC_AWBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="175" NAME="M_AXI_IC_AWLOCK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="176" MSB="3" NAME="M_AXI_IC_AWCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="177" MSB="2" NAME="M_AXI_IC_AWPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="178" MSB="3" NAME="M_AXI_IC_AWQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="179" NAME="M_AXI_IC_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="180" NAME="M_AXI_IC_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="181" MSB="4" NAME="M_AXI_IC_AWUSER" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_AWUSER_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="182" MSB="31" NAME="M_AXI_IC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_DATA_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="183" MSB="3" NAME="M_AXI_IC_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_M_AXI_IC_DATA_WIDTH/8)-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="184" NAME="M_AXI_IC_WLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="185" NAME="M_AXI_IC_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="186" NAME="M_AXI_IC_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="187" NAME="M_AXI_IC_WUSER" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_WUSER_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="188" NAME="M_AXI_IC_BID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="189" MSB="1" NAME="M_AXI_IC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="190" NAME="M_AXI_IC_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="191" NAME="M_AXI_IC_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="192" NAME="M_AXI_IC_BUSER" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_BUSER_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="193" NAME="M_AXI_IC_ARID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="194" MSB="31" NAME="M_AXI_IC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_ADDR_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="195" MSB="7" NAME="M_AXI_IC_ARLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="196" MSB="2" NAME="M_AXI_IC_ARSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="197" MSB="1" NAME="M_AXI_IC_ARBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="198" NAME="M_AXI_IC_ARLOCK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="199" MSB="3" NAME="M_AXI_IC_ARCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="200" MSB="2" NAME="M_AXI_IC_ARPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="201" MSB="3" NAME="M_AXI_IC_ARQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="202" NAME="M_AXI_IC_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="203" NAME="M_AXI_IC_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="204" MSB="4" NAME="M_AXI_IC_ARUSER" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_ARUSER_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="205" NAME="M_AXI_IC_RID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="206" MSB="31" NAME="M_AXI_IC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_DATA_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="207" MSB="1" NAME="M_AXI_IC_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="208" NAME="M_AXI_IC_RLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="209" NAME="M_AXI_IC_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="210" NAME="M_AXI_IC_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="211" NAME="M_AXI_IC_RUSER" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_RUSER_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_AWID" DIR="O" MPD_INDEX="212" NAME="M_AXI_DC_AWID" SIGNAME="axi_interconnect_core_S_AWID" VECFORMULA="[(C_M_AXI_DC_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="213" MSB="31" NAME="M_AXI_DC_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWADDR" VECFORMULA="[(C_M_AXI_DC_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="214" MSB="7" NAME="M_AXI_DC_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="215" MSB="2" NAME="M_AXI_DC_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="216" MSB="1" NAME="M_AXI_DC_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_AWLOCK" DIR="O" MPD_INDEX="217" NAME="M_AXI_DC_AWLOCK" SIGNAME="axi_interconnect_core_S_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="218" MSB="3" NAME="M_AXI_DC_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="219" MSB="2" NAME="M_AXI_DC_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="220" MSB="3" NAME="M_AXI_DC_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWQOS" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_AWVALID" DIR="O" MPD_INDEX="221" NAME="M_AXI_DC_AWVALID" SIGNAME="axi_interconnect_core_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_AWREADY" DIR="I" MPD_INDEX="222" NAME="M_AXI_DC_AWREADY" SIGNAME="axi_interconnect_core_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_AWUSER" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="223" MSB="4" NAME="M_AXI_DC_AWUSER" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWUSER" VECFORMULA="[(C_M_AXI_DC_AWUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="224" MSB="31" NAME="M_AXI_DC_WDATA" RIGHT="0" SIGNAME="axi_interconnect_core_S_WDATA" VECFORMULA="[(C_M_AXI_DC_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="225" MSB="3" NAME="M_AXI_DC_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_core_S_WSTRB" VECFORMULA="[((C_M_AXI_DC_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_WLAST" DIR="O" MPD_INDEX="226" NAME="M_AXI_DC_WLAST" SIGNAME="axi_interconnect_core_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_WVALID" DIR="O" MPD_INDEX="227" NAME="M_AXI_DC_WVALID" SIGNAME="axi_interconnect_core_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_WREADY" DIR="I" MPD_INDEX="228" NAME="M_AXI_DC_WREADY" SIGNAME="axi_interconnect_core_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_WUSER" DIR="O" MPD_INDEX="229" NAME="M_AXI_DC_WUSER" SIGNAME="axi_interconnect_core_S_WUSER" VECFORMULA="[(C_M_AXI_DC_WUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_BID" DIR="I" MPD_INDEX="230" NAME="M_AXI_DC_BID" SIGNAME="axi_interconnect_core_S_BID" VECFORMULA="[(C_M_AXI_DC_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="231" MSB="1" NAME="M_AXI_DC_BRESP" RIGHT="0" SIGNAME="axi_interconnect_core_S_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_BVALID" DIR="I" MPD_INDEX="232" NAME="M_AXI_DC_BVALID" SIGNAME="axi_interconnect_core_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_BREADY" DIR="O" MPD_INDEX="233" NAME="M_AXI_DC_BREADY" SIGNAME="axi_interconnect_core_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_BUSER" DIR="I" MPD_INDEX="234" NAME="M_AXI_DC_BUSER" SIGNAME="axi_interconnect_core_S_BUSER" VECFORMULA="[(C_M_AXI_DC_BUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_ARID" DIR="O" MPD_INDEX="235" NAME="M_AXI_DC_ARID" SIGNAME="axi_interconnect_core_S_ARID" VECFORMULA="[(C_M_AXI_DC_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="236" MSB="31" NAME="M_AXI_DC_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARADDR" VECFORMULA="[(C_M_AXI_DC_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="237" MSB="7" NAME="M_AXI_DC_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="238" MSB="2" NAME="M_AXI_DC_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="239" MSB="1" NAME="M_AXI_DC_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_ARLOCK" DIR="O" MPD_INDEX="240" NAME="M_AXI_DC_ARLOCK" SIGNAME="axi_interconnect_core_S_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="241" MSB="3" NAME="M_AXI_DC_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="242" MSB="2" NAME="M_AXI_DC_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="243" MSB="3" NAME="M_AXI_DC_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARQOS" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_ARVALID" DIR="O" MPD_INDEX="244" NAME="M_AXI_DC_ARVALID" SIGNAME="axi_interconnect_core_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_ARREADY" DIR="I" MPD_INDEX="245" NAME="M_AXI_DC_ARREADY" SIGNAME="axi_interconnect_core_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_ARUSER" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="246" MSB="4" NAME="M_AXI_DC_ARUSER" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARUSER" VECFORMULA="[(C_M_AXI_DC_ARUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_RID" DIR="I" MPD_INDEX="247" NAME="M_AXI_DC_RID" SIGNAME="axi_interconnect_core_S_RID" VECFORMULA="[(C_M_AXI_DC_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="248" MSB="31" NAME="M_AXI_DC_RDATA" RIGHT="0" SIGNAME="axi_interconnect_core_S_RDATA" VECFORMULA="[(C_M_AXI_DC_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="249" MSB="1" NAME="M_AXI_DC_RRESP" RIGHT="0" SIGNAME="axi_interconnect_core_S_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_RLAST" DIR="I" MPD_INDEX="250" NAME="M_AXI_DC_RLAST" SIGNAME="axi_interconnect_core_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_RVALID" DIR="I" MPD_INDEX="251" NAME="M_AXI_DC_RVALID" SIGNAME="axi_interconnect_core_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_RREADY" DIR="O" MPD_INDEX="252" NAME="M_AXI_DC_RREADY" SIGNAME="axi_interconnect_core_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi_interconnect_core_S_RUSER" DIR="I" MPD_INDEX="253" NAME="M_AXI_DC_RUSER" SIGNAME="axi_interconnect_core_S_RUSER" VECFORMULA="[(C_M_AXI_DC_RUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_debug_Dbg_Clk" DIR="I" MPD_INDEX="254" NAME="DBG_CLK" SIGNAME="microblaze_0_debug_Dbg_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="debug_module" PORT="Dbg_Clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_debug_Dbg_TDI" DIR="I" MPD_INDEX="255" NAME="DBG_TDI" SIGNAME="microblaze_0_debug_Dbg_TDI">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="debug_module" PORT="Dbg_TDI_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_debug_Dbg_TDO" DIR="O" MPD_INDEX="256" NAME="DBG_TDO" SIGNAME="microblaze_0_debug_Dbg_TDO">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="debug_module" PORT="Dbg_TDO_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_debug_Dbg_Reg_En" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="257" MSB="0" NAME="DBG_REG_EN" RIGHT="7" SIGNAME="microblaze_0_debug_Dbg_Reg_En" VECFORMULA="[0:7]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="debug_module" PORT="Dbg_Reg_En_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_debug_Dbg_Shift" DIR="I" MPD_INDEX="258" NAME="DBG_SHIFT" SIGNAME="microblaze_0_debug_Dbg_Shift">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="debug_module" PORT="Dbg_Shift_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_debug_Dbg_Capture" DIR="I" MPD_INDEX="259" NAME="DBG_CAPTURE" SIGNAME="microblaze_0_debug_Dbg_Capture">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="debug_module" PORT="Dbg_Capture_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_debug_Dbg_Update" DIR="I" MPD_INDEX="260" NAME="DBG_UPDATE" SIGNAME="microblaze_0_debug_Dbg_Update">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="debug_module" PORT="Dbg_Update_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_debug_Debug_Rst" DIR="I" MPD_INDEX="261" NAME="DEBUG_RST" SIGIS="RST" SIGNAME="microblaze_0_debug_Debug_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="debug_module" PORT="Dbg_Rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="262" MSB="0" NAME="Trace_Instruction" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="263" NAME="Trace_Valid_Instr" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="264" MSB="0" NAME="Trace_PC" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="265" NAME="Trace_Reg_Write" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="4" MPD_INDEX="266" MSB="0" NAME="Trace_Reg_Addr" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:4]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="14" MPD_INDEX="267" MSB="0" NAME="Trace_MSR_Reg" RIGHT="14" SIGNAME="__NOC__" VECFORMULA="[0:14]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="268" MSB="0" NAME="Trace_PID_Reg" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="269" MSB="0" NAME="Trace_New_Reg_Value" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="270" NAME="Trace_Exception_Taken" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="4" MPD_INDEX="271" MSB="0" NAME="Trace_Exception_Kind" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:4]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="272" NAME="Trace_Jump_Taken" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="273" NAME="Trace_Delay_Slot" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="274" MSB="0" NAME="Trace_Data_Address" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="275" NAME="Trace_Data_Access" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="276" NAME="Trace_Data_Read" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="277" NAME="Trace_Data_Write" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="278" MSB="0" NAME="Trace_Data_Write_Value" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="279" MSB="0" NAME="Trace_Data_Byte_Enable" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="280" NAME="Trace_DCache_Req" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="281" NAME="Trace_DCache_Hit" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="282" NAME="Trace_DCache_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="283" NAME="Trace_DCache_Read" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="284" NAME="Trace_ICache_Req" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="285" NAME="Trace_ICache_Hit" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="286" NAME="Trace_ICache_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="287" NAME="Trace_OF_PipeRun" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="288" NAME="Trace_EX_PipeRun" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="289" NAME="Trace_MEM_PipeRun" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="290" NAME="Trace_MB_Halted" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="291" NAME="Trace_Jump_Hit" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL0:DRFSL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="292" NAME="FSL0_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL0:DRFSL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="293" NAME="FSL0_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL0:DRFSL0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="294" MSB="0" NAME="FSL0_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL0:DRFSL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="295" NAME="FSL0_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL0:DRFSL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="296" NAME="FSL0_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL0:DWFSL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="297" NAME="FSL0_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL0:DWFSL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="298" NAME="FSL0_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL0:DWFSL0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="299" MSB="0" NAME="FSL0_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL0:DWFSL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="300" NAME="FSL0_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL0:DWFSL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="301" NAME="FSL0_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL1:DRFSL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="302" NAME="FSL1_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL1:DRFSL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="303" NAME="FSL1_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL1:DRFSL1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="304" MSB="0" NAME="FSL1_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL1:DRFSL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="305" NAME="FSL1_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL1:DRFSL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="306" NAME="FSL1_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL1:DWFSL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="307" NAME="FSL1_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL1:DWFSL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="308" NAME="FSL1_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL1:DWFSL1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="309" MSB="0" NAME="FSL1_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL1:DWFSL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="310" NAME="FSL1_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL1:DWFSL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="311" NAME="FSL1_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL2:DRFSL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="312" NAME="FSL2_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL2:DRFSL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="313" NAME="FSL2_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL2:DRFSL2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="314" MSB="0" NAME="FSL2_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL2:DRFSL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="315" NAME="FSL2_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL2:DRFSL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="316" NAME="FSL2_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL2:DWFSL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="317" NAME="FSL2_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL2:DWFSL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="318" NAME="FSL2_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL2:DWFSL2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="319" MSB="0" NAME="FSL2_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL2:DWFSL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="320" NAME="FSL2_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL2:DWFSL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="321" NAME="FSL2_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL3:DRFSL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="322" NAME="FSL3_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL3:DRFSL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="323" NAME="FSL3_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL3:DRFSL3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="324" MSB="0" NAME="FSL3_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL3:DRFSL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="325" NAME="FSL3_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL3:DRFSL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="326" NAME="FSL3_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL3:DWFSL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="327" NAME="FSL3_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL3:DWFSL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="328" NAME="FSL3_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL3:DWFSL3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="329" MSB="0" NAME="FSL3_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL3:DWFSL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="330" NAME="FSL3_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL3:DWFSL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="331" NAME="FSL3_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL4:DRFSL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="332" NAME="FSL4_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL4:DRFSL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="333" NAME="FSL4_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL4:DRFSL4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="334" MSB="0" NAME="FSL4_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL4:DRFSL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="335" NAME="FSL4_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL4:DRFSL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="336" NAME="FSL4_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL4:DWFSL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="337" NAME="FSL4_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL4:DWFSL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="338" NAME="FSL4_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL4:DWFSL4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="339" MSB="0" NAME="FSL4_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL4:DWFSL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="340" NAME="FSL4_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL4:DWFSL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="341" NAME="FSL4_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL5:DRFSL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="342" NAME="FSL5_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL5:DRFSL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="343" NAME="FSL5_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL5:DRFSL5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="344" MSB="0" NAME="FSL5_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL5:DRFSL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="345" NAME="FSL5_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL5:DRFSL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="346" NAME="FSL5_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL5:DWFSL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="347" NAME="FSL5_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL5:DWFSL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="348" NAME="FSL5_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL5:DWFSL5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="349" MSB="0" NAME="FSL5_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL5:DWFSL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="350" NAME="FSL5_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL5:DWFSL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="351" NAME="FSL5_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL6:DRFSL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="352" NAME="FSL6_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL6:DRFSL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="353" NAME="FSL6_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL6:DRFSL6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="354" MSB="0" NAME="FSL6_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL6:DRFSL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="355" NAME="FSL6_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL6:DRFSL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="356" NAME="FSL6_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL6:DWFSL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="357" NAME="FSL6_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL6:DWFSL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="358" NAME="FSL6_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL6:DWFSL6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="359" MSB="0" NAME="FSL6_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL6:DWFSL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="360" NAME="FSL6_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL6:DWFSL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="361" NAME="FSL6_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL7:DRFSL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="362" NAME="FSL7_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL7:DRFSL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="363" NAME="FSL7_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL7:DRFSL7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="364" MSB="0" NAME="FSL7_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL7:DRFSL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="365" NAME="FSL7_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL7:DRFSL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="366" NAME="FSL7_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL7:DWFSL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="367" NAME="FSL7_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL7:DWFSL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="368" NAME="FSL7_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL7:DWFSL7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="369" MSB="0" NAME="FSL7_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL7:DWFSL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="370" NAME="FSL7_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL7:DWFSL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="371" NAME="FSL7_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL8:DRFSL8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="372" NAME="FSL8_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL8:DRFSL8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="373" NAME="FSL8_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL8:DRFSL8" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="374" MSB="0" NAME="FSL8_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL8:DRFSL8" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="375" NAME="FSL8_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL8:DRFSL8" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="376" NAME="FSL8_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL8:DWFSL8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="377" NAME="FSL8_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL8:DWFSL8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="378" NAME="FSL8_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL8:DWFSL8" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="379" MSB="0" NAME="FSL8_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL8:DWFSL8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="380" NAME="FSL8_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL8:DWFSL8" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="381" NAME="FSL8_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL9:DRFSL9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="382" NAME="FSL9_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL9:DRFSL9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="383" NAME="FSL9_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL9:DRFSL9" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="384" MSB="0" NAME="FSL9_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL9:DRFSL9" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="385" NAME="FSL9_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL9:DRFSL9" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="386" NAME="FSL9_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL9:DWFSL9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="387" NAME="FSL9_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL9:DWFSL9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="388" NAME="FSL9_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL9:DWFSL9" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="389" MSB="0" NAME="FSL9_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL9:DWFSL9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="390" NAME="FSL9_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL9:DWFSL9" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="391" NAME="FSL9_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL10:DRFSL10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="392" NAME="FSL10_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL10:DRFSL10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="393" NAME="FSL10_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL10:DRFSL10" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="394" MSB="0" NAME="FSL10_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL10:DRFSL10" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="395" NAME="FSL10_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL10:DRFSL10" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="396" NAME="FSL10_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL10:DWFSL10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="397" NAME="FSL10_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL10:DWFSL10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="398" NAME="FSL10_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL10:DWFSL10" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="399" MSB="0" NAME="FSL10_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL10:DWFSL10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="400" NAME="FSL10_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL10:DWFSL10" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="401" NAME="FSL10_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL11:DRFSL11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="402" NAME="FSL11_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL11:DRFSL11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="403" NAME="FSL11_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL11:DRFSL11" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="404" MSB="0" NAME="FSL11_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL11:DRFSL11" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="405" NAME="FSL11_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL11:DRFSL11" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="406" NAME="FSL11_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL11:DWFSL11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="407" NAME="FSL11_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL11:DWFSL11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="408" NAME="FSL11_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL11:DWFSL11" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="409" MSB="0" NAME="FSL11_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL11:DWFSL11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="410" NAME="FSL11_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL11:DWFSL11" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="411" NAME="FSL11_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL12:DRFSL12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="412" NAME="FSL12_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL12:DRFSL12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="413" NAME="FSL12_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL12:DRFSL12" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="414" MSB="0" NAME="FSL12_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL12:DRFSL12" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="415" NAME="FSL12_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL12:DRFSL12" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="416" NAME="FSL12_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL12:DWFSL12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="417" NAME="FSL12_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL12:DWFSL12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="418" NAME="FSL12_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL12:DWFSL12" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="419" MSB="0" NAME="FSL12_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL12:DWFSL12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="420" NAME="FSL12_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL12:DWFSL12" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="421" NAME="FSL12_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL13:DRFSL13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="422" NAME="FSL13_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL13:DRFSL13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="423" NAME="FSL13_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL13:DRFSL13" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="424" MSB="0" NAME="FSL13_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL13:DRFSL13" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="425" NAME="FSL13_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL13:DRFSL13" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="426" NAME="FSL13_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL13:DWFSL13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="427" NAME="FSL13_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL13:DWFSL13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="428" NAME="FSL13_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL13:DWFSL13" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="429" MSB="0" NAME="FSL13_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL13:DWFSL13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="430" NAME="FSL13_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL13:DWFSL13" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="431" NAME="FSL13_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL14:DRFSL14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="432" NAME="FSL14_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL14:DRFSL14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="433" NAME="FSL14_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL14:DRFSL14" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="434" MSB="0" NAME="FSL14_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL14:DRFSL14" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="435" NAME="FSL14_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL14:DRFSL14" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="436" NAME="FSL14_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL14:DWFSL14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="437" NAME="FSL14_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL14:DWFSL14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="438" NAME="FSL14_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL14:DWFSL14" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="439" MSB="0" NAME="FSL14_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL14:DWFSL14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="440" NAME="FSL14_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL14:DWFSL14" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="441" NAME="FSL14_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL15:DRFSL15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="442" NAME="FSL15_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL15:DRFSL15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="443" NAME="FSL15_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL15:DRFSL15" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="444" MSB="0" NAME="FSL15_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL15:DRFSL15" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="445" NAME="FSL15_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL15:DRFSL15" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="446" NAME="FSL15_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL15:DWFSL15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="447" NAME="FSL15_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL15:DWFSL15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="448" NAME="FSL15_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL15:DWFSL15" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="449" MSB="0" NAME="FSL15_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL15:DWFSL15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="450" NAME="FSL15_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL15:DWFSL15" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="451" NAME="FSL15_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="M0_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="452" NAME="M0_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M0_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="453" MSB="31" NAME="M0_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M0_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M0_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="454" NAME="M0_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M0_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="455" NAME="M0_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S0_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="456" NAME="S0_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S0_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="457" MSB="31" NAME="S0_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S0_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S0_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="458" NAME="S0_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S0_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="459" NAME="S0_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M1_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="460" NAME="M1_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M1_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="461" MSB="31" NAME="M1_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M1_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M1_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="462" NAME="M1_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M1_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="463" NAME="M1_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S1_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="464" NAME="S1_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S1_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="465" MSB="31" NAME="S1_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S1_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S1_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="466" NAME="S1_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S1_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="467" NAME="S1_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M2_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="468" NAME="M2_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M2_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="469" MSB="31" NAME="M2_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M2_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M2_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="470" NAME="M2_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M2_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="471" NAME="M2_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S2_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="472" NAME="S2_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S2_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="473" MSB="31" NAME="S2_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S2_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S2_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="474" NAME="S2_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S2_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="475" NAME="S2_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M3_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="476" NAME="M3_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M3_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="477" MSB="31" NAME="M3_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M3_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M3_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="478" NAME="M3_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M3_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="479" NAME="M3_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S3_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="480" NAME="S3_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S3_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="481" MSB="31" NAME="S3_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S3_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S3_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="482" NAME="S3_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S3_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="483" NAME="S3_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M4_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="484" NAME="M4_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M4_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="485" MSB="31" NAME="M4_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M4_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M4_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="486" NAME="M4_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M4_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="487" NAME="M4_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S4_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="488" NAME="S4_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S4_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="489" MSB="31" NAME="S4_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S4_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S4_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="490" NAME="S4_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S4_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="491" NAME="S4_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M5_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="492" NAME="M5_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M5_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="493" MSB="31" NAME="M5_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M5_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M5_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="494" NAME="M5_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M5_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="495" NAME="M5_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S5_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="496" NAME="S5_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S5_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="497" MSB="31" NAME="S5_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S5_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S5_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="498" NAME="S5_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S5_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="499" NAME="S5_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M6_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="500" NAME="M6_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M6_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="501" MSB="31" NAME="M6_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M6_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M6_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="502" NAME="M6_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M6_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="503" NAME="M6_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S6_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="504" NAME="S6_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S6_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="505" MSB="31" NAME="S6_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S6_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S6_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="506" NAME="S6_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S6_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="507" NAME="S6_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M7_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="508" NAME="M7_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M7_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="509" MSB="31" NAME="M7_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M7_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M7_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="510" NAME="M7_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M7_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="511" NAME="M7_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S7_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="512" NAME="S7_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S7_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="513" MSB="31" NAME="S7_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S7_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S7_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="514" NAME="S7_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S7_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="515" NAME="S7_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M8_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="516" NAME="M8_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M8_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="517" MSB="31" NAME="M8_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M8_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M8_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="518" NAME="M8_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M8_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="519" NAME="M8_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S8_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="520" NAME="S8_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S8_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="521" MSB="31" NAME="S8_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S8_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S8_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="522" NAME="S8_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S8_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="523" NAME="S8_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M9_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="524" NAME="M9_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M9_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="525" MSB="31" NAME="M9_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M9_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M9_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="526" NAME="M9_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M9_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="527" NAME="M9_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S9_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="528" NAME="S9_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S9_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="529" MSB="31" NAME="S9_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S9_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S9_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="530" NAME="S9_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S9_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="531" NAME="S9_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M10_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="532" NAME="M10_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M10_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="533" MSB="31" NAME="M10_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M10_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M10_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="534" NAME="M10_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M10_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="535" NAME="M10_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S10_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="536" NAME="S10_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S10_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="537" MSB="31" NAME="S10_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S10_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S10_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="538" NAME="S10_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S10_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="539" NAME="S10_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M11_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="540" NAME="M11_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M11_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="541" MSB="31" NAME="M11_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M11_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M11_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="542" NAME="M11_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M11_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="543" NAME="M11_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S11_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="544" NAME="S11_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S11_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="545" MSB="31" NAME="S11_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S11_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S11_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="546" NAME="S11_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S11_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="547" NAME="S11_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M12_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="548" NAME="M12_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M12_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="549" MSB="31" NAME="M12_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M12_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M12_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="550" NAME="M12_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M12_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="551" NAME="M12_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S12_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="552" NAME="S12_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S12_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="553" MSB="31" NAME="S12_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S12_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S12_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="554" NAME="S12_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S12_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="555" NAME="S12_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M13_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="556" NAME="M13_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M13_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="557" MSB="31" NAME="M13_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M13_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M13_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="558" NAME="M13_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M13_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="559" NAME="M13_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S13_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="560" NAME="S13_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S13_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="561" MSB="31" NAME="S13_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S13_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S13_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="562" NAME="S13_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S13_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="563" NAME="S13_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M14_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="564" NAME="M14_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M14_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="565" MSB="31" NAME="M14_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M14_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M14_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="566" NAME="M14_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M14_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="567" NAME="M14_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S14_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="568" NAME="S14_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S14_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="569" MSB="31" NAME="S14_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S14_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S14_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="570" NAME="S14_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S14_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="571" NAME="S14_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M15_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="572" NAME="M15_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M15_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="573" MSB="31" NAME="M15_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M15_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M15_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="574" NAME="M15_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M15_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="575" NAME="M15_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S15_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="576" NAME="S15_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S15_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="577" MSB="31" NAME="S15_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S15_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S15_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="578" NAME="S15_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S15_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="579" NAME="S15_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="580" NAME="ICACHE_FSL_IN_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="581" NAME="ICACHE_FSL_IN_READ" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="582" MSB="0" NAME="ICACHE_FSL_IN_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="583" NAME="ICACHE_FSL_IN_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="584" NAME="ICACHE_FSL_IN_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="585" NAME="ICACHE_FSL_OUT_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="586" NAME="ICACHE_FSL_OUT_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="587" MSB="0" NAME="ICACHE_FSL_OUT_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="588" NAME="ICACHE_FSL_OUT_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="589" NAME="ICACHE_FSL_OUT_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="590" NAME="DCACHE_FSL_IN_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="591" NAME="DCACHE_FSL_IN_READ" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="592" MSB="0" NAME="DCACHE_FSL_IN_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="593" NAME="DCACHE_FSL_IN_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="594" NAME="DCACHE_FSL_IN_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="595" NAME="DCACHE_FSL_OUT_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="596" NAME="DCACHE_FSL_OUT_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="597" MSB="0" NAME="DCACHE_FSL_OUT_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="598" NAME="DCACHE_FSL_OUT_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="599" NAME="DCACHE_FSL_OUT_FULL" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_DATA="TRUE" IS_VALID="FALSE" MPD_INDEX="2" NAME="DPLB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_ABort"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_ABus"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_UABus"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_BE"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_busLock"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_lockErr"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_MSize"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_priority"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_rdBurst"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_request"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_RNW"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_size"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_type"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_wrBurst"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MBusy"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MWrErr"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MIRQ"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MWrBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MWrDAck"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MAddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MRdBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MRdDAck"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MRdDBus"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MRdWdAddr"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MRearbitrate"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MSSize"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MTimeout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTRUCTION="TRUE" IS_VALID="FALSE" MPD_INDEX="3" NAME="IPLB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_ABort"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_ABus"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_UABus"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_BE"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_busLock"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_lockErr"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_MSize"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_priority"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_rdBurst"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_request"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_RNW"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_size"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_type"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_wrBurst"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MBusy"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MWrErr"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MIRQ"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MWrBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MWrDAck"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MAddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MRdBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MRdDAck"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MRdDBus"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MRdWdAddr"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MRearbitrate"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MSSize"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MTimeout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_dlmb" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_DATA="TRUE" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="DLMB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="RESET"/>
            <PORTMAP DIR="I" PHYSICAL="DATA_READ"/>
            <PORTMAP DIR="I" PHYSICAL="DREADY"/>
            <PORTMAP DIR="I" PHYSICAL="DWAIT"/>
            <PORTMAP DIR="I" PHYSICAL="DCE"/>
            <PORTMAP DIR="I" PHYSICAL="DUE"/>
            <PORTMAP DIR="O" PHYSICAL="DATA_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="DATA_ADDR"/>
            <PORTMAP DIR="O" PHYSICAL="D_AS"/>
            <PORTMAP DIR="O" PHYSICAL="READ_STROBE"/>
            <PORTMAP DIR="O" PHYSICAL="WRITE_STROBE"/>
            <PORTMAP DIR="O" PHYSICAL="BYTE_ENABLE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_ilmb" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_INSTANTIATED="TRUE" IS_INSTRUCTION="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="ILMB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="RESET"/>
            <PORTMAP DIR="I" PHYSICAL="INSTR"/>
            <PORTMAP DIR="I" PHYSICAL="IREADY"/>
            <PORTMAP DIR="I" PHYSICAL="IWAIT"/>
            <PORTMAP DIR="I" PHYSICAL="ICE"/>
            <PORTMAP DIR="I" PHYSICAL="IUE"/>
            <PORTMAP DIR="O" PHYSICAL="INSTR_ADDR"/>
            <PORTMAP DIR="O" PHYSICAL="IFETCH"/>
            <PORTMAP DIR="O" PHYSICAL="I_AS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_160" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_DATA="TRUE" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="4" NAME="M_AXI_DP" PROTOCOL="AXI4LITE" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTRUCTION="TRUE" MPD_INDEX="5" NAME="M_AXI_IP" PROTOCOL="AXI4LITE" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_core" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_DATA="TRUE" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="104" NAME="M_AXI_DC" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_BUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_RREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RUSER"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTRUCTION="TRUE" IS_VALID="FALSE" MPD_INDEX="105" NAME="M_AXI_IC" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_BUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_RREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RUSER"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="70" NAME="M0_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M0_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M0_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M0_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M0_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="71" NAME="S0_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S0_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S0_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S0_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S0_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="72" NAME="M1_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M1_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M1_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M1_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M1_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="73" NAME="S1_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S1_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S1_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S1_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S1_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="74" NAME="M2_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M2_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M2_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M2_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M2_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="75" NAME="S2_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S2_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S2_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S2_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S2_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="76" NAME="M3_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M3_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M3_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M3_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M3_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="77" NAME="S3_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S3_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S3_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S3_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S3_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="78" NAME="M4_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M4_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M4_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M4_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M4_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="79" NAME="S4_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S4_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S4_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S4_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S4_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="80" NAME="M5_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M5_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M5_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M5_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M5_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="81" NAME="S5_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S5_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S5_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S5_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S5_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="82" NAME="M6_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M6_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M6_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M6_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M6_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="83" NAME="S6_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S6_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S6_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S6_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S6_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="84" NAME="M7_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M7_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M7_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M7_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M7_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="85" NAME="S7_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S7_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S7_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S7_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S7_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="86" NAME="M8_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M8_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M8_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M8_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M8_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="87" NAME="S8_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S8_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S8_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S8_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S8_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="88" NAME="M9_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M9_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M9_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M9_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M9_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="89" NAME="S9_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S9_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S9_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S9_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S9_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="90" NAME="M10_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M10_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M10_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M10_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M10_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="91" NAME="S10_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S10_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S10_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S10_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S10_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="92" NAME="M11_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M11_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M11_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M11_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M11_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="93" NAME="S11_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S11_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S11_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S11_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S11_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="94" NAME="M12_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M12_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M12_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M12_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M12_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="95" NAME="S12_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S12_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S12_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S12_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S12_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="96" NAME="M13_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M13_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M13_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M13_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M13_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="97" NAME="S13_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S13_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S13_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S13_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S13_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="98" NAME="M14_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M14_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M14_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M14_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M14_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="99" NAME="S14_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S14_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S14_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S14_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S14_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="100" NAME="M15_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M15_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M15_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M15_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M15_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="101" NAME="S15_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S15_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S15_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S15_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S15_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_intc_0_INTERRUPT" BUSSTD="XIL" BUSSTD_PSF="XIL_MBINTERRUPT" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="108" NAME="INTERRUPT" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="INTERRUPT"/>
            <PORTMAP DIR="I" PHYSICAL="INTERRUPT_ADDRESS"/>
            <PORTMAP DIR="O" PHYSICAL="INTERRUPT_ACK"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_debug" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="106" NAME="DEBUG" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="DBG_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="DBG_TDI"/>
            <PORTMAP DIR="O" PHYSICAL="DBG_TDO"/>
            <PORTMAP DIR="I" PHYSICAL="DBG_REG_EN"/>
            <PORTMAP DIR="I" PHYSICAL="DBG_SHIFT"/>
            <PORTMAP DIR="I" PHYSICAL="DBG_CAPTURE"/>
            <PORTMAP DIR="I" PHYSICAL="DBG_UPDATE"/>
            <PORTMAP DIR="I" PHYSICAL="DEBUG_RST"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBTRACE2" MPD_INDEX="107" NAME="TRACE" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Trace_Instruction"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Valid_Instr"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_PC"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Reg_Write"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Reg_Addr"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_MSR_Reg"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_PID_Reg"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_New_Reg_Value"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Exception_Taken"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Exception_Kind"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Jump_Taken"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Delay_Slot"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Data_Address"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Data_Access"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Data_Read"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Data_Write"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Data_Write_Value"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Data_Byte_Enable"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_DCache_Req"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_DCache_Hit"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_DCache_Rdy"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_DCache_Read"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_ICache_Req"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_ICache_Hit"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_ICache_Rdy"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_OF_PipeRun"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_EX_PipeRun"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_MEM_PipeRun"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_MB_Halted"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Jump_Hit"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="6" NAME="SFSL0" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL0_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="38" NAME="DRFSL0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL0_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="7" NAME="MFSL0" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="39" NAME="DWFSL0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="8" NAME="SFSL1" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL1_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="40" NAME="DRFSL1" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL1_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="9" NAME="MFSL1" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="41" NAME="DWFSL1" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="10" NAME="SFSL2" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL2_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="42" NAME="DRFSL2" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL2_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="11" NAME="MFSL2" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="43" NAME="DWFSL2" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="12" NAME="SFSL3" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL3_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="44" NAME="DRFSL3" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL3_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="13" NAME="MFSL3" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="45" NAME="DWFSL3" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="14" NAME="SFSL4" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL4_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="46" NAME="DRFSL4" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL4_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="15" NAME="MFSL4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="47" NAME="DWFSL4" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="16" NAME="SFSL5" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL5_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="48" NAME="DRFSL5" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL5_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="17" NAME="MFSL5" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="49" NAME="DWFSL5" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="18" NAME="SFSL6" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL6_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="50" NAME="DRFSL6" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL6_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="19" NAME="MFSL6" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="51" NAME="DWFSL6" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="20" NAME="SFSL7" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL7_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="52" NAME="DRFSL7" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL7_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="21" NAME="MFSL7" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="53" NAME="DWFSL7" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="22" NAME="SFSL8" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL8_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="54" NAME="DRFSL8" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL8_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="23" NAME="MFSL8" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="55" NAME="DWFSL8" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="24" NAME="SFSL9" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL9_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="56" NAME="DRFSL9" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL9_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="25" NAME="MFSL9" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="57" NAME="DWFSL9" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="26" NAME="SFSL10" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL10_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="58" NAME="DRFSL10" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL10_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="27" NAME="MFSL10" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="59" NAME="DWFSL10" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="28" NAME="SFSL11" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL11_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="60" NAME="DRFSL11" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL11_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="29" NAME="MFSL11" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="61" NAME="DWFSL11" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="30" NAME="SFSL12" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL12_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="62" NAME="DRFSL12" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL12_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="31" NAME="MFSL12" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="63" NAME="DWFSL12" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="32" NAME="SFSL13" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL13_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="64" NAME="DRFSL13" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL13_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="33" NAME="MFSL13" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="65" NAME="DWFSL13" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="34" NAME="SFSL14" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL14_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="66" NAME="DRFSL14" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL14_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="35" NAME="MFSL14" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="67" NAME="DWFSL14" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="36" NAME="SFSL15" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL15_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="68" NAME="DRFSL15" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL15_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="37" NAME="MFSL15" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="69" NAME="DWFSL15" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_INSTRUCTION="TRUE" IS_VALID="FALSE" MPD_INDEX="103" NAME="IXCL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="ICACHE_FSL_IN_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="ICACHE_FSL_IN_READ"/>
            <PORTMAP DIR="I" PHYSICAL="ICACHE_FSL_IN_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="ICACHE_FSL_IN_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="ICACHE_FSL_IN_EXISTS"/>
            <PORTMAP DIR="O" PHYSICAL="ICACHE_FSL_OUT_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="ICACHE_FSL_OUT_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="ICACHE_FSL_OUT_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="ICACHE_FSL_OUT_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="ICACHE_FSL_OUT_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_DATA="TRUE" IS_VALID="FALSE" MPD_INDEX="102" NAME="DXCL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="DCACHE_FSL_IN_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="DCACHE_FSL_IN_READ"/>
            <PORTMAP DIR="I" PHYSICAL="DCACHE_FSL_IN_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="DCACHE_FSL_IN_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="DCACHE_FSL_IN_EXISTS"/>
            <PORTMAP DIR="O" PHYSICAL="DCACHE_FSL_OUT_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="DCACHE_FSL_OUT_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="DCACHE_FSL_OUT_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="DCACHE_FSL_OUT_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="DCACHE_FSL_OUT_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="131071" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001ffff" INSTANCE="microblaze_0_d_bram_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="131072" SIZEABRV="128K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="microblaze_0_dlmb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="131071" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001ffff" INSTANCE="microblaze_0_i_bram_ctrl" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="131072" SIZEABRV="128K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="microblaze_0_ilmb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="269484032" BASENAME="C_BASEADDR" BASEVALUE="0x10100000" HIGHDECIMAL="269549567" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1010FFFF" INSTANCE="warplab_trigger_proc" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="270532608" BASENAME="C_BASEADDR" BASEVALUE="0x10200000" HIGHDECIMAL="270598143" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1020FFFF" INSTANCE="warplab_agc" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="271581184" BASENAME="C_BASEADDR" BASEVALUE="0x10300000" HIGHDECIMAL="271646719" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1030FFFF" INSTANCE="warplab_buffers" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="268435456" BASENAME="C_BASEADDR" BASEVALUE="0x10000000" HIGHDECIMAL="268500991" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1000FFFF" INSTANCE="axi_intc_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="301989888" BASENAME="C_BASEADDR" BASEVALUE="0x12000000" HIGHDECIMAL="302055423" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1200FFFF" INSTANCE="axi_cdma_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="285212672" BASENAME="C_BASEADDR" BASEVALUE="0x11000000" HIGHDECIMAL="285474815" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1103FFFF" INSTANCE="eth_a_mac" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="262144" SIZEABRV="256K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="287309824" BASENAME="C_BASEADDR" BASEVALUE="0x11200000" HIGHDECIMAL="287375359" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1120FFFF" INSTANCE="eth_a_dma" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="286261248" BASENAME="C_BASEADDR" BASEVALUE="0x11100000" HIGHDECIMAL="286523391" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1113FFFF" INSTANCE="eth_b_mac" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="262144" SIZEABRV="256K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="288358400" BASENAME="C_BASEADDR" BASEVALUE="0x11300000" HIGHDECIMAL="288423935" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1130FFFF" INSTANCE="eth_b_dma" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1342177280" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x50000000" HIGHDECIMAL="1342308351" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x5001FFFF" INSTANCE="axi_bram_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="131072" SIZEABRV="128K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi2axi_connector_2"/>
            <ROUTEPNT INDEX="2" INSTANCE="axi_interconnect_core"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1090519040" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x41000000" HIGHDECIMAL="1090650111" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4101FFFF" INSTANCE="rfa_iq_rx_buffer_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="131072" SIZEABRV="128K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi2axi_connector_2"/>
            <ROUTEPNT INDEX="2" INSTANCE="axi_interconnect_core"/>
            <ROUTEPNT INDEX="3" INSTANCE="axi2axi_connector_1"/>
            <ROUTEPNT INDEX="4" INSTANCE="axi_interconnect_buffers"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1090650112" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x41020000" HIGHDECIMAL="1090666495" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x41023FFF" INSTANCE="rfa_rssi_buffer_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="16384" SIZEABRV="16K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi2axi_connector_2"/>
            <ROUTEPNT INDEX="2" INSTANCE="axi_interconnect_core"/>
            <ROUTEPNT INDEX="3" INSTANCE="axi2axi_connector_1"/>
            <ROUTEPNT INDEX="4" INSTANCE="axi_interconnect_buffers"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1090781184" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x41040000" HIGHDECIMAL="1090912255" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4105FFFF" INSTANCE="rfa_iq_tx_buffer_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="131072" SIZEABRV="128K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi2axi_connector_2"/>
            <ROUTEPNT INDEX="2" INSTANCE="axi_interconnect_core"/>
            <ROUTEPNT INDEX="3" INSTANCE="axi2axi_connector_1"/>
            <ROUTEPNT INDEX="4" INSTANCE="axi_interconnect_buffers"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1091043328" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x41080000" HIGHDECIMAL="1091174399" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4109FFFF" INSTANCE="rfb_iq_rx_buffer_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="131072" SIZEABRV="128K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi2axi_connector_2"/>
            <ROUTEPNT INDEX="2" INSTANCE="axi_interconnect_core"/>
            <ROUTEPNT INDEX="3" INSTANCE="axi2axi_connector_1"/>
            <ROUTEPNT INDEX="4" INSTANCE="axi_interconnect_buffers"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1091174400" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x410A0000" HIGHDECIMAL="1091190783" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x410A3FFF" INSTANCE="rfb_rssi_buffer_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="16384" SIZEABRV="16K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi2axi_connector_2"/>
            <ROUTEPNT INDEX="2" INSTANCE="axi_interconnect_core"/>
            <ROUTEPNT INDEX="3" INSTANCE="axi2axi_connector_1"/>
            <ROUTEPNT INDEX="4" INSTANCE="axi_interconnect_buffers"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1091305472" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x410C0000" HIGHDECIMAL="1091436543" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x410DFFFF" INSTANCE="rfb_iq_tx_buffer_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="131072" SIZEABRV="128K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi2axi_connector_2"/>
            <ROUTEPNT INDEX="2" INSTANCE="axi_interconnect_core"/>
            <ROUTEPNT INDEX="3" INSTANCE="axi2axi_connector_1"/>
            <ROUTEPNT INDEX="4" INSTANCE="axi_interconnect_buffers"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="546308096" BASENAME="C_BASEADDR" BASEVALUE="0x20900000" HIGHDECIMAL="546373631" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2090FFFF" INSTANCE="w3_iic_eeprom_onboard" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi2axi_connector_5"/>
            <ROUTEPNT INDEX="2" INSTANCE="axi_interconnect_periph_80"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="537919488" BASENAME="C_BASEADDR" BASEVALUE="0x20100000" HIGHDECIMAL="537985023" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2010FFFF" INSTANCE="w3_clock_controller_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi2axi_connector_5"/>
            <ROUTEPNT INDEX="2" INSTANCE="axi_interconnect_periph_80"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="541065216" BASENAME="C_BASEADDR" BASEVALUE="0x20400000" HIGHDECIMAL="541130751" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2040FFFF" INSTANCE="w3_ad_controller_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi2axi_connector_5"/>
            <ROUTEPNT INDEX="2" INSTANCE="axi_interconnect_periph_80"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="538968064" BASENAME="C_BASEADDR" BASEVALUE="0x20200000" HIGHDECIMAL="539033599" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2020FFFF" INSTANCE="w3_userio" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi2axi_connector_5"/>
            <ROUTEPNT INDEX="2" INSTANCE="axi_interconnect_periph_80"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="540016640" BASENAME="C_BASEADDR" BASEVALUE="0x20300000" HIGHDECIMAL="540082175" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2030FFFF" INSTANCE="radio_controller_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi2axi_connector_5"/>
            <ROUTEPNT INDEX="2" INSTANCE="axi_interconnect_periph_80"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="545259520" BASENAME="C_BASEADDR" BASEVALUE="0x20800000" HIGHDECIMAL="545325055" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2080FFFF" INSTANCE="usb_uart" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi2axi_connector_5"/>
            <ROUTEPNT INDEX="2" INSTANCE="axi_interconnect_periph_80"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="544210944" BASENAME="C_BASEADDR" BASEVALUE="0x20700000" HIGHDECIMAL="544276479" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2070FFFF" INSTANCE="axi_timer_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi2axi_connector_5"/>
            <ROUTEPNT INDEX="2" INSTANCE="axi_interconnect_periph_80"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="543162368" BASENAME="C_BASEADDR" BASEVALUE="0x20600000" HIGHDECIMAL="543227903" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2060FFFF" INSTANCE="axi_sysmon_adc_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi2axi_connector_5"/>
            <ROUTEPNT INDEX="2" INSTANCE="axi_interconnect_periph_80"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="542113792" BASENAME="C_BASEADDR" BASEVALUE="0x20500000" HIGHDECIMAL="542179327" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2050FFFF" INSTANCE="axi_gpio_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi2axi_connector_5"/>
            <ROUTEPNT INDEX="2" INSTANCE="axi_interconnect_periph_80"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2147483648" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x80000000" HIGHDECIMAL="4294967295" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="ddr3_sodimm" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="-2147483648" SIZEABRV="2G">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_core"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1073741824" BASENAME="C_S_AXI_RNG00_BASEADDR" BASEVALUE="0x40000000" BRIDGE_TO="M_AXI" HIGHDECIMAL="2147483647" HIGHNAME="C_S_AXI_RNG00_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="axi2axi_connector_2" MEMTYPE="BRIDGE" SIZE="1073741824" SIZEABRV="1G">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="536870912" BASENAME="C_S_AXI_RNG00_BASEADDR" BASEVALUE="0x20000000" BRIDGE_TO="M_AXI" HIGHDECIMAL="805306367" HIGHNAME="C_S_AXI_RNG00_HIGHADDR" HIGHVALUE="0x2FFFFFFF" INSTANCE="axi2axi_connector_5" MEMTYPE="BRIDGE" SIZE="268435456" SIZEABRV="256M">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi_interconnect_periph_160"/>
          </ACCESSROUTE>
        </MEMRANGE>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="microblaze_0_d_bram_ctrl"/>
        <PERIPHERAL INSTANCE="microblaze_0_i_bram_ctrl"/>
        <PERIPHERAL INSTANCE="warplab_trigger_proc"/>
        <PERIPHERAL INSTANCE="warplab_agc"/>
        <PERIPHERAL INSTANCE="warplab_buffers"/>
        <PERIPHERAL INSTANCE="axi_intc_0"/>
        <PERIPHERAL INSTANCE="axi_cdma_0"/>
        <PERIPHERAL INSTANCE="eth_a_mac"/>
        <PERIPHERAL INSTANCE="eth_a_dma"/>
        <PERIPHERAL INSTANCE="eth_b_mac"/>
        <PERIPHERAL INSTANCE="eth_b_dma"/>
        <PERIPHERAL INSTANCE="axi_bram_0"/>
        <PERIPHERAL INSTANCE="rfa_iq_rx_buffer_ctrl"/>
        <PERIPHERAL INSTANCE="rfa_rssi_buffer_ctrl"/>
        <PERIPHERAL INSTANCE="rfa_iq_tx_buffer_ctrl"/>
        <PERIPHERAL INSTANCE="rfb_iq_rx_buffer_ctrl"/>
        <PERIPHERAL INSTANCE="rfb_rssi_buffer_ctrl"/>
        <PERIPHERAL INSTANCE="rfb_iq_tx_buffer_ctrl"/>
        <PERIPHERAL INSTANCE="w3_iic_eeprom_onboard"/>
        <PERIPHERAL INSTANCE="w3_clock_controller_0"/>
        <PERIPHERAL INSTANCE="w3_ad_controller_0"/>
        <PERIPHERAL INSTANCE="w3_userio"/>
        <PERIPHERAL INSTANCE="radio_controller_0"/>
        <PERIPHERAL INSTANCE="usb_uart"/>
        <PERIPHERAL INSTANCE="axi_timer_0"/>
        <PERIPHERAL INSTANCE="axi_sysmon_adc_0"/>
        <PERIPHERAL INSTANCE="axi_gpio_0"/>
        <PERIPHERAL INSTANCE="ddr3_sodimm"/>
      </PERIPHERALS>
      <INTERRUPTINFO TYPE="TARGET">
        <SOURCE INSTANCE="axi_intc_0" INTC_INDEX="0"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE BUSSTD="LMB" BUSSTD_PSF="LMB" HWVERSION="2.00.b" INSTANCE="microblaze_0_ilmb" IPTYPE="BUS" MHS_INDEX="28" MODCLASS="BUS" MODTYPE="lmb_v10">
      <DESCRIPTION TYPE="SHORT">Local Memory Bus (LMB) 1.0</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'The LMB is a fast, local bus for connecting MicroBlaze I and D ports to peripherals and BRAM'</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_LMB_NUM_SLAVES" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Bus Slaves </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="1" NAME="C_LMB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Address Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_LMB_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Data Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="3" NAME="C_EXT_RESET_HIGH" TYPE="integer" VALUE="1">
          <DESCRIPTION>Active High External Reset</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1" NAME="SYS_RST" SIGIS="RST" SIGNAME="proc_sys_reset_0_BUS_STRUCT_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Bus_Struct_Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="160000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="LMB_CLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_LMB_Rst" DIR="O" MPD_INDEX="2" NAME="LMB_Rst" SIGIS="RST" SIGNAME="microblaze_0_ilmb_LMB_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="LMB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_M_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="M_ABus" RIGHT="31" SIGNAME="microblaze_0_ilmb_M_ABus" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="microblaze_0" PORT="INSTR_ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_M_ReadStrobe" DIR="I" MPD_INDEX="4" NAME="M_ReadStrobe" SIGNAME="microblaze_0_ilmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="microblaze_0" PORT="IFETCH"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_M_WriteStrobe" DIR="I" MPD_INDEX="5" NAME="M_WriteStrobe" SIGNAME="microblaze_0_ilmb_M_WriteStrobe">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_M_AddrStrobe" DIR="I" MPD_INDEX="6" NAME="M_AddrStrobe" SIGNAME="microblaze_0_ilmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="microblaze_0" PORT="I_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_M_DBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="7" MSB="0" NAME="M_DBus" RIGHT="31" SIGNAME="microblaze_0_ilmb_M_DBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_M_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="8" MSB="0" NAME="M_BE" RIGHT="3" SIGNAME="microblaze_0_ilmb_M_BE" VECFORMULA="[0:(C_LMB_DWIDTH+7)/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_Sl_DBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="9" MSB="0" NAME="Sl_DBus" RIGHT="31" SIGNAME="microblaze_0_ilmb_Sl_DBus" VECFORMULA="[0:(C_LMB_DWIDTH*C_LMB_NUM_SLAVES)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_Sl_Ready" DIR="I" MPD_INDEX="10" NAME="Sl_Ready" SIGNAME="microblaze_0_ilmb_Sl_Ready" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_Sl_Wait" DIR="I" MPD_INDEX="11" NAME="Sl_Wait" SIGNAME="microblaze_0_ilmb_Sl_Wait" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_Sl_UE" DIR="I" MPD_INDEX="12" NAME="Sl_UE" SIGNAME="microblaze_0_ilmb_Sl_UE" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_Sl_CE" DIR="I" MPD_INDEX="13" NAME="Sl_CE" SIGNAME="microblaze_0_ilmb_Sl_CE" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_LMB_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="14" MSB="0" NAME="LMB_ABus" RIGHT="31" SIGNAME="microblaze_0_ilmb_LMB_ABus" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_LMB_ReadStrobe" DIR="O" MPD_INDEX="15" NAME="LMB_ReadStrobe" SIGNAME="microblaze_0_ilmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_LMB_WriteStrobe" DIR="O" MPD_INDEX="16" NAME="LMB_WriteStrobe" SIGNAME="microblaze_0_ilmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_LMB_AddrStrobe" DIR="O" MPD_INDEX="17" NAME="LMB_AddrStrobe" SIGNAME="microblaze_0_ilmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_LMB_ReadDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="18" MSB="0" NAME="LMB_ReadDBus" RIGHT="31" SIGNAME="microblaze_0_ilmb_LMB_ReadDBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="microblaze_0" PORT="INSTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_LMB_WriteDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="19" MSB="0" NAME="LMB_WriteDBus" RIGHT="31" SIGNAME="microblaze_0_ilmb_LMB_WriteDBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_LMB_Ready" DIR="O" MPD_INDEX="20" NAME="LMB_Ready" SIGNAME="microblaze_0_ilmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="microblaze_0" PORT="IREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_LMB_Wait" DIR="O" MPD_INDEX="21" NAME="LMB_Wait" SIGNAME="microblaze_0_ilmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="microblaze_0" PORT="IWAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_LMB_UE" DIR="O" MPD_INDEX="22" NAME="LMB_UE" SIGNAME="microblaze_0_ilmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="microblaze_0" PORT="IUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_LMB_CE" DIR="O" MPD_INDEX="23" NAME="LMB_CE" SIGNAME="microblaze_0_ilmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="microblaze_0" PORT="ICE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_ilmb_LMB_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="24" MSB="0" NAME="LMB_BE" RIGHT="3" SIGNAME="microblaze_0_ilmb_LMB_BE" VECFORMULA="[0:(C_LMB_DWIDTH+7)/8-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="reset_0"/>
      </IOINTERFACES>
    </MODULE>
    <MODULE HWVERSION="3.10.c" INSTANCE="microblaze_0_i_bram_ctrl" IPTYPE="PERIPHERAL" MHS_INDEX="29" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">LMB BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg061-lmb-bram-if-cntlr.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="2" MPD_INDEX="0" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>LMB BRAM Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="3" MPD_INDEX="1" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x0001ffff">
          <DESCRIPTION>LMB BRAM High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_FAMILY" TYPE="string" VALUE="virtex6"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" ENDIAN="BIG" LSB="31" MPD_INDEX="3" MSB="0" NAME="C_MASK" TYPE="std_logic_vector" VALUE="0xf0000000">
          <DESCRIPTION>SLMB Address Decode Mask</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" ENDIAN="BIG" LSB="31" MPD_INDEX="4" MSB="0" NAME="C_MASK1" TYPE="std_logic_vector" VALUE="0x00800000">
          <DESCRIPTION>SLMB1 Address Decode Mask</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" ENDIAN="BIG" LSB="31" MPD_INDEX="5" MSB="0" NAME="C_MASK2" TYPE="std_logic_vector" VALUE="0x00800000">
          <DESCRIPTION>SLMB2 Address Decode Mask</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" ENDIAN="BIG" LSB="31" MPD_INDEX="6" MSB="0" NAME="C_MASK3" TYPE="std_logic_vector" VALUE="0x00800000">
          <DESCRIPTION>SLMB3 Address Decode Mask</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="7" NAME="C_LMB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Address Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="8" NAME="C_LMB_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Data Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_ECC" TYPE="integer" VALUE="0">
          <DESCRIPTION>Error Correction Code </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_INTERCONNECT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Select Interconnect </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_FAULT_INJECT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Fault Inject Registers </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_CE_FAILING_REGISTERS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Correctable Error First Failing Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_UE_FAILING_REGISTERS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Uncorrectable Error First Failing Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_ECC_STATUS_REGISTERS" TYPE="integer" VALUE="0">
          <DESCRIPTION>ECC Status and Control Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_ECC_ONOFF_REGISTER" TYPE="integer" VALUE="0">
          <DESCRIPTION>ECC On/Off Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="16" NAME="C_ECC_ONOFF_RESET_VALUE" TYPE="integer" VALUE="1">
          <DESCRIPTION>ECC On/Off Reset Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="17" NAME="C_CE_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Correctable Error Counter Register Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="18" NAME="C_WRITE_ACCESS" TYPE="integer" VALUE="2">
          <DESCRIPTION>Write Access setting </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_NUM_LMB" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of LMB ports </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" MPD_INDEX="20" NAME="C_SPLB_CTRL_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Base Address for PLB Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" MPD_INDEX="21" NAME="C_SPLB_CTRL_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>High Address for PLB Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="22" NAME="C_SPLB_CTRL_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="23" NAME="C_SPLB_CTRL_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_SPLB_CTRL_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="25" NAME="C_SPLB_CTRL_MID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="26" NAME="C_SPLB_CTRL_NUM_MASTERS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="27" NAME="C_SPLB_CTRL_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="28" NAME="C_SPLB_CTRL_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="29" NAME="C_SPLB_CTRL_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>Frequency of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="30" NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>S_AXI_CTRL Clock Frequency</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" MPD_INDEX="31" NAME="C_S_AXI_CTRL_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>S_AXI_CTRL Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" MPD_INDEX="32" NAME="C_S_AXI_CTRL_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>S_AXI_CTRL High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="33" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>S_AXI_CTRL Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>S_AXI_CTRL Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="35" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>S_AXI_CTRL Protocol</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SLMB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="LMB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_ilmb_LMB_Rst" DIR="I" MPD_INDEX="1" NAME="LMB_Rst" SIGIS="RST" SIGNAME="microblaze_0_ilmb_LMB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="LMB_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_ilmb_LMB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="LMB_ABus" RIGHT="31" SIGNAME="microblaze_0_ilmb_LMB_ABus" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="LMB_ABUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_ilmb_LMB_WriteDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="LMB_WriteDBus" RIGHT="31" SIGNAME="microblaze_0_ilmb_LMB_WriteDBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="LMB_WRITEDBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_ilmb_LMB_AddrStrobe" DIR="I" MPD_INDEX="4" NAME="LMB_AddrStrobe" SIGNAME="microblaze_0_ilmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="LMB_ADDRSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_ilmb_LMB_ReadStrobe" DIR="I" MPD_INDEX="5" NAME="LMB_ReadStrobe" SIGNAME="microblaze_0_ilmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="LMB_READSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_ilmb_LMB_WriteStrobe" DIR="I" MPD_INDEX="6" NAME="LMB_WriteStrobe" SIGNAME="microblaze_0_ilmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="LMB_WRITESTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_ilmb_LMB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="7" MSB="0" NAME="LMB_BE" RIGHT="3" SIGNAME="microblaze_0_ilmb_LMB_BE" VECFORMULA="[0:C_LMB_DWIDTH/8-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_ilmb_Sl_DBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="8" MSB="0" NAME="Sl_DBus" RIGHT="31" SIGNAME="microblaze_0_ilmb_Sl_DBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="SL_DBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_ilmb_Sl_Ready" DIR="O" MPD_INDEX="9" NAME="Sl_Ready" SIGNAME="microblaze_0_ilmb_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="SL_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_ilmb_Sl_Wait" DIR="O" MPD_INDEX="10" NAME="Sl_Wait" SIGNAME="microblaze_0_ilmb_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="SL_WAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_ilmb_Sl_UE" DIR="O" MPD_INDEX="11" NAME="Sl_UE" SIGNAME="microblaze_0_ilmb_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="SL_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_ilmb_Sl_CE" DIR="O" MPD_INDEX="12" NAME="Sl_CE" SIGNAME="microblaze_0_ilmb_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_ilmb" PORT="SL_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="13" MSB="0" NAME="LMB1_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_AWIDTH-1]"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="14" MSB="0" NAME="LMB1_WriteDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="15" NAME="LMB1_AddrStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="16" NAME="LMB1_ReadStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="17" NAME="LMB1_WriteStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="3" MPD_INDEX="18" MSB="0" NAME="LMB1_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH/8-1]"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="19" MSB="0" NAME="Sl1_DBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="20" NAME="Sl1_Ready" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="21" NAME="Sl1_Wait" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="22" NAME="Sl1_UE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="23" NAME="Sl1_CE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="24" MSB="0" NAME="LMB2_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_AWIDTH-1]"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="25" MSB="0" NAME="LMB2_WriteDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="26" NAME="LMB2_AddrStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="27" NAME="LMB2_ReadStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="28" NAME="LMB2_WriteStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="3" MPD_INDEX="29" MSB="0" NAME="LMB2_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH/8-1]"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="30" MSB="0" NAME="Sl2_DBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="31" NAME="Sl2_Ready" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="32" NAME="Sl2_Wait" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="33" NAME="Sl2_UE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="34" NAME="Sl2_CE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="35" MSB="0" NAME="LMB3_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_AWIDTH-1]"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="36" MSB="0" NAME="LMB3_WriteDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="37" NAME="LMB3_AddrStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="38" NAME="LMB3_ReadStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="39" NAME="LMB3_WriteStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="3" MPD_INDEX="40" MSB="0" NAME="LMB3_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH/8-1]"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="41" MSB="0" NAME="Sl3_DBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="42" NAME="Sl3_Ready" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="43" NAME="Sl3_Wait" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="44" NAME="Sl3_UE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="45" NAME="Sl3_CE" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Rst" DIR="O" MPD_INDEX="46" NAME="BRAM_Rst_A" SIGIS="RST" SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="microblaze_0_bram_block" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Clk" DIR="O" MPD_INDEX="47" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="microblaze_0_bram_block" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN" DIR="O" MPD_INDEX="48" NAME="BRAM_EN_A" SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="microblaze_0_bram_block" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="49" MSB="0" NAME="BRAM_WEN_A" RIGHT="3" SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN" VECFORMULA="[0:((C_LMB_DWIDTH+8*C_ECC)/8)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="microblaze_0_bram_block" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="50" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="microblaze_0_bram_block" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Din" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="51" MSB="0" NAME="BRAM_Din_A" RIGHT="31" SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Din" VECFORMULA="[0:C_LMB_DWIDTH-1+8*C_ECC]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="microblaze_0_bram_block" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Dout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="52" MSB="0" NAME="BRAM_Dout_A" RIGHT="31" SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Dout" VECFORMULA="[0:C_LMB_DWIDTH-1+8*C_ECC]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="microblaze_0_bram_block" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="53" NAME="Interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="54" NAME="UE" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="55" NAME="CE" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="56" MSB="0" NAME="SPLB_CTRL_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="57" NAME="SPLB_CTRL_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="58" NAME="SPLB_CTRL_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="59" NAME="SPLB_CTRL_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="60" MSB="0" NAME="SPLB_CTRL_PLB_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:((C_SPLB_CTRL_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="61" MSB="0" NAME="SPLB_CTRL_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="62" MSB="0" NAME="SPLB_CTRL_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="63" MSB="0" NAME="SPLB_CTRL_PLB_wrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_DWIDTH-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="64" NAME="SPLB_CTRL_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="65" MSB="0" NAME="SPLB_CTRL_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="66" NAME="SPLB_CTRL_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="67" NAME="SPLB_CTRL_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="68" NAME="SPLB_CTRL_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="69" NAME="SPLB_CTRL_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="70" MSB="0" NAME="SPLB_CTRL_Sl_rdDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_DWIDTH-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="71" NAME="SPLB_CTRL_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="72" NAME="SPLB_CTRL_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="73" NAME="SPLB_CTRL_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="74" NAME="SPLB_CTRL_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="75" NAME="SPLB_CTRL_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="76" MSB="0" NAME="SPLB_CTRL_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="77" NAME="SPLB_CTRL_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="78" NAME="SPLB_CTRL_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="79" NAME="SPLB_CTRL_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="80" NAME="SPLB_CTRL_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="81" NAME="SPLB_CTRL_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="82" MSB="0" NAME="SPLB_CTRL_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="83" NAME="SPLB_CTRL_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="84" NAME="SPLB_CTRL_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="85" NAME="SPLB_CTRL_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="86" NAME="SPLB_CTRL_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="87" NAME="SPLB_CTRL_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="88" MSB="0" NAME="SPLB_CTRL_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="89" MSB="0" NAME="SPLB_CTRL_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="90" MSB="0" NAME="SPLB_CTRL_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="91" MSB="0" NAME="SPLB_CTRL_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="92" NAME="SPLB_CTRL_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="93" MSB="0" NAME="SPLB_CTRL_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="94" NAME="SPLB_CTRL_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="95" NAME="SPLB_CTRL_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="96" NAME="S_AXI_CTRL_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="97" NAME="S_AXI_CTRL_ARESETN" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="98" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="99" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="100" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="101" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="102" MSB="3" NAME="S_AXI_CTRL_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_S_AXI_CTRL_DATA_WIDTH/8)-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="103" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="104" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="105" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="106" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="107" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="108" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="109" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="110" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="111" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="112" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="113" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="114" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_ilmb" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SLMB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LMB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_WriteStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_DBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_Ready"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_Wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_UE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_CE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_VALID="FALSE" MPD_INDEX="1" NAME="SLMB1" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LMB1_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_WriteDBus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_AddrStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_ReadStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_WriteStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_DBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_Ready"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_Wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_UE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_CE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_VALID="FALSE" MPD_INDEX="2" NAME="SLMB2" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LMB2_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_WriteDBus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_AddrStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_ReadStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_WriteStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_DBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_Ready"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_Wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_UE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_CE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_VALID="FALSE" MPD_INDEX="3" NAME="SLMB3" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LMB3_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_WriteDBus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_AddrStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_ReadStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_WriteStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_DBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_Ready"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_Wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_UE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_CE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="4" NAME="BRAM_PORT" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="5" NAME="SPLB_CTRL" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="6" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="131071" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001ffff" MEMTYPE="MEMORY" MINSIZE="0x800" SIZE="131072" SIZEABRV="128K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SLMB"/>
            <SLAVE BUSINTERFACE="SLMB1"/>
            <SLAVE BUSINTERFACE="SLMB2"/>
            <SLAVE BUSINTERFACE="SLMB3"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB_CTRL_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_SPLB_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB_CTRL"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE BUSSTD="LMB" BUSSTD_PSF="LMB" HWVERSION="2.00.b" INSTANCE="microblaze_0_dlmb" IPTYPE="BUS" MHS_INDEX="30" MODCLASS="BUS" MODTYPE="lmb_v10">
      <DESCRIPTION TYPE="SHORT">Local Memory Bus (LMB) 1.0</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'The LMB is a fast, local bus for connecting MicroBlaze I and D ports to peripherals and BRAM'</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_LMB_NUM_SLAVES" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Bus Slaves </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="1" NAME="C_LMB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Address Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_LMB_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Data Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="3" NAME="C_EXT_RESET_HIGH" TYPE="integer" VALUE="1">
          <DESCRIPTION>Active High External Reset</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1" NAME="SYS_RST" SIGIS="RST" SIGNAME="proc_sys_reset_0_BUS_STRUCT_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Bus_Struct_Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="160000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="LMB_CLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_LMB_Rst" DIR="O" MPD_INDEX="2" NAME="LMB_Rst" SIGIS="RST" SIGNAME="microblaze_0_dlmb_LMB_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB:ILMB]" INSTANCE="microblaze_0" PORT="RESET"/>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="LMB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_M_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="M_ABus" RIGHT="31" SIGNAME="microblaze_0_dlmb_M_ABus" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="DATA_ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_M_ReadStrobe" DIR="I" MPD_INDEX="4" NAME="M_ReadStrobe" SIGNAME="microblaze_0_dlmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="READ_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_M_WriteStrobe" DIR="I" MPD_INDEX="5" NAME="M_WriteStrobe" SIGNAME="microblaze_0_dlmb_M_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="WRITE_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_M_AddrStrobe" DIR="I" MPD_INDEX="6" NAME="M_AddrStrobe" SIGNAME="microblaze_0_dlmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="D_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_M_DBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="7" MSB="0" NAME="M_DBus" RIGHT="31" SIGNAME="microblaze_0_dlmb_M_DBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="DATA_WRITE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_M_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="8" MSB="0" NAME="M_BE" RIGHT="3" SIGNAME="microblaze_0_dlmb_M_BE" VECFORMULA="[0:(C_LMB_DWIDTH+7)/8-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="BYTE_ENABLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_Sl_DBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="9" MSB="0" NAME="Sl_DBus" RIGHT="31" SIGNAME="microblaze_0_dlmb_Sl_DBus" VECFORMULA="[0:(C_LMB_DWIDTH*C_LMB_NUM_SLAVES)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_Sl_Ready" DIR="I" MPD_INDEX="10" NAME="Sl_Ready" SIGNAME="microblaze_0_dlmb_Sl_Ready" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_Sl_Wait" DIR="I" MPD_INDEX="11" NAME="Sl_Wait" SIGNAME="microblaze_0_dlmb_Sl_Wait" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_Sl_UE" DIR="I" MPD_INDEX="12" NAME="Sl_UE" SIGNAME="microblaze_0_dlmb_Sl_UE" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_Sl_CE" DIR="I" MPD_INDEX="13" NAME="Sl_CE" SIGNAME="microblaze_0_dlmb_Sl_CE" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_LMB_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="14" MSB="0" NAME="LMB_ABus" RIGHT="31" SIGNAME="microblaze_0_dlmb_LMB_ABus" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_LMB_ReadStrobe" DIR="O" MPD_INDEX="15" NAME="LMB_ReadStrobe" SIGNAME="microblaze_0_dlmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_LMB_WriteStrobe" DIR="O" MPD_INDEX="16" NAME="LMB_WriteStrobe" SIGNAME="microblaze_0_dlmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_LMB_AddrStrobe" DIR="O" MPD_INDEX="17" NAME="LMB_AddrStrobe" SIGNAME="microblaze_0_dlmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_LMB_ReadDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="18" MSB="0" NAME="LMB_ReadDBus" RIGHT="31" SIGNAME="microblaze_0_dlmb_LMB_ReadDBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="DATA_READ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_LMB_WriteDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="19" MSB="0" NAME="LMB_WriteDBus" RIGHT="31" SIGNAME="microblaze_0_dlmb_LMB_WriteDBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_LMB_Ready" DIR="O" MPD_INDEX="20" NAME="LMB_Ready" SIGNAME="microblaze_0_dlmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="DREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_LMB_Wait" DIR="O" MPD_INDEX="21" NAME="LMB_Wait" SIGNAME="microblaze_0_dlmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="DWAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_LMB_UE" DIR="O" MPD_INDEX="22" NAME="LMB_UE" SIGNAME="microblaze_0_dlmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="DUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_LMB_CE" DIR="O" MPD_INDEX="23" NAME="LMB_CE" SIGNAME="microblaze_0_dlmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="DCE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="microblaze_0_dlmb_LMB_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="24" MSB="0" NAME="LMB_BE" RIGHT="3" SIGNAME="microblaze_0_dlmb_LMB_BE" VECFORMULA="[0:(C_LMB_DWIDTH+7)/8-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="reset_0"/>
      </IOINTERFACES>
    </MODULE>
    <MODULE HWVERSION="3.10.c" INSTANCE="microblaze_0_d_bram_ctrl" IPTYPE="PERIPHERAL" MHS_INDEX="31" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">LMB BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg061-lmb-bram-if-cntlr.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="2" MPD_INDEX="0" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>LMB BRAM Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="3" MPD_INDEX="1" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x0001ffff">
          <DESCRIPTION>LMB BRAM High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_FAMILY" TYPE="string" VALUE="virtex6"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" ENDIAN="BIG" LSB="31" MPD_INDEX="3" MSB="0" NAME="C_MASK" TYPE="std_logic_vector" VALUE="0xf0000000">
          <DESCRIPTION>SLMB Address Decode Mask</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" ENDIAN="BIG" LSB="31" MPD_INDEX="4" MSB="0" NAME="C_MASK1" TYPE="std_logic_vector" VALUE="0x00800000">
          <DESCRIPTION>SLMB1 Address Decode Mask</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" ENDIAN="BIG" LSB="31" MPD_INDEX="5" MSB="0" NAME="C_MASK2" TYPE="std_logic_vector" VALUE="0x00800000">
          <DESCRIPTION>SLMB2 Address Decode Mask</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" ENDIAN="BIG" LSB="31" MPD_INDEX="6" MSB="0" NAME="C_MASK3" TYPE="std_logic_vector" VALUE="0x00800000">
          <DESCRIPTION>SLMB3 Address Decode Mask</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="7" NAME="C_LMB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Address Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="8" NAME="C_LMB_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Data Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_ECC" TYPE="integer" VALUE="0">
          <DESCRIPTION>Error Correction Code </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_INTERCONNECT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Select Interconnect </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_FAULT_INJECT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Fault Inject Registers </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_CE_FAILING_REGISTERS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Correctable Error First Failing Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_UE_FAILING_REGISTERS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Uncorrectable Error First Failing Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_ECC_STATUS_REGISTERS" TYPE="integer" VALUE="0">
          <DESCRIPTION>ECC Status and Control Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_ECC_ONOFF_REGISTER" TYPE="integer" VALUE="0">
          <DESCRIPTION>ECC On/Off Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="16" NAME="C_ECC_ONOFF_RESET_VALUE" TYPE="integer" VALUE="1">
          <DESCRIPTION>ECC On/Off Reset Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="17" NAME="C_CE_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Correctable Error Counter Register Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="18" NAME="C_WRITE_ACCESS" TYPE="integer" VALUE="2">
          <DESCRIPTION>Write Access setting </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_NUM_LMB" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of LMB ports </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" MPD_INDEX="20" NAME="C_SPLB_CTRL_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Base Address for PLB Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" MPD_INDEX="21" NAME="C_SPLB_CTRL_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>High Address for PLB Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="22" NAME="C_SPLB_CTRL_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="23" NAME="C_SPLB_CTRL_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_SPLB_CTRL_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="25" NAME="C_SPLB_CTRL_MID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="26" NAME="C_SPLB_CTRL_NUM_MASTERS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="27" NAME="C_SPLB_CTRL_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="28" NAME="C_SPLB_CTRL_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="29" NAME="C_SPLB_CTRL_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>Frequency of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="30" NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>S_AXI_CTRL Clock Frequency</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" MPD_INDEX="31" NAME="C_S_AXI_CTRL_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>S_AXI_CTRL Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" MPD_INDEX="32" NAME="C_S_AXI_CTRL_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>S_AXI_CTRL High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="33" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>S_AXI_CTRL Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>S_AXI_CTRL Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="35" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>S_AXI_CTRL Protocol</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SLMB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="LMB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_dlmb_LMB_Rst" DIR="I" MPD_INDEX="1" NAME="LMB_Rst" SIGIS="RST" SIGNAME="microblaze_0_dlmb_LMB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="LMB_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_dlmb_LMB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="LMB_ABus" RIGHT="31" SIGNAME="microblaze_0_dlmb_LMB_ABus" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="LMB_ABUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_dlmb_LMB_WriteDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="LMB_WriteDBus" RIGHT="31" SIGNAME="microblaze_0_dlmb_LMB_WriteDBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="LMB_WRITEDBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_dlmb_LMB_AddrStrobe" DIR="I" MPD_INDEX="4" NAME="LMB_AddrStrobe" SIGNAME="microblaze_0_dlmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="LMB_ADDRSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_dlmb_LMB_ReadStrobe" DIR="I" MPD_INDEX="5" NAME="LMB_ReadStrobe" SIGNAME="microblaze_0_dlmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="LMB_READSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_dlmb_LMB_WriteStrobe" DIR="I" MPD_INDEX="6" NAME="LMB_WriteStrobe" SIGNAME="microblaze_0_dlmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="LMB_WRITESTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_dlmb_LMB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="7" MSB="0" NAME="LMB_BE" RIGHT="3" SIGNAME="microblaze_0_dlmb_LMB_BE" VECFORMULA="[0:C_LMB_DWIDTH/8-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_dlmb_Sl_DBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="8" MSB="0" NAME="Sl_DBus" RIGHT="31" SIGNAME="microblaze_0_dlmb_Sl_DBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="SL_DBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_dlmb_Sl_Ready" DIR="O" MPD_INDEX="9" NAME="Sl_Ready" SIGNAME="microblaze_0_dlmb_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="SL_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_dlmb_Sl_Wait" DIR="O" MPD_INDEX="10" NAME="Sl_Wait" SIGNAME="microblaze_0_dlmb_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="SL_WAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_dlmb_Sl_UE" DIR="O" MPD_INDEX="11" NAME="Sl_UE" SIGNAME="microblaze_0_dlmb_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="SL_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="microblaze_0_dlmb_Sl_CE" DIR="O" MPD_INDEX="12" NAME="Sl_CE" SIGNAME="microblaze_0_dlmb_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_dlmb" PORT="SL_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="13" MSB="0" NAME="LMB1_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_AWIDTH-1]"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="14" MSB="0" NAME="LMB1_WriteDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="15" NAME="LMB1_AddrStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="16" NAME="LMB1_ReadStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="17" NAME="LMB1_WriteStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="3" MPD_INDEX="18" MSB="0" NAME="LMB1_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH/8-1]"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="19" MSB="0" NAME="Sl1_DBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="20" NAME="Sl1_Ready" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="21" NAME="Sl1_Wait" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="22" NAME="Sl1_UE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="23" NAME="Sl1_CE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="24" MSB="0" NAME="LMB2_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_AWIDTH-1]"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="25" MSB="0" NAME="LMB2_WriteDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="26" NAME="LMB2_AddrStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="27" NAME="LMB2_ReadStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="28" NAME="LMB2_WriteStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="3" MPD_INDEX="29" MSB="0" NAME="LMB2_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH/8-1]"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="30" MSB="0" NAME="Sl2_DBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="31" NAME="Sl2_Ready" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="32" NAME="Sl2_Wait" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="33" NAME="Sl2_UE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="34" NAME="Sl2_CE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="35" MSB="0" NAME="LMB3_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_AWIDTH-1]"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="36" MSB="0" NAME="LMB3_WriteDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="37" NAME="LMB3_AddrStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="38" NAME="LMB3_ReadStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="39" NAME="LMB3_WriteStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="3" MPD_INDEX="40" MSB="0" NAME="LMB3_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH/8-1]"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="41" MSB="0" NAME="Sl3_DBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="42" NAME="Sl3_Ready" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="43" NAME="Sl3_Wait" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="44" NAME="Sl3_UE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="45" NAME="Sl3_CE" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Rst" DIR="O" MPD_INDEX="46" NAME="BRAM_Rst_A" SIGIS="RST" SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="microblaze_0_bram_block" PORT="BRAM_Rst_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Clk" DIR="O" MPD_INDEX="47" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="microblaze_0_bram_block" PORT="BRAM_Clk_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN" DIR="O" MPD_INDEX="48" NAME="BRAM_EN_A" SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="microblaze_0_bram_block" PORT="BRAM_EN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="49" MSB="0" NAME="BRAM_WEN_A" RIGHT="3" SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN" VECFORMULA="[0:((C_LMB_DWIDTH+8*C_ECC)/8)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="microblaze_0_bram_block" PORT="BRAM_WEN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="50" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="microblaze_0_bram_block" PORT="BRAM_Addr_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Din" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="51" MSB="0" NAME="BRAM_Din_A" RIGHT="31" SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Din" VECFORMULA="[0:C_LMB_DWIDTH-1+8*C_ECC]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="microblaze_0_bram_block" PORT="BRAM_Din_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Dout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="52" MSB="0" NAME="BRAM_Dout_A" RIGHT="31" SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Dout" VECFORMULA="[0:C_LMB_DWIDTH-1+8*C_ECC]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="microblaze_0_bram_block" PORT="BRAM_Dout_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="53" NAME="Interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="54" NAME="UE" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="55" NAME="CE" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="56" MSB="0" NAME="SPLB_CTRL_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="57" NAME="SPLB_CTRL_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="58" NAME="SPLB_CTRL_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="59" NAME="SPLB_CTRL_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="60" MSB="0" NAME="SPLB_CTRL_PLB_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:((C_SPLB_CTRL_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="61" MSB="0" NAME="SPLB_CTRL_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="62" MSB="0" NAME="SPLB_CTRL_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="63" MSB="0" NAME="SPLB_CTRL_PLB_wrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_DWIDTH-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="64" NAME="SPLB_CTRL_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="65" MSB="0" NAME="SPLB_CTRL_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="66" NAME="SPLB_CTRL_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="67" NAME="SPLB_CTRL_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="68" NAME="SPLB_CTRL_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="69" NAME="SPLB_CTRL_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="70" MSB="0" NAME="SPLB_CTRL_Sl_rdDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_DWIDTH-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="71" NAME="SPLB_CTRL_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="72" NAME="SPLB_CTRL_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="73" NAME="SPLB_CTRL_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="74" NAME="SPLB_CTRL_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="75" NAME="SPLB_CTRL_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="76" MSB="0" NAME="SPLB_CTRL_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="77" NAME="SPLB_CTRL_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="78" NAME="SPLB_CTRL_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="79" NAME="SPLB_CTRL_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="80" NAME="SPLB_CTRL_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="81" NAME="SPLB_CTRL_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="82" MSB="0" NAME="SPLB_CTRL_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="83" NAME="SPLB_CTRL_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="84" NAME="SPLB_CTRL_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="85" NAME="SPLB_CTRL_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="86" NAME="SPLB_CTRL_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="87" NAME="SPLB_CTRL_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="88" MSB="0" NAME="SPLB_CTRL_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="89" MSB="0" NAME="SPLB_CTRL_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="90" MSB="0" NAME="SPLB_CTRL_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="91" MSB="0" NAME="SPLB_CTRL_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="92" NAME="SPLB_CTRL_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="93" MSB="0" NAME="SPLB_CTRL_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="94" NAME="SPLB_CTRL_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="95" NAME="SPLB_CTRL_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="96" NAME="S_AXI_CTRL_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="97" NAME="S_AXI_CTRL_ARESETN" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="98" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="99" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="100" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="101" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="102" MSB="3" NAME="S_AXI_CTRL_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_S_AXI_CTRL_DATA_WIDTH/8)-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="103" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="104" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="105" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="106" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="107" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="108" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="109" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="110" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="111" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="112" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="113" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="114" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_dlmb" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SLMB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LMB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_WriteStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_DBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_Ready"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_Wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_UE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_CE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_VALID="FALSE" MPD_INDEX="1" NAME="SLMB1" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LMB1_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_WriteDBus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_AddrStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_ReadStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_WriteStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_DBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_Ready"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_Wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_UE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_CE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_VALID="FALSE" MPD_INDEX="2" NAME="SLMB2" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LMB2_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_WriteDBus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_AddrStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_ReadStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_WriteStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_DBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_Ready"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_Wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_UE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_CE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_VALID="FALSE" MPD_INDEX="3" NAME="SLMB3" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LMB3_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_WriteDBus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_AddrStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_ReadStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_WriteStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_DBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_Ready"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_Wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_UE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_CE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="4" NAME="BRAM_PORT" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="5" NAME="SPLB_CTRL" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="6" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="131071" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001ffff" MEMTYPE="MEMORY" MINSIZE="0x800" SIZE="131072" SIZEABRV="128K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SLMB"/>
            <SLAVE BUSINTERFACE="SLMB1"/>
            <SLAVE BUSINTERFACE="SLMB2"/>
            <SLAVE BUSINTERFACE="SLMB3"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB_CTRL_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_SPLB_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB_CTRL"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="microblaze_0_bram_block" IPTYPE="PERIPHERAL" MHS_INDEX="32" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_MEMSIZE" TYPE="integer" VALUE="0x20000">
          <DESCRIPTION>Size of BRAM(s) in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="1" NAME="C_PORT_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Data Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_PORT_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Address Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="3" NAME="C_NUM_WE" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of Byte Write Enables</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_FAMILY" TYPE="string" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="PORTA" DEF_SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Rst" DIR="I" MPD_INDEX="0" NAME="BRAM_Rst_A" SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Clk" DIR="I" MPD_INDEX="1" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN" DIR="I" MPD_INDEX="2" NAME="BRAM_EN_A" SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="3" MSB="0" NAME="BRAM_WEN_A" RIGHT="3" SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="5" MSB="0" NAME="BRAM_Din_A" RIGHT="31" SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="6" MSB="0" NAME="BRAM_Dout_A" RIGHT="31" SIGNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="microblaze_0_i_bram_ctrl" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Rst" DIR="I" MPD_INDEX="7" NAME="BRAM_Rst_B" SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Clk" DIR="I" MPD_INDEX="8" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN" DIR="I" MPD_INDEX="9" NAME="BRAM_EN_B" SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="10" MSB="0" NAME="BRAM_WEN_B" RIGHT="3" SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="BRAM_Addr_B" RIGHT="31" SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="12" MSB="0" NAME="BRAM_Din_B" RIGHT="31" SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="13" MSB="0" NAME="BRAM_Dout_B" RIGHT="31" SIGNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="microblaze_0_d_bram_ctrl" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="2.10.a" INSTANCE="debug_module" IPTYPE="PERIPHERAL" MHS_INDEX="33" MODCLASS="DEBUG" MODTYPE="mdm">
      <DESCRIPTION TYPE="SHORT">MicroBlaze Debug Module (MDM)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Debug module for MicroBlaze Soft Processor.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="1" NAME="C_JTAG_CHAIN" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Specifies the JTAG user-defined register used </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="2" NAME="C_INTERCONNECT" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Specifies the Bus Interface for the JTAG UART </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="3" NAME="C_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="6" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="8" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="9" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="10" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_MB_DBG_PORTS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of MicroBlaze debug ports </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="13" NAME="C_USE_UART" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable JTAG UART </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_USE_BSCAN" TYPE="integer" VALUE="0">
          <DESCRIPTION>Select BSCAN location </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="15" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI4LITE protocal</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1" NAME="Debug_SYS_Rst" SIGIS="RST" SIGNAME="proc_sys_reset_0_MB_Debug_Sys_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="MB_Debug_Sys_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" CLKFREQUENCY="80000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="4" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="debug_module_Interrupt">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="Ext_BRK" DIR="O" MPD_INDEX="2" NAME="Ext_BRK" SIGNAME="Ext_BRK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="EXT_BRK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="Ext_NM_BRK" DIR="O" MPD_INDEX="3" NAME="Ext_NM_BRK" SIGNAME="Ext_NM_BRK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="EXT_NM_BRK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="5" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="6" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="7" NAME="S_AXI_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="8" NAME="S_AXI_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="9" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="10" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH/8-1):0]"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="11" NAME="S_AXI_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="12" NAME="S_AXI_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="13" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="14" NAME="S_AXI_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="15" NAME="S_AXI_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="16" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="17" NAME="S_AXI_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="18" NAME="S_AXI_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="19" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="20" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="21" NAME="S_AXI_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="22" NAME="S_AXI_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="23" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="24" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="25" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="26" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="27" NAME="PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="28" NAME="PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="29" NAME="PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="30" NAME="PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="31" MSB="0" NAME="PLB_masterID" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="32" NAME="PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="33" NAME="PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="34" NAME="PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="35" MSB="0" NAME="PLB_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="36" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="37" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="39" NAME="PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="40" MSB="0" NAME="PLB_wrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="41" NAME="PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="42" NAME="PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="43" NAME="PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="44" NAME="PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="45" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="46" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="47" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="48" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="49" NAME="Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="50" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="51" NAME="Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="52" NAME="Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="53" NAME="Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="54" NAME="Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="55" NAME="Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="56" MSB="0" NAME="Sl_rdDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="57" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="58" NAME="Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="59" NAME="Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="60" NAME="Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="61" MSB="0" NAME="Sl_MBusy" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="62" MSB="0" NAME="Sl_MWrErr" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="63" MSB="0" NAME="Sl_MRdErr" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="64" MSB="0" NAME="Sl_MIRQ" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_debug_Dbg_Clk" DIR="O" MPD_INDEX="65" NAME="Dbg_Clk_0" SIGIS="CLK" SIGNAME="microblaze_0_debug_Dbg_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="microblaze_0" PORT="DBG_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_debug_Dbg_TDI" DIR="O" MPD_INDEX="66" NAME="Dbg_TDI_0" SIGNAME="microblaze_0_debug_Dbg_TDI">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="microblaze_0" PORT="DBG_TDI"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_debug_Dbg_TDO" DIR="I" MPD_INDEX="67" NAME="Dbg_TDO_0" SIGNAME="microblaze_0_debug_Dbg_TDO">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="microblaze_0" PORT="DBG_TDO"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_debug_Dbg_Reg_En" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="68" MSB="0" NAME="Dbg_Reg_En_0" RIGHT="7" SIGNAME="microblaze_0_debug_Dbg_Reg_En" VECFORMULA="[0:7]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="microblaze_0" PORT="DBG_REG_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_debug_Dbg_Capture" DIR="O" MPD_INDEX="69" NAME="Dbg_Capture_0" SIGNAME="microblaze_0_debug_Dbg_Capture">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="microblaze_0" PORT="DBG_CAPTURE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_debug_Dbg_Shift" DIR="O" MPD_INDEX="70" NAME="Dbg_Shift_0" SIGNAME="microblaze_0_debug_Dbg_Shift">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="microblaze_0" PORT="DBG_SHIFT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_debug_Dbg_Update" DIR="O" MPD_INDEX="71" NAME="Dbg_Update_0" SIGNAME="microblaze_0_debug_Dbg_Update">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="microblaze_0" PORT="DBG_UPDATE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_debug_Debug_Rst" DIR="O" MPD_INDEX="72" NAME="Dbg_Rst_0" SIGIS="RST" SIGNAME="microblaze_0_debug_Debug_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="microblaze_0" PORT="DEBUG_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="73" NAME="Dbg_Clk_1" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="74" NAME="Dbg_TDI_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="75" NAME="Dbg_TDO_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="76" MSB="0" NAME="Dbg_Reg_En_1" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="77" NAME="Dbg_Capture_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="78" NAME="Dbg_Shift_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="79" NAME="Dbg_Update_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="80" NAME="Dbg_Rst_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="81" NAME="Dbg_Clk_2" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="82" NAME="Dbg_TDI_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="83" NAME="Dbg_TDO_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="84" MSB="0" NAME="Dbg_Reg_En_2" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="85" NAME="Dbg_Capture_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="86" NAME="Dbg_Shift_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="87" NAME="Dbg_Update_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="88" NAME="Dbg_Rst_2" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="89" NAME="Dbg_Clk_3" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="90" NAME="Dbg_TDI_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="91" NAME="Dbg_TDO_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="92" MSB="0" NAME="Dbg_Reg_En_3" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="93" NAME="Dbg_Capture_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="94" NAME="Dbg_Shift_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="95" NAME="Dbg_Update_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="96" NAME="Dbg_Rst_3" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="97" NAME="Dbg_Clk_4" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="98" NAME="Dbg_TDI_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="99" NAME="Dbg_TDO_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="100" MSB="0" NAME="Dbg_Reg_En_4" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="101" NAME="Dbg_Capture_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="102" NAME="Dbg_Shift_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="103" NAME="Dbg_Update_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="104" NAME="Dbg_Rst_4" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="105" NAME="Dbg_Clk_5" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="106" NAME="Dbg_TDI_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="107" NAME="Dbg_TDO_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="108" MSB="0" NAME="Dbg_Reg_En_5" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="109" NAME="Dbg_Capture_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="110" NAME="Dbg_Shift_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="111" NAME="Dbg_Update_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="112" NAME="Dbg_Rst_5" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="113" NAME="Dbg_Clk_6" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="114" NAME="Dbg_TDI_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="115" NAME="Dbg_TDO_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="116" MSB="0" NAME="Dbg_Reg_En_6" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="117" NAME="Dbg_Capture_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="118" NAME="Dbg_Shift_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="119" NAME="Dbg_Update_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="120" NAME="Dbg_Rst_6" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="121" NAME="Dbg_Clk_7" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="122" NAME="Dbg_TDI_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="123" NAME="Dbg_TDO_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="124" MSB="0" NAME="Dbg_Reg_En_7" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="125" NAME="Dbg_Capture_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="126" NAME="Dbg_Shift_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="127" NAME="Dbg_Update_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="128" NAME="Dbg_Rst_7" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="129" NAME="Dbg_Clk_8" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="130" NAME="Dbg_TDI_8" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="131" NAME="Dbg_TDO_8" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="132" MSB="0" NAME="Dbg_Reg_En_8" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="133" NAME="Dbg_Capture_8" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="134" NAME="Dbg_Shift_8" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="135" NAME="Dbg_Update_8" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="136" NAME="Dbg_Rst_8" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="137" NAME="Dbg_Clk_9" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="138" NAME="Dbg_TDI_9" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="139" NAME="Dbg_TDO_9" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="140" MSB="0" NAME="Dbg_Reg_En_9" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="141" NAME="Dbg_Capture_9" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="142" NAME="Dbg_Shift_9" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="143" NAME="Dbg_Update_9" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="144" NAME="Dbg_Rst_9" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="145" NAME="Dbg_Clk_10" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="146" NAME="Dbg_TDI_10" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="147" NAME="Dbg_TDO_10" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="148" MSB="0" NAME="Dbg_Reg_En_10" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="149" NAME="Dbg_Capture_10" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="150" NAME="Dbg_Shift_10" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="151" NAME="Dbg_Update_10" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="152" NAME="Dbg_Rst_10" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="153" NAME="Dbg_Clk_11" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="154" NAME="Dbg_TDI_11" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="155" NAME="Dbg_TDO_11" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="156" MSB="0" NAME="Dbg_Reg_En_11" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="157" NAME="Dbg_Capture_11" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="158" NAME="Dbg_Shift_11" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="159" NAME="Dbg_Update_11" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="160" NAME="Dbg_Rst_11" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="161" NAME="Dbg_Clk_12" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="162" NAME="Dbg_TDI_12" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="163" NAME="Dbg_TDO_12" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="164" MSB="0" NAME="Dbg_Reg_En_12" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="165" NAME="Dbg_Capture_12" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="166" NAME="Dbg_Shift_12" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="167" NAME="Dbg_Update_12" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="168" NAME="Dbg_Rst_12" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="169" NAME="Dbg_Clk_13" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="170" NAME="Dbg_TDI_13" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="171" NAME="Dbg_TDO_13" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="172" MSB="0" NAME="Dbg_Reg_En_13" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="173" NAME="Dbg_Capture_13" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="174" NAME="Dbg_Shift_13" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="175" NAME="Dbg_Update_13" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="176" NAME="Dbg_Rst_13" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="177" NAME="Dbg_Clk_14" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="178" NAME="Dbg_TDI_14" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="179" NAME="Dbg_TDO_14" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="180" MSB="0" NAME="Dbg_Reg_En_14" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="181" NAME="Dbg_Capture_14" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="182" NAME="Dbg_Shift_14" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="183" NAME="Dbg_Update_14" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="184" NAME="Dbg_Rst_14" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="185" NAME="Dbg_Clk_15" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="186" NAME="Dbg_TDI_15" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="187" NAME="Dbg_TDO_15" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="188" MSB="0" NAME="Dbg_Reg_En_15" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="189" NAME="Dbg_Capture_15" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="190" NAME="Dbg_Shift_15" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="191" NAME="Dbg_Update_15" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="192" NAME="Dbg_Rst_15" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="193" NAME="Dbg_Clk_16" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="194" NAME="Dbg_TDI_16" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="195" NAME="Dbg_TDO_16" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="196" MSB="0" NAME="Dbg_Reg_En_16" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="197" NAME="Dbg_Capture_16" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="198" NAME="Dbg_Shift_16" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="199" NAME="Dbg_Update_16" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="200" NAME="Dbg_Rst_16" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="201" NAME="Dbg_Clk_17" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="202" NAME="Dbg_TDI_17" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="203" NAME="Dbg_TDO_17" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="204" MSB="0" NAME="Dbg_Reg_En_17" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="205" NAME="Dbg_Capture_17" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="206" NAME="Dbg_Shift_17" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="207" NAME="Dbg_Update_17" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="208" NAME="Dbg_Rst_17" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="209" NAME="Dbg_Clk_18" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="210" NAME="Dbg_TDI_18" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="211" NAME="Dbg_TDO_18" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="212" MSB="0" NAME="Dbg_Reg_En_18" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="213" NAME="Dbg_Capture_18" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="214" NAME="Dbg_Shift_18" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="215" NAME="Dbg_Update_18" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="216" NAME="Dbg_Rst_18" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="217" NAME="Dbg_Clk_19" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="218" NAME="Dbg_TDI_19" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="219" NAME="Dbg_TDO_19" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="220" MSB="0" NAME="Dbg_Reg_En_19" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="221" NAME="Dbg_Capture_19" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="222" NAME="Dbg_Shift_19" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="223" NAME="Dbg_Update_19" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="224" NAME="Dbg_Rst_19" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="225" NAME="Dbg_Clk_20" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="226" NAME="Dbg_TDI_20" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="227" NAME="Dbg_TDO_20" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="228" MSB="0" NAME="Dbg_Reg_En_20" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="229" NAME="Dbg_Capture_20" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="230" NAME="Dbg_Shift_20" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="231" NAME="Dbg_Update_20" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="232" NAME="Dbg_Rst_20" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="233" NAME="Dbg_Clk_21" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="234" NAME="Dbg_TDI_21" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="235" NAME="Dbg_TDO_21" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="236" MSB="0" NAME="Dbg_Reg_En_21" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="237" NAME="Dbg_Capture_21" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="238" NAME="Dbg_Shift_21" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="239" NAME="Dbg_Update_21" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="240" NAME="Dbg_Rst_21" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="241" NAME="Dbg_Clk_22" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="242" NAME="Dbg_TDI_22" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="243" NAME="Dbg_TDO_22" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="244" MSB="0" NAME="Dbg_Reg_En_22" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="245" NAME="Dbg_Capture_22" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="246" NAME="Dbg_Shift_22" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="247" NAME="Dbg_Update_22" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="248" NAME="Dbg_Rst_22" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="249" NAME="Dbg_Clk_23" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="250" NAME="Dbg_TDI_23" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="251" NAME="Dbg_TDO_23" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="252" MSB="0" NAME="Dbg_Reg_En_23" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="253" NAME="Dbg_Capture_23" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="254" NAME="Dbg_Shift_23" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="255" NAME="Dbg_Update_23" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="256" NAME="Dbg_Rst_23" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="257" NAME="Dbg_Clk_24" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="258" NAME="Dbg_TDI_24" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="259" NAME="Dbg_TDO_24" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="260" MSB="0" NAME="Dbg_Reg_En_24" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="261" NAME="Dbg_Capture_24" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="262" NAME="Dbg_Shift_24" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="263" NAME="Dbg_Update_24" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="264" NAME="Dbg_Rst_24" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="265" NAME="Dbg_Clk_25" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="266" NAME="Dbg_TDI_25" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="267" NAME="Dbg_TDO_25" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="268" MSB="0" NAME="Dbg_Reg_En_25" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="269" NAME="Dbg_Capture_25" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="270" NAME="Dbg_Shift_25" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="271" NAME="Dbg_Update_25" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="272" NAME="Dbg_Rst_25" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="273" NAME="Dbg_Clk_26" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="274" NAME="Dbg_TDI_26" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="275" NAME="Dbg_TDO_26" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="276" MSB="0" NAME="Dbg_Reg_En_26" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="277" NAME="Dbg_Capture_26" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="278" NAME="Dbg_Shift_26" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="279" NAME="Dbg_Update_26" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="280" NAME="Dbg_Rst_26" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="281" NAME="Dbg_Clk_27" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="282" NAME="Dbg_TDI_27" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="283" NAME="Dbg_TDO_27" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="284" MSB="0" NAME="Dbg_Reg_En_27" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="285" NAME="Dbg_Capture_27" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="286" NAME="Dbg_Shift_27" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="287" NAME="Dbg_Update_27" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="288" NAME="Dbg_Rst_27" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="289" NAME="Dbg_Clk_28" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="290" NAME="Dbg_TDI_28" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="291" NAME="Dbg_TDO_28" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="292" MSB="0" NAME="Dbg_Reg_En_28" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="293" NAME="Dbg_Capture_28" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="294" NAME="Dbg_Shift_28" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="295" NAME="Dbg_Update_28" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="296" NAME="Dbg_Rst_28" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="297" NAME="Dbg_Clk_29" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="298" NAME="Dbg_TDI_29" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="299" NAME="Dbg_TDO_29" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="300" MSB="0" NAME="Dbg_Reg_En_29" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="301" NAME="Dbg_Capture_29" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="302" NAME="Dbg_Shift_29" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="303" NAME="Dbg_Update_29" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="304" NAME="Dbg_Rst_29" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="305" NAME="Dbg_Clk_30" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="306" NAME="Dbg_TDI_30" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="307" NAME="Dbg_TDO_30" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="308" MSB="0" NAME="Dbg_Reg_En_30" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="309" NAME="Dbg_Capture_30" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="310" NAME="Dbg_Shift_30" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="311" NAME="Dbg_Update_30" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="312" NAME="Dbg_Rst_30" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="313" NAME="Dbg_Clk_31" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="314" NAME="Dbg_TDI_31" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="315" NAME="Dbg_TDO_31" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="316" MSB="0" NAME="Dbg_Reg_En_31" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="317" NAME="Dbg_Capture_31" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="318" NAME="Dbg_Shift_31" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="319" NAME="Dbg_Update_31" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="320" NAME="Dbg_Rst_31" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="321" NAME="bscan_tdi" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="322" NAME="bscan_reset" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="323" NAME="bscan_shift" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="324" NAME="bscan_update" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="325" NAME="bscan_capture" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="326" NAME="bscan_sel1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="327" NAME="bscan_drck1" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="328" NAME="bscan_tdo1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="329" NAME="bscan_ext_tdi" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="330" NAME="bscan_ext_reset" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="331" NAME="bscan_ext_shift" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="332" NAME="bscan_ext_update" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="333" NAME="bscan_ext_capture" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="334" NAME="bscan_ext_sel" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="335" NAME="bscan_ext_drck" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="336" NAME="bscan_ext_tdo" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="337" NAME="Ext_JTAG_DRCK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="338" NAME="Ext_JTAG_RESET" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="339" NAME="Ext_JTAG_SEL" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="340" NAME="Ext_JTAG_CAPTURE" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="341" NAME="Ext_JTAG_SHIFT" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="342" NAME="Ext_JTAG_UPDATE" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="343" NAME="Ext_JTAG_TDI" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="344" NAME="Ext_JTAG_TDO" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="1" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_debug" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="2" NAME="MBDEBUG_0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_0"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="3" NAME="MBDEBUG_1" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_1"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="4" NAME="MBDEBUG_2" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_2"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="5" NAME="MBDEBUG_3" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_3"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="6" NAME="MBDEBUG_4" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_4"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_4"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="7" NAME="MBDEBUG_5" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_5"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_5"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="8" NAME="MBDEBUG_6" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_6"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_6"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="9" NAME="MBDEBUG_7" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_7"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_7"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="10" NAME="MBDEBUG_8" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_8"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_8"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_8"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_8"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_8"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_8"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_8"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_8"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="11" NAME="MBDEBUG_9" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_9"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_9"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_9"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_9"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_9"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_9"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_9"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_9"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="12" NAME="MBDEBUG_10" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_10"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_10"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_10"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_10"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_10"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_10"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_10"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_10"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="13" NAME="MBDEBUG_11" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_11"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_11"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_11"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_11"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_11"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_11"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_11"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_11"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="14" NAME="MBDEBUG_12" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_12"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_12"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_12"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_12"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_12"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_12"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_12"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_12"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="15" NAME="MBDEBUG_13" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_13"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_13"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_13"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_13"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_13"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_13"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_13"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_13"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="16" NAME="MBDEBUG_14" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_14"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_14"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_14"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_14"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_14"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_14"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_14"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_14"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="17" NAME="MBDEBUG_15" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_15"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_15"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_15"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_15"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_15"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_15"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_15"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_15"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="18" NAME="MBDEBUG_16" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_16"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_16"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_16"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_16"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_16"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_16"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_16"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_16"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="19" NAME="MBDEBUG_17" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_17"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_17"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_17"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_17"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_17"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_17"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_17"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_17"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="20" NAME="MBDEBUG_18" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_18"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_18"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_18"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_18"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_18"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_18"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_18"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_18"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="21" NAME="MBDEBUG_19" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_19"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_19"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_19"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_19"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_19"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_19"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_19"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_19"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="22" NAME="MBDEBUG_20" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_20"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_20"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_20"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_20"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_20"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_20"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_20"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_20"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="23" NAME="MBDEBUG_21" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_21"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_21"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_21"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_21"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_21"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_21"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_21"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_21"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="24" NAME="MBDEBUG_22" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_22"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_22"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_22"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_22"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_22"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_22"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_22"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_22"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="25" NAME="MBDEBUG_23" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_23"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_23"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_23"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_23"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_23"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_23"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_23"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_23"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="26" NAME="MBDEBUG_24" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_24"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_24"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_24"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_24"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_24"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_24"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_24"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_24"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="27" NAME="MBDEBUG_25" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_25"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_25"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_25"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_25"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_25"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_25"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_25"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_25"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="28" NAME="MBDEBUG_26" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_26"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_26"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_26"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_26"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_26"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_26"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_26"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_26"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="29" NAME="MBDEBUG_27" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_27"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_27"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_27"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_27"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_27"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_27"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_27"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_27"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="30" NAME="MBDEBUG_28" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_28"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_28"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_28"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_28"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_28"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_28"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_28"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_28"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="31" NAME="MBDEBUG_29" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_29"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_29"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_29"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_29"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_29"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_29"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_29"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_29"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="32" NAME="MBDEBUG_30" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_30"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_30"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_30"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_30"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_30"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_30"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_30"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_30"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="33" NAME="MBDEBUG_31" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_31"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_31"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_31"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_31"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_31"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_31"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_31"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_31"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BSCAN" MPD_INDEX="34" NAME="XMTC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_DRCK"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_RESET"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_SEL"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_CAPTURE"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_SHIFT"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_UPDATE"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_TDI"/>
            <PORTMAP DIR="I" PHYSICAL="Ext_JTAG_TDO"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.02.a" INSTANCE="usb_uart" IPTYPE="PERIPHERAL" MHS_INDEX="34" MODCLASS="PERIPHERAL" MODTYPE="axi_uartlite">
      <DESCRIPTION TYPE="SHORT">AXI UART (Lite)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Generic UART (Universal Asynchronous Receiver/Transmitter) for AXI.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartlite_ds741.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_INSTANCE" TYPE="STRING" VALUE="usb_uart"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_S_AXI_ACLK_FREQ_HZ" TYPE="INTEGER" VALUE="80000000">
          <DESCRIPTION>AXI Clock Frequency </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="3" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x20800000">
          <DESCRIPTION>AXI Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="4" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x2080FFFF">
          <DESCRIPTION>AXI High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>AXI Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="6" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="7" NAME="C_BAUDRATE" TYPE="INTEGER" VALUE="115200">
          <DESCRIPTION>UART Lite Baud Rate </DESCRIPTION>
          <DESCRIPTION>Baud Rate</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_DATA_BITS" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>Number of Data Bits in a Serial Frame</DESCRIPTION>
          <DESCRIPTION>Data Bits</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_USE_PARITY" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Parity </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_ODD_PARITY" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Parity Type </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="11" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI Protocol</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="80000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="uart_0" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="20" NAME="RX" SIGNAME="axi_uartlite_0_RX">
          <DESCRIPTION>Serial Data In</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="usb_uart_sin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="uart_0" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="21" NAME="TX" SIGNAME="axi_uart_tx">
          <DESCRIPTION>Serial Data Out</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[UART]" INSTANCE="boot_io_mux" PORT="uart_tx_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="usb_uart_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_80_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="3" MSB="3" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWADDR" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWVALID" DIR="I" MPD_INDEX="4" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_periph_80_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWREADY" DIR="O" MPD_INDEX="5" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_periph_80_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="6" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="7" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WVALID" DIR="I" MPD_INDEX="8" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_periph_80_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WREADY" DIR="O" MPD_INDEX="9" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_periph_80_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="10" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BVALID" DIR="O" MPD_INDEX="11" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_periph_80_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BREADY" DIR="I" MPD_INDEX="12" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_periph_80_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="13" MSB="3" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARADDR" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARVALID" DIR="I" MPD_INDEX="14" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_periph_80_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARREADY" DIR="O" MPD_INDEX="15" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_periph_80_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="16" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="17" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RVALID" DIR="O" MPD_INDEX="18" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_periph_80_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RREADY" DIR="I" MPD_INDEX="19" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_periph_80_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_80" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="uart_0" TYPE="XIL_UART_V1_hide">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="RX"/>
            <PORTMAP DIR="O" PHYSICAL="TX"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="545259520" BASENAME="C_BASEADDR" BASEVALUE="0x20800000" HIGHDECIMAL="545325055" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2080FFFF" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="axi_intc_0" INTC_INDEX="0" PRIORITY="0"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="1.03.a" INSTANCE="axi_timer_0" IPTYPE="PERIPHERAL" MHS_INDEX="35" MODCLASS="PERIPHERAL" MODTYPE="axi_timer">
      <DESCRIPTION TYPE="SHORT">AXI Timer/Counter</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Timer counter with AXI interface</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v1_03_a;d=axi_timer_ds764.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="0" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="1" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_INSTANCE" TYPE="STRING" VALUE="axi_timer_0">
          <DESCRIPTION>C_INSTANCE</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="3" NAME="C_COUNT_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>The Width of Counter in Timer</DESCRIPTION>
          <DESCRIPTION>Count Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_ONE_TIMER_ONLY" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Only One Timer is present</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="5" NAME="C_TRIG0_ASSERT" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>TRIG0 Active Level</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_TRIG1_ASSERT" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>TRIG1 Active Level</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_GEN0_ASSERT" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>GEN0 Active Level</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_GEN1_ASSERT" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>GEN1 Active Level</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="9" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x20700000">
          <DESCRIPTION>AXI Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="10" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x2070FFFF">
          <DESCRIPTION>AXI High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="11" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="5">
          <DESCRIPTION>AXI Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="12" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Width</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="80000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="7" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="5" NAME="Interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_timer_0_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="0" NAME="CaptureTrig0" SIGNAME="__NOC__">
          <DESCRIPTION>Capture Trig 0</DESCRIPTION>
        </PORT>
        <PORT DIR="I" MPD_INDEX="1" NAME="CaptureTrig1" SIGNAME="__NOC__">
          <DESCRIPTION>Capture Trig 1</DESCRIPTION>
        </PORT>
        <PORT DIR="O" MPD_INDEX="2" NAME="GenerateOut0" SIGNAME="__NOC__">
          <DESCRIPTION>Generate Out 0</DESCRIPTION>
        </PORT>
        <PORT DIR="O" MPD_INDEX="3" NAME="GenerateOut1" SIGNAME="__NOC__">
          <DESCRIPTION>Generate Out 1</DESCRIPTION>
        </PORT>
        <PORT DIR="O" MPD_INDEX="4" NAME="PWM0" SIGNAME="__NOC__">
          <DESCRIPTION>Pulse Width Modulation 0</DESCRIPTION>
        </PORT>
        <PORT DIR="I" MPD_INDEX="6" NAME="Freeze" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARESETN" DIR="I" MPD_INDEX="8" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_80_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="9" MSB="4" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWADDR" VECFORMULA="[4:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWVALID" DIR="I" MPD_INDEX="10" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_periph_80_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWREADY" DIR="O" MPD_INDEX="11" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_periph_80_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="13" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WVALID" DIR="I" MPD_INDEX="14" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_periph_80_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WREADY" DIR="O" MPD_INDEX="15" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_periph_80_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_periph_80_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_periph_80_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="19" MSB="4" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARADDR" VECFORMULA="[4:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARVALID" DIR="I" MPD_INDEX="20" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_periph_80_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARREADY" DIR="O" MPD_INDEX="21" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_periph_80_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="22" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="23" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RVALID" DIR="O" MPD_INDEX="24" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_periph_80_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RREADY" DIR="I" MPD_INDEX="25" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_periph_80_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_80" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="544210944" BASENAME="C_BASEADDR" BASEVALUE="0x20700000" HIGHDECIMAL="544276479" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2070FFFF" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="axi_intc_0" INTC_INDEX="0" PRIORITY="10"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="axi_sysmon_adc_0" IPTYPE="PERIPHERAL" MHS_INDEX="36" MODCLASS="PERIPHERAL" MODTYPE="axi_sysmon_adc">
      <DESCRIPTION TYPE="SHORT">AXI System Monitor/Analog Digital Converter</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">System monitor/Analog-Digital Converter (ADC) for the AXI interconnect</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_sysmon_adc;v=v2_00_a;d=ds790_axi_sysmon_adc.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_INSTANCE" TYPE="STRING" VALUE="axi_sysmon_adc_0">
          <DESCRIPTION>Instance name</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x20600000">
          <DESCRIPTION>AXI Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="3" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x2060FFFF">
          <DESCRIPTION>AXI High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_DCLK_RATIO" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>DClock Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="7" NAME="C_INCLUDE_INTR" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include Interrupt</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_SIM_MONITOR_FILE" TYPE="STRING" VALUE="Sysmon_Design.txt">
          <DESCRIPTION>Simulation Monitor File</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="9" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI Protocol</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="80000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="sysmon_0" IS_INSTANTIATED="TRUE" LEFT="15" LSB="0" MHS_INDEX="1" MPD_INDEX="19" MSB="15" NAME="VAUXP" RIGHT="0" SIGNAME="net_gnd" VECFORMULA="[15:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_gnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="sysmon_0" IS_INSTANTIATED="TRUE" LEFT="15" LSB="0" MHS_INDEX="2" MPD_INDEX="20" MSB="15" NAME="VAUXN" RIGHT="0" SIGNAME="net_gnd" VECFORMULA="[15:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_gnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="sysmon_0" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="21" NAME="CONVST" SIGNAME="net_gnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_gnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="22" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_sysmon_adc_0_IP2INTC_Irpt">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_80_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_periph_80_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_periph_80_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_periph_80_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_periph_80_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_periph_80_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_periph_80_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_periph_80_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_periph_80_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_periph_80_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_periph_80_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="sysmon_0" LEFT="2" LSB="0" MPD_INDEX="23" MSB="2" NAME="ALARM" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_80" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="sysmon_0" TYPE="XIL_AXI_SYSMON_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="VAUXP"/>
            <PORTMAP DIR="I" PHYSICAL="VAUXN"/>
            <PORTMAP DIR="I" PHYSICAL="CONVST"/>
            <PORTMAP DIR="O" PHYSICAL="ALARM"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="543162368" BASENAME="C_BASEADDR" BASEVALUE="0x20600000" HIGHDECIMAL="543227903" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2060FFFF" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.01.b" INSTANCE="axi_gpio_0" IPTYPE="PERIPHERAL" MHS_INDEX="37" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio">
      <DESCRIPTION TYPE="SHORT">AXI General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the AXI bus.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpio.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_INSTANCE" TYPE="STRING" VALUE="axi_gpio_0"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="2" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x20500000">
          <DESCRIPTION>AXI Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="3" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x2050FFFF">
          <DESCRIPTION>AXI High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="9">
          <DESCRIPTION>AXI Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="6" NAME="C_GPIO_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>GPIO Data Channel Width</DESCRIPTION>
          <DESCRIPTION>GPIO Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_GPIO2_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>GPIO2 Data Channel Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_ALL_INPUTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 1 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_ALL_INPUTS_2" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 2 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_INTERRUPT_PRESENT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>GPIO Supports Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_DOUT_DEFAULT" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 1 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="12" NAME="C_TRI_DEFAULT" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 1 3-state Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_IS_DUAL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable Channel 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_DOUT_DEFAULT_2" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 2 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_TRI_DEFAULT_2" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 2 3-state Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI Protocol</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="80000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="gpio_0" IS_INSTANTIATED="TRUE" IS_THREE_STATE="TRUE" LEFT="1" LSB="0" MHS_INDEX="1" MPD_INDEX="26" MSB="1" NAME="GPIO_IO" RIGHT="0" SIGNAME="debug_sw_gpio" TRI_I="GPIO_IO_I" TRI_O="GPIO_IO_O" TRI_T="GPIO_IO_T" VECFORMULA="[(C_GPIO_WIDTH-1):0]">
          <DESCRIPTION>GPIO1 Data IO</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="debug_sw_gpio"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_80_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="2" MSB="8" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWADDR" VECFORMULA="[8:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_periph_80_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_periph_80_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_periph_80_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_periph_80_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_periph_80_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_periph_80_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="12" MSB="8" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARADDR" VECFORMULA="[8:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_periph_80_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_periph_80_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_periph_80_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_80_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_periph_80_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="19" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="gpio_0" LEFT="1" LSB="0" MPD_INDEX="20" MSB="1" NAME="GPIO_IO_I" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" LEFT="1" LSB="0" MPD_INDEX="21" MSB="1" NAME="GPIO_IO_O" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" LEFT="1" LSB="0" MPD_INDEX="22" MSB="1" NAME="GPIO_IO_T" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="gpio_0" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="23" MSB="31" NAME="GPIO2_IO_I" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO2_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="GPIO2_IO_O" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO2_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="25" MSB="31" NAME="GPIO2_IO_T" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO2_WIDTH-1):0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="gpio_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="27" MSB="31" NAME="GPIO2_IO" RIGHT="0" SIGNAME="__NOC__" TRI_I="GPIO2_IO_I" TRI_O="GPIO2_IO_O" TRI_T="GPIO2_IO_T" VECFORMULA="[(C_GPIO2_WIDTH-1):0]">
          <DESCRIPTION>GPIO2 Data IO</DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_80" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="gpio_0" TYPE="XIL_AXI_GPIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="IO" PHYSICAL="GPIO_IO"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_T"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO2_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_T"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO2_IO"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="542113792" BASENAME="C_BASEADDR" BASEVALUE="0x20500000" HIGHDECIMAL="542179327" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2050FFFF" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.03.a" INSTANCE="axi_intc_0" IPTYPE="PERIPHERAL" MHS_INDEX="38" MODCLASS="INTERRUPT_CNTLR" MODTYPE="axi_intc">
      <DESCRIPTION TYPE="SHORT">AXI Interrupt Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">intc core attached to the AXI</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v1_03_a;d=ds747_axi_intc.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_INSTANCE" TYPE="STRING" VALUE="axi_intc_0">
          <DESCRIPTION>C_INSTANCE</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x10000000">
          <DESCRIPTION>AXI Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="3" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x1000FFFF">
          <DESCRIPTION>AXI High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="9">
          <DESCRIPTION>AXI Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_NUM_INTR_INPUTS" TYPE="INTEGER" VALUE="11">
          <DESCRIPTION>Number of Interrupt Inputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="7" NAME="C_KIND_OF_INTR" TYPE="std_logic_vector" VALUE="0b11111111111111111111110000001100">
          <DESCRIPTION>Type of Interrupt for Each Input </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="8" NAME="C_KIND_OF_EDGE" TYPE="std_logic_vector" VALUE="0b11111111111111111111111111111111">
          <DESCRIPTION>Type of Each Edge Senstive Interrupt </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="9" NAME="C_KIND_OF_LVL" TYPE="std_logic_vector" VALUE="0b11111111111111111111111111111111">
          <DESCRIPTION>Type of Each Level Sensitive Interrupt </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_HAS_IPR" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Support IPR </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_HAS_SIE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Support SIE </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_HAS_CIE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Support CIE </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_HAS_IVR" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Support IVR </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_IRQ_IS_LEVEL" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>IRQ Output Use Level </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_IRQ_ACTIVE" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>The Sense of IRQ Output </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="16" NAME="C_DISABLE_SYNCHRONIZERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="17" NAME="C_MB_CLK_NOT_CONNECTED" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="18" NAME="C_HAS_FAST" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Include Fast Interrupt Logic</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="19" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI4LITE protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="20" NAME="C_IVAR_RESET_VALUE" TYPE="std_logic_vector" VALUE="0x00000010"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="21" NAME="C_ENABLE_ASYNC" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="22" NAME="C_EN_CASCADE_MODE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable Cascade Mode</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="23" NAME="C_CASCADE_MASTER" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Cascade Master</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="10" LSB="0" MHS_INDEX="0" MPD_INDEX="19" MSB="10" NAME="Intr" RIGHT="0" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="usb_uart_Interrupt &amp; ETH_B_DMA_s2mm_introut &amp; ETH_B_DMA_mm2s_introut &amp; ETH_B_MAC_INTERRUPT &amp; ETH_A_DMA_s2mm_introut &amp; ETH_A_DMA_mm2s_introut &amp; ETH_A_MAC_INTERRUPT &amp; warplab_buffers_rf_tx_iq_int &amp; warplab_buffers_rf_rx_iq_rssi_int &amp; axi_cdma_0_cdma_introut &amp; axi_timer_0_Interrupt" VECFORMULA="[(C_NUM_INTR_INPUTS-1):0]">
          <SIGNALS>
            <SIGNAL NAME="usb_uart_Interrupt"/>
            <SIGNAL NAME="ETH_B_DMA_s2mm_introut"/>
            <SIGNAL NAME="ETH_B_DMA_mm2s_introut"/>
            <SIGNAL NAME="ETH_B_MAC_INTERRUPT"/>
            <SIGNAL NAME="ETH_A_DMA_s2mm_introut"/>
            <SIGNAL NAME="ETH_A_DMA_mm2s_introut"/>
            <SIGNAL NAME="ETH_A_MAC_INTERRUPT"/>
            <SIGNAL NAME="warplab_buffers_rf_tx_iq_int"/>
            <SIGNAL NAME="warplab_buffers_rf_rx_iq_rssi_int"/>
            <SIGNAL NAME="axi_cdma_0_cdma_introut"/>
            <SIGNAL NAME="axi_timer_0_Interrupt"/>
          </SIGNALS>
          <DESCRIPTION>Interrupt Inputs</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION INSTANCE="usb_uart_interrupt &amp; eth_b_dma_s2mm_introut &amp; eth_b_dma_mm2s_introut &amp; eth_b_mac_interrupt &amp; eth_a_dma_s2mm_introut &amp; eth_a_dma_mm2s_introut &amp; eth_a_mac_interrupt &amp; warplab_buffers_rf_tx_iq_int &amp; warplab_buffers_rf_rx_iq_rssi_int &amp; axi_cdma_0_cdma_introut &amp; axi_timer_0_interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="2" MSB="8" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWADDR" VECFORMULA="[8:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_periph_160_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_periph_160_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_periph_160_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_periph_160_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_periph_160_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_periph_160_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="12" MSB="8" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARADDR" VECFORMULA="[8:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_periph_160_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_periph_160_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_periph_160_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_periph_160_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="20" NAME="Processor_clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="21" NAME="Processor_rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="INTERRUPT" DEF_SIGNAME="axi_intc_0_INTERRUPT_Interrupt" DIR="O" MPD_INDEX="22" NAME="Irq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_intc_0_INTERRUPT_Interrupt">
          <DESCRIPTION>Interrupt Request Output</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[INTERRUPT]" INSTANCE="microblaze_0" PORT="INTERRUPT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="INTERRUPT" DEF_SIGNAME="axi_intc_0_INTERRUPT_Interrupt_Address" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="23" MSB="31" NAME="Interrupt_address" RIGHT="0" SIGNAME="axi_intc_0_INTERRUPT_Interrupt_Address" VECFORMULA="[31:0]">
          <DESCRIPTION>Interrupt Vector Address Output</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[INTERRUPT]" INSTANCE="microblaze_0" PORT="INTERRUPT_ADDRESS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="INTERRUPT" DEF_SIGNAME="axi_intc_0_INTERRUPT_Interrupt_Ack" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="24" MSB="1" NAME="Processor_ack" RIGHT="0" SIGNAME="axi_intc_0_INTERRUPT_Interrupt_Ack" VECFORMULA="[1:0]">
          <DESCRIPTION>Interrupt Acknowledgement Input</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[INTERRUPT]" INSTANCE="microblaze_0" PORT="INTERRUPT_ACK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="INTERRUPT" DEF_SIGNAME="axi_intc_0_INTERRUPT_Interrupt_address_in" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="25" MSB="31" NAME="Interrupt_address_in" RIGHT="0" SIGNAME="axi_intc_0_INTERRUPT_Interrupt_address_in" VECFORMULA="[31:0]">
          <DESCRIPTION>Interrupt_Address_from_downstream_core</DESCRIPTION>
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="INTERRUPT" DEF_SIGNAME="axi_intc_0_INTERRUPT_Processor_ack_out" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="26" MSB="1" NAME="Processor_ack_out" RIGHT="0" SIGNAME="axi_intc_0_INTERRUPT_Processor_ack_out" VECFORMULA="[1:0]">
          <DESCRIPTION>Interrupt_Ack_to_downstream_core</DESCRIPTION>
          <CONNECTIONS/>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_160" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_intc_0_INTERRUPT" BUSSTD="XIL" BUSSTD_PSF="XIL_MBINTERRUPT" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1" NAME="INTERRUPT" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Irq"/>
            <PORTMAP DIR="O" PHYSICAL="Interrupt_address"/>
            <PORTMAP DIR="I" PHYSICAL="Processor_ack"/>
            <PORTMAP DIR="I" PHYSICAL="Interrupt_address_in"/>
            <PORTMAP DIR="O" PHYSICAL="Processor_ack_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="268435456" BASENAME="C_BASEADDR" BASEVALUE="0x10000000" HIGHDECIMAL="268500991" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1000FFFF" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO INTC_INDEX="0" TYPE="CONTROLLER">
        <SOURCE INSTANCE="usb_uart" PRIORITY="0" SIGNAME="usb_uart_Interrupt"/>
        <SOURCE INSTANCE="eth_b_dma" PRIORITY="1" SIGNAME="ETH_B_DMA_s2mm_introut"/>
        <SOURCE INSTANCE="eth_b_dma" PRIORITY="2" SIGNAME="ETH_B_DMA_mm2s_introut"/>
        <SOURCE INSTANCE="eth_b_mac" PRIORITY="3" SIGNAME="ETH_B_MAC_INTERRUPT"/>
        <SOURCE INSTANCE="eth_a_dma" PRIORITY="4" SIGNAME="ETH_A_DMA_s2mm_introut"/>
        <SOURCE INSTANCE="eth_a_dma" PRIORITY="5" SIGNAME="ETH_A_DMA_mm2s_introut"/>
        <SOURCE INSTANCE="eth_a_mac" PRIORITY="6" SIGNAME="ETH_A_MAC_INTERRUPT"/>
        <SOURCE INSTANCE="warplab_buffers" PRIORITY="7" SIGNAME="warplab_buffers_rf_tx_iq_int"/>
        <SOURCE INSTANCE="warplab_buffers" PRIORITY="8" SIGNAME="warplab_buffers_rf_rx_iq_rssi_int"/>
        <SOURCE INSTANCE="axi_cdma_0" PRIORITY="9" SIGNAME="axi_cdma_0_cdma_introut"/>
        <SOURCE INSTANCE="axi_timer_0" PRIORITY="10" SIGNAME="axi_timer_0_Interrupt"/>
        <TARGET INSTANCE="microblaze_0"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="3.04.a" INSTANCE="axi_cdma_0" IPTYPE="PERIPHERAL" MHS_INDEX="39" MODCLASS="PERIPHERAL" MODTYPE="axi_cdma">
      <DESCRIPTION TYPE="SHORT">AXI Central DMA</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI Centralized Direct Memory Access Engine with Scatter Gather Support</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_cdma;v=v3_04_a;d=pg034_axi_cdma.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="0" NAME="C_S_AXI_LITE_ADDR_WIDTH" TYPE="INTEGER" VALUE="6">
          <DESCRIPTION>AXI Lite Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="1" NAME="C_S_AXI_LITE_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Lite Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="2" NAME="C_AXI_LITE_IS_ASYNC" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>AXI Lite Clock is Async</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_M_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>MM2S Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="4" NAME="C_M_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>Data Width of the data transfer channel</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="22" MPD_INDEX="5" NAME="C_M_AXI_MAX_BURST_LEN" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>Maximum Burst Length to use</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_INCLUDE_DRE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Include Data Realignment</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_USE_DATAMOVER_LITE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use DataMover Lite for the data transfer channel</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_READ_ADDR_PIPE_DEPTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Specify the main data transport read address pipeline queue depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_WRITE_ADDR_PIPE_DEPTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Specify the main data transport write address pipeline queue depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_INCLUDE_SF" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include CDMA Store and Forward functionality</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="11" NAME="C_ENABLE_KEYHOLE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use the KeyHole feature of AXI CDMA</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="21" MPD_INDEX="12" NAME="C_INCLUDE_SG" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include CDMA Scatter Gather Support</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="13" NAME="C_M_AXI_SG_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI SG Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="14" NAME="C_M_AXI_SG_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI SG Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_DLYTMR_RESOLUTION" TYPE="INTEGER" VALUE="125">
          <DESCRIPTION>SG Delay Timer Counter Resolution </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="16" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="17" NAME="C_INSTANCE" TYPE="STRING" VALUE="axi_cdma_0">
          <DESCRIPTION>C_INSTANCE</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="18" NAME="C_M_AXI_ACLK_FREQ_HZ" TYPE="INTEGER" VALUE="160000000">
          <DESCRIPTION>AXI ACLK input Clock Frequency</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="19" NAME="C_S_AXI_LITE_ACLK_FREQ_HZ" TYPE="INTEGER" VALUE="160000000">
          <DESCRIPTION>AXI Lite ACLK input Clock Frequency</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="20" NAME="C_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x12000000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="21" NAME="C_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x1200FFFF">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="22" NAME="C_S_AXI_LITE_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI Lite Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="23" NAME="C_S_AXI_LITE_SUPPORTS_READ" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI Lite Supports Read Access</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="24" NAME="C_S_AXI_LITE_SUPPORTS_WRITE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI Lite Supports Write Access</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="25" NAME="C_M_AXI_SG_PROTOCOL" TYPE="STRING" VALUE="AXI4">
          <DESCRIPTION>AXI SG Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="26" NAME="C_M_AXI_SG_SUPPORT_THREADS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>AXI SG Support Threads</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="27" NAME="C_M_AXI_SG_THREAD_ID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI SG Thread ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="28" NAME="C_M_AXI_SG_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>AXI SG Supports Narrow Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="29" NAME="C_INTERCONNECT_M_AXI_SG_READ_ISSUING" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI SG Number of Outstanding Read Transactions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="30" NAME="C_INTERCONNECT_M_AXI_SG_WRITE_ISSUING" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI SG Number of Outstanding Write Transactions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="31" NAME="C_M_AXI_SG_SUPPORTS_READ" TYPE="STRING" VALUE="1">
          <DESCRIPTION>AXI SG Generates Read Accesses</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="32" NAME="C_M_AXI_SG_SUPPORTS_WRITE" TYPE="STRING" VALUE="1">
          <DESCRIPTION>AXI SG Generates Write Accesses</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="33" NAME="C_M_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4">
          <DESCRIPTION>AXI Protocol Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_M_AXI_SUPPORT_THREADS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_M_AXI_SUPPORT_THREADS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="35" NAME="C_M_AXI_THREAD_ID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI Thread ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="36" NAME="C_M_AXI_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>AXI Supports Narrow Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="37" NAME="C_INTERCONNECT_M_AXI_READ_ISSUING" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>AXI Number of Outstanding Read Transactions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="38" NAME="C_M_AXI_SUPPORTS_READ" TYPE="STRING" VALUE="1">
          <DESCRIPTION>AXI Generates Read Transfers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="39" NAME="C_INTERCONNECT_M_AXI_WRITE_ISSUING" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>AXI Number of Outstanding Write Transactions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="40" NAME="C_M_AXI_SUPPORTS_WRITE" TYPE="STRING" VALUE="1">
          <DESCRIPTION>AXI MM2S Generates Write transfers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="6" NAME="C_INTERCONNECT_S_AXI_LITE_AW_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="7" NAME="C_INTERCONNECT_S_AXI_LITE_AR_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="8" NAME="C_INTERCONNECT_S_AXI_LITE_W_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="9" NAME="C_INTERCONNECT_S_AXI_LITE_R_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="10" NAME="C_INTERCONNECT_S_AXI_LITE_B_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="11" NAME="C_INTERCONNECT_M_AXI_AW_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="12" NAME="C_INTERCONNECT_M_AXI_AR_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="13" NAME="C_INTERCONNECT_M_AXI_W_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="14" NAME="C_INTERCONNECT_M_AXI_R_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="15" NAME="C_INTERCONNECT_M_AXI_B_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="16" NAME="C_INTERCONNECT_M_AXI_SG_AW_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="17" NAME="C_INTERCONNECT_M_AXI_SG_AR_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="18" NAME="C_INTERCONNECT_M_AXI_SG_W_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="19" NAME="C_INTERCONNECT_M_AXI_SG_R_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="20" NAME="C_INTERCONNECT_M_AXI_SG_B_REGISTER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI_LITE" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1" NAME="s_axi_lite_aclk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG:M_AXI" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="m_axi_aclk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="3" NAME="cdma_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_cdma_0_cdma_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE:M_AXI_SG:M_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARESETN" DIR="I" MPD_INDEX="2" NAME="s_axi_lite_aresetn" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_AWVALID" DIR="I" MPD_INDEX="4" NAME="s_axi_lite_awvalid" SIGNAME="axi_interconnect_periph_160_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_AWREADY" DIR="O" MPD_INDEX="5" NAME="s_axi_lite_awready" SIGNAME="axi_interconnect_periph_160_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="6" MSB="5" NAME="s_axi_lite_awaddr" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWADDR" VECFORMULA="[C_S_AXI_LITE_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_WVALID" DIR="I" MPD_INDEX="7" NAME="s_axi_lite_wvalid" SIGNAME="axi_interconnect_periph_160_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_WREADY" DIR="O" MPD_INDEX="8" NAME="s_axi_lite_wready" SIGNAME="axi_interconnect_periph_160_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="9" MSB="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WDATA" VECFORMULA="[C_S_AXI_LITE_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="10" MSB="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_BVALID" DIR="O" MPD_INDEX="11" NAME="s_axi_lite_bvalid" SIGNAME="axi_interconnect_periph_160_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_BREADY" DIR="I" MPD_INDEX="12" NAME="s_axi_lite_bready" SIGNAME="axi_interconnect_periph_160_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="s_axi_lite_arvalid" SIGNAME="axi_interconnect_periph_160_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="s_axi_lite_arready" SIGNAME="axi_interconnect_periph_160_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="15" MSB="5" NAME="s_axi_lite_araddr" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARADDR" VECFORMULA="[C_S_AXI_LITE_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_RVALID" DIR="O" MPD_INDEX="16" NAME="s_axi_lite_rvalid" SIGNAME="axi_interconnect_periph_160_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_RREADY" DIR="I" MPD_INDEX="17" NAME="s_axi_lite_rready" SIGNAME="axi_interconnect_periph_160_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="18" MSB="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RDATA" VECFORMULA="[C_S_AXI_LITE_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="19" MSB="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="20" MSB="31" NAME="m_axi_araddr" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARADDR" VECFORMULA="[C_M_AXI_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="21" MSB="7" NAME="m_axi_arlen" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="22" MSB="2" NAME="m_axi_arsize" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="23" MSB="1" NAME="m_axi_arburst" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="24" MSB="2" NAME="m_axi_arprot" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="25" MSB="3" NAME="m_axi_arcache" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARVALID" DIR="O" MPD_INDEX="26" NAME="m_axi_arvalid" SIGNAME="axi_interconnect_core_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARREADY" DIR="I" MPD_INDEX="27" NAME="m_axi_arready" SIGNAME="axi_interconnect_core_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="28" MSB="127" NAME="m_axi_rdata" RIGHT="0" SIGNAME="axi_interconnect_core_S_RDATA" VECFORMULA="[C_M_AXI_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="29" MSB="1" NAME="m_axi_rresp" RIGHT="0" SIGNAME="axi_interconnect_core_S_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RLAST" DIR="I" MPD_INDEX="30" NAME="m_axi_rlast" SIGNAME="axi_interconnect_core_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RVALID" DIR="I" MPD_INDEX="31" NAME="m_axi_rvalid" SIGNAME="axi_interconnect_core_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RREADY" DIR="O" MPD_INDEX="32" NAME="m_axi_rready" SIGNAME="axi_interconnect_core_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="33" MSB="31" NAME="m_axi_awaddr" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWADDR" VECFORMULA="[C_M_AXI_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="34" MSB="7" NAME="m_axi_awlen" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="35" MSB="2" NAME="m_axi_awsize" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="36" MSB="1" NAME="m_axi_awburst" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="37" MSB="2" NAME="m_axi_awprot" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="38" MSB="3" NAME="m_axi_awcache" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWVALID" DIR="O" MPD_INDEX="39" NAME="m_axi_awvalid" SIGNAME="axi_interconnect_core_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWREADY" DIR="I" MPD_INDEX="40" NAME="m_axi_awready" SIGNAME="axi_interconnect_core_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="41" MSB="127" NAME="m_axi_wdata" RIGHT="0" SIGNAME="axi_interconnect_core_S_WDATA" VECFORMULA="[C_M_AXI_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="42" MSB="15" NAME="m_axi_wstrb" RIGHT="0" SIGNAME="axi_interconnect_core_S_WSTRB" VECFORMULA="[(C_M_AXI_DATA_WIDTH/8)-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WLAST" DIR="O" MPD_INDEX="43" NAME="m_axi_wlast" SIGNAME="axi_interconnect_core_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WVALID" DIR="O" MPD_INDEX="44" NAME="m_axi_wvalid" SIGNAME="axi_interconnect_core_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WREADY" DIR="I" MPD_INDEX="45" NAME="m_axi_wready" SIGNAME="axi_interconnect_core_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="46" MSB="1" NAME="m_axi_bresp" RIGHT="0" SIGNAME="axi_interconnect_core_S_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_BVALID" DIR="I" MPD_INDEX="47" NAME="m_axi_bvalid" SIGNAME="axi_interconnect_core_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_BREADY" DIR="O" MPD_INDEX="48" NAME="m_axi_bready" SIGNAME="axi_interconnect_core_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="49" MSB="31" NAME="m_axi_sg_awaddr" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWADDR" VECFORMULA="[C_M_AXI_SG_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="50" MSB="7" NAME="m_axi_sg_awlen" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="51" MSB="2" NAME="m_axi_sg_awsize" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="52" MSB="1" NAME="m_axi_sg_awburst" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="53" MSB="2" NAME="m_axi_sg_awprot" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="54" MSB="3" NAME="m_axi_sg_awcache" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_AWVALID" DIR="O" MPD_INDEX="55" NAME="m_axi_sg_awvalid" SIGNAME="axi_interconnect_core_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_AWREADY" DIR="I" MPD_INDEX="56" NAME="m_axi_sg_awready" SIGNAME="axi_interconnect_core_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="57" MSB="31" NAME="m_axi_sg_wdata" RIGHT="0" SIGNAME="axi_interconnect_core_S_WDATA" VECFORMULA="[C_M_AXI_SG_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="58" MSB="3" NAME="m_axi_sg_wstrb" RIGHT="0" SIGNAME="axi_interconnect_core_S_WSTRB" VECFORMULA="[(C_M_AXI_SG_DATA_WIDTH/8)-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_WLAST" DIR="O" MPD_INDEX="59" NAME="m_axi_sg_wlast" SIGNAME="axi_interconnect_core_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_WVALID" DIR="O" MPD_INDEX="60" NAME="m_axi_sg_wvalid" SIGNAME="axi_interconnect_core_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_WREADY" DIR="I" MPD_INDEX="61" NAME="m_axi_sg_wready" SIGNAME="axi_interconnect_core_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="62" MSB="1" NAME="m_axi_sg_bresp" RIGHT="0" SIGNAME="axi_interconnect_core_S_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_BVALID" DIR="I" MPD_INDEX="63" NAME="m_axi_sg_bvalid" SIGNAME="axi_interconnect_core_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_BREADY" DIR="O" MPD_INDEX="64" NAME="m_axi_sg_bready" SIGNAME="axi_interconnect_core_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="65" MSB="31" NAME="m_axi_sg_araddr" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARADDR" VECFORMULA="[C_M_AXI_SG_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="66" MSB="7" NAME="m_axi_sg_arlen" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="67" MSB="2" NAME="m_axi_sg_arsize" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="68" MSB="1" NAME="m_axi_sg_arburst" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="69" MSB="2" NAME="m_axi_sg_arprot" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="70" MSB="3" NAME="m_axi_sg_arcache" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_ARVALID" DIR="O" MPD_INDEX="71" NAME="m_axi_sg_arvalid" SIGNAME="axi_interconnect_core_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_ARREADY" DIR="I" MPD_INDEX="72" NAME="m_axi_sg_arready" SIGNAME="axi_interconnect_core_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="73" MSB="31" NAME="m_axi_sg_rdata" RIGHT="0" SIGNAME="axi_interconnect_core_S_RDATA" VECFORMULA="[C_M_AXI_SG_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="74" MSB="1" NAME="m_axi_sg_rresp" RIGHT="0" SIGNAME="axi_interconnect_core_S_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_RLAST" DIR="I" MPD_INDEX="75" NAME="m_axi_sg_rlast" SIGNAME="axi_interconnect_core_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_RVALID" DIR="I" MPD_INDEX="76" NAME="m_axi_sg_rvalid" SIGNAME="axi_interconnect_core_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_core_S_RREADY" DIR="O" MPD_INDEX="77" NAME="m_axi_sg_rready" SIGNAME="axi_interconnect_core_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="78" MSB="31" NAME="cdma_tvect_out" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_160" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="S_AXI_LITE" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_aresetn"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_wvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_rresp"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_core" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="M_AXI_SG" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="m_axi_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_aresetn"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awaddr"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awlen"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awsize"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awburst"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awprot"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awcache"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_awready"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_wdata"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_wstrb"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_wlast"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_wvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_wready"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_bresp"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_bvalid"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_bready"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_araddr"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arlen"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arsize"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arburst"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arprot"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arcache"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_arready"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_rdata"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_rresp"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_rlast"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_rvalid"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_core" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1" NAME="M_AXI" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="m_axi_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_aresetn"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_araddr"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_arlen"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_arsize"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_arburst"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_arprot"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_arcache"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_arready"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_rdata"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_rresp"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_rlast"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_rready"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_awlen"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_awsize"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_awburst"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_awprot"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_awcache"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_awready"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_wdata"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_wlast"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_wready"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_bresp"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="301989888" BASENAME="C_BASEADDR" BASEVALUE="0x12000000" HIGHDECIMAL="302055423" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1200FFFF" MEMTYPE="REGISTER" MINSIZE="0x7F" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_LITE"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="axi_intc_0" INTC_INDEX="0" PRIORITY="9"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="axi_bram_ctrl_0_bram_block_1" IPTYPE="PERIPHERAL" MHS_INDEX="40" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_MEMSIZE" TYPE="integer" VALUE="0x20000">
          <DESCRIPTION>Size of BRAM(s) in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_PORT_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>Data Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_PORT_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Address Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_NUM_WE" TYPE="integer" VALUE="16">
          <DESCRIPTION>Number of Byte Write Enables</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_FAMILY" TYPE="string" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Rst" DIR="I" MPD_INDEX="0" NAME="BRAM_Rst_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="axi_bram_0" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk" DIR="I" MPD_INDEX="1" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="axi_bram_0" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_EN" DIR="I" MPD_INDEX="2" NAME="BRAM_EN_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="axi_bram_0" PORT="BRAM_En_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="3" MSB="0" NAME="BRAM_WEN_A" RIGHT="15" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="axi_bram_0" PORT="BRAM_WE_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="axi_bram_0" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="5" MSB="0" NAME="BRAM_Din_A" RIGHT="127" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="axi_bram_0" PORT="BRAM_RdData_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="6" MSB="0" NAME="BRAM_Dout_A" RIGHT="127" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTA]" INSTANCE="axi_bram_0" PORT="BRAM_WrData_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Rst" DIR="I" MPD_INDEX="7" NAME="BRAM_Rst_B" SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTB]" INSTANCE="axi_bram_0" PORT="BRAM_Rst_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" CLKFREQUENCY="160000000" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Clk" DIR="I" MPD_INDEX="8" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTB]" INSTANCE="axi_bram_0" PORT="BRAM_Clk_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_EN" DIR="I" MPD_INDEX="9" NAME="BRAM_EN_B" SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTB]" INSTANCE="axi_bram_0" PORT="BRAM_En_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="10" MSB="0" NAME="BRAM_WEN_B" RIGHT="15" SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTB]" INSTANCE="axi_bram_0" PORT="BRAM_WE_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="BRAM_Addr_B" RIGHT="31" SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTB]" INSTANCE="axi_bram_0" PORT="BRAM_Addr_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="12" MSB="0" NAME="BRAM_Din_B" RIGHT="127" SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTB]" INSTANCE="axi_bram_0" PORT="BRAM_RdData_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="13" MSB="0" NAME="BRAM_Dout_B" RIGHT="127" SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORTB]" INSTANCE="axi_bram_0" PORT="BRAM_WrData_B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTB" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.03.a" INSTANCE="axi_bram_0" IPTYPE="PERIPHERAL" MHS_INDEX="41" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl">
      <DESCRIPTION TYPE="SHORT">AXI BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Attaches BRAM to the AXI</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v1_03_a;d=ds777_axi_bram_ctrl.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="1" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4">
          <DESCRIPTION>AXI4 Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="2" NAME="C_S_AXI_BASEADDR" TYPE="std_logic_vector" VALUE="0x50000000">
          <DESCRIPTION>AXI Slave IP Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="3" NAME="C_S_AXI_HIGHADDR" TYPE="std_logic_vector" VALUE="0x5001FFFF">
          <DESCRIPTION>AXI Slave IP High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Slave IP Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="5" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>AXI Slave IP Data Width or BRAM Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_S_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="6">
          <DESCRIPTION>AXI Slave IP ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Slave AXI Supports Narrow Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_SINGLE_PORT_BRAM" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Slave Single Port BRAM</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="9" NAME="C_INTERCONNECT_S_AXI_AR_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Read Address Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="10" NAME="C_INTERCONNECT_S_AXI_AW_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Address Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="11" NAME="C_INTERCONNECT_S_AXI_B_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Back Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="12" NAME="C_INTERCONNECT_S_AXI_R_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Read Data Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="13" NAME="C_INTERCONNECT_S_AXI_W_REGISTER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Write Data Channel Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="14" NAME="C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Inteconnect Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="15" NAME="C_INTERCONNECT_S_AXI_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Inteconnect Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI4-Lite Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI4-Lite Slave IP Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="18" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI4-Lite Slave Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_S_AXI_CTRL_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>AXI4-Lite Slave IP Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_S_AXI_CTRL_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>AXI4-Lite Slave IP High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="21" NAME="C_INTERCONNECT_S_AXI_CTRL_SUPPORTS_READ" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Control Read Support</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="22" NAME="C_INTERCONNECT_S_AXI_CTRL_SUPPORTS_WRITE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Inteconnect Slave AXI Control Write Support</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="23" NAME="C_ECC" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable ECC Functionality</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_FAULT_INJECT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable AXI4-Lite ECC Fault Injection Registers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="25" NAME="C_ECC_ONOFF_RESET_VALUE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Set ECC On/Off Reset Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="26" NAME="C_ECC_TAG" TYPE="STRING" VALUE="ECCHSIAO"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="axi_cdma_0.M_AXI_SG &amp; axi_cdma_0.M_AXI &amp; axi2axi_connector_2.M_AXI &amp; axi2axi_connector_3.M_AXI &amp; axi2axi_connector_4.M_AXI"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI:S_AXI_CTRL" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="2" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="0" NAME="ECC_Interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="1" NAME="ECC_UE" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI:S_AXI_CTRL" DEF_SIGNAME="axi_interconnect_core_M_ARESETN" DIR="I" MPD_INDEX="3" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_core_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="4" MSB="5" NAME="S_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="6" MSB="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWLEN" VECFORMULA="[7 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="7" MSB="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWSIZE" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="8" MSB="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWBURST" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWLOCK" DIR="I" MPD_INDEX="9" NAME="S_AXI_AWLOCK" SIGNAME="axi_interconnect_core_M_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="10" MSB="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWCACHE" VECFORMULA="[3 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="11" MSB="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWPROT" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWVALID" DIR="I" MPD_INDEX="12" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_core_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWREADY" DIR="O" MPD_INDEX="13" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_core_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="14" MSB="127" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_core_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="15" MSB="15" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_core_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH / 8) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_WLAST" DIR="I" MPD_INDEX="16" NAME="S_AXI_WLAST" SIGNAME="axi_interconnect_core_M_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_WVALID" DIR="I" MPD_INDEX="17" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_core_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_WREADY" DIR="O" MPD_INDEX="18" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_core_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_BID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="19" MSB="5" NAME="S_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_core_M_BID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="20" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_core_M_BRESP" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_BVALID" DIR="O" MPD_INDEX="21" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_core_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_BREADY" DIR="I" MPD_INDEX="22" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_core_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="23" MSB="5" NAME="S_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="25" MSB="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARLEN" VECFORMULA="[7 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="26" MSB="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARSIZE" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="27" MSB="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARBURST" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARLOCK" DIR="I" MPD_INDEX="28" NAME="S_AXI_ARLOCK" SIGNAME="axi_interconnect_core_M_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="29" MSB="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARCACHE" VECFORMULA="[3 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="30" MSB="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARPROT" VECFORMULA="[2 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARVALID" DIR="I" MPD_INDEX="31" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_core_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARREADY" DIR="O" MPD_INDEX="32" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_core_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_RID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="33" MSB="5" NAME="S_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_core_M_RID" VECFORMULA="[(C_S_AXI_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="34" MSB="127" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_core_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="35" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_core_M_RRESP" VECFORMULA="[1 : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_RVALID" DIR="O" MPD_INDEX="36" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_core_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_RREADY" DIR="I" MPD_INDEX="37" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_core_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_RLAST" DIR="O" MPD_INDEX="38" NAME="S_AXI_RLAST" SIGNAME="axi_interconnect_core_M_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="39" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="40" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="41" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_ADDR_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="42" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="43" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="44" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_DATA_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="45" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="46" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="47" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="48" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="49" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="50" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_ADDR_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="51" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="52" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="53" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXI_CTRL_DATA_WIDTH-1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="54" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Rst" DIR="O" MPD_INDEX="55" NAME="BRAM_Rst_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="axi_bram_ctrl_0_bram_block_1" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk" DIR="O" MPD_INDEX="56" NAME="BRAM_Clk_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="axi_bram_ctrl_0_bram_block_1" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_En" DIR="O" MPD_INDEX="57" NAME="BRAM_En_A" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_En">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="axi_bram_ctrl_0_bram_block_1" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_WEN" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="58" MSB="15" NAME="BRAM_WE_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_WEN" VECFORMULA="[(C_S_AXI_DATA_WIDTH/8 + C_ECC*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="axi_bram_ctrl_0_bram_block_1" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="59" MSB="31" NAME="BRAM_Addr_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="axi_bram_ctrl_0_bram_block_1" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Dout" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="60" MSB="127" NAME="BRAM_WrData_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Dout" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="axi_bram_ctrl_0_bram_block_1" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTA" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Din" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="61" MSB="127" NAME="BRAM_RdData_A" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTA_BRAM_Din" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="axi_bram_ctrl_0_bram_block_1" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Rst" DIR="O" MPD_INDEX="62" NAME="BRAM_Rst_B" SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="axi_bram_ctrl_0_bram_block_1" PORT="BRAM_Rst_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTB" CLKFREQUENCY="160000000" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Clk" DIR="O" MPD_INDEX="63" NAME="BRAM_Clk_B" SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="axi_bram_ctrl_0_bram_block_1" PORT="BRAM_Clk_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_En" DIR="O" MPD_INDEX="64" NAME="BRAM_En_B" SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_En">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="axi_bram_ctrl_0_bram_block_1" PORT="BRAM_EN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_WEN" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="65" MSB="15" NAME="BRAM_WE_B" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_WEN" VECFORMULA="[(C_S_AXI_DATA_WIDTH/8 + C_ECC*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="axi_bram_ctrl_0_bram_block_1" PORT="BRAM_WEN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Addr" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="66" MSB="31" NAME="BRAM_Addr_B" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Addr" VECFORMULA="[(C_S_AXI_ADDR_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="axi_bram_ctrl_0_bram_block_1" PORT="BRAM_Addr_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Dout" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="67" MSB="127" NAME="BRAM_WrData_B" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Dout" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="axi_bram_ctrl_0_bram_block_1" PORT="BRAM_Dout_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORTB" DEF_SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Din" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="68" MSB="127" NAME="BRAM_RdData_B" RIGHT="0" SIGNAME="axi_bram_ctrl_0_BRAM_PORTB_BRAM_Din" VECFORMULA="[(C_S_AXI_DATA_WIDTH + C_ECC*8*(1+(C_S_AXI_DATA_WIDTH/128)) - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="axi_bram_ctrl_0_bram_block_1" PORT="BRAM_Din_B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_core" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RLAST"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_SG" INSTANCE="axi_cdma_0"/>
            <MASTER BUSINTERFACE="M_AXI" INSTANCE="axi_cdma_0"/>
            <MASTER BUSINTERFACE="M_AXI" INSTANCE="axi2axi_connector_2"/>
            <MASTER BUSINTERFACE="M_AXI" INSTANCE="axi2axi_connector_3"/>
            <MASTER BUSINTERFACE="M_AXI" INSTANCE="axi2axi_connector_4"/>
          </MASTERS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="1" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_En_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WE_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WrData_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_RdData_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTB" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="3" NAME="BRAM_PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_En_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WE_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WrData_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_RdData_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1342177280" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x50000000" HIGHDECIMAL="1342308351" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x5001FFFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" MINSIZE="0x1000" SIZE="131072" SIZEABRV="128K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xffffffff" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x400" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="3.01.a" INSTANCE="eth_a_mac" IPTYPE="PERIPHERAL" MHS_INDEX="42" MODCLASS="PERIPHERAL" MODTYPE="axi_ethernet">
      <DESCRIPTION TYPE="SHORT">AXI Ethernet Embedded IP</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Embedded Ethernet core that implements a Tri-mode (10/100/1000 Mbps) Ethernet MAC or a 10/100 Mbps Ethernet MAC to support MII/GMII/SGMII/RGMII/1000Base-X PHY types</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernet;v=v3_01_a;d=ds759_axi_ethernet.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="0" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="1" NAME="C_AXI_STR_TXC_TDATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Stream Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_AXI_STR_TXD_TDATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Stream Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_AXI_STR_RXS_TDATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Stream Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_AXI_STR_RXD_TDATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Stream Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_AXI_STR_TXC_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_CTRL">
          <DESCRIPTION>AXI Stream Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="6" NAME="C_AXI_STR_TXD_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_DATA">
          <DESCRIPTION>AXI Stream Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="7" NAME="C_AXI_STR_RXS_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_CTRL">
          <DESCRIPTION>AXI Stream Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="8" NAME="C_AXI_STR_RXD_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_DATA">
          <DESCRIPTION>AXI Stream Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="9" NAME="C_AXI_STR_AVBTX_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_AVB_TX">
          <DESCRIPTION>AXI Stream Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="10" NAME="C_AXI_STR_AVBRX_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_AVB_RX">
          <DESCRIPTION>AXI Stream Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_DEVICE" TYPE="STRING" VALUE="xc6vlx240t">
          <DESCRIPTION>Device </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="13" NAME="C_INSTANCE" TYPE="string" VALUE="ETH_A_MAC"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="14" NAME="C_S_AXI_ACLK_FREQ_HZ" TYPE="INTEGER" VALUE="160000000">
          <DESCRIPTION>AXI Clock Freq in HZ</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="20" MPD_INDEX="15" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x11000000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="21" MPD_INDEX="16" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x1103FFFF">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Address Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="18" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="19" NAME="C_S_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI ID Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_TRANS" TYPE="STRING" VALUE="A">
          <DESCRIPTION>Spartan 6 Transceiver Side</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="21" NAME="C_PHYADDR" TYPE="std_logic_vector" VALUE="0B00110">
          <DESCRIPTION>PHY Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="22" NAME="C_INCLUDE_IO" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include IO and BUFG as Needed for the PHY Interface Selected</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="23" NAME="C_TYPE" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Type of TEMAC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="24" NAME="C_PHY_TYPE" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Physical Interface Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="25" NAME="C_USE_GTH" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use GTH transceiver as Needed for the Virtex-7 series PHY Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="26" NAME="C_HALFDUP" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable Half Duplex mode</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="27" NAME="C_TXMEM" TYPE="INTEGER" VALUE="16384">
          <DESCRIPTION>TX Memory Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="28" NAME="C_RXMEM" TYPE="INTEGER" VALUE="16384">
          <DESCRIPTION>RX Memory Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="29" NAME="C_TXCSUM" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Enable TX Checksum Offload</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="30" NAME="C_RXCSUM" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Enable RX Checksum Offload</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="31" NAME="C_TXVLAN_TRAN" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Transmit VLAN translation</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="32" NAME="C_RXVLAN_TRAN" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Receive VLAN translation</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="33" NAME="C_TXVLAN_TAG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Transmit VLAN tagging</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="34" NAME="C_RXVLAN_TAG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Receive VLAN tagging</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="35" NAME="C_TXVLAN_STRP" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Transmit VLAN stripping</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="16" MPD_INDEX="36" NAME="C_RXVLAN_STRP" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Receive VLAN stripping</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="17" MPD_INDEX="37" NAME="C_MCAST_EXTEND" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Receive Extended Multicast Address Filtering</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="18" MPD_INDEX="38" NAME="C_STATS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Statistics Counters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="19" MPD_INDEX="39" NAME="C_AVB" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Audio Video Bridging (AVB) - license required</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="40" NAME="C_SIMULATION" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Simulation Mode</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="41" NAME="C_STATS_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>C_STATS_WIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="42" NAME="C_AXI_STR_TXC_ACLK_FREQ_HZ" TYPE="INTEGER" VALUE="160000000">
          <DESCRIPTION>AXI Stream Tx Clock Freq</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="22" NAME="C_INTERCONNECT_S_AXI_AW_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="23" NAME="C_INTERCONNECT_S_AXI_AR_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="24" NAME="C_INTERCONNECT_S_AXI_W_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="25" NAME="C_INTERCONNECT_S_AXI_R_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="26" NAME="C_INTERCONNECT_S_AXI_B_REGISTER" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" IOS="AXIETHERNETIF" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="49" NAME="GTX_CLK" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_asyncclks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="48" NAME="PHY_RST_N" SIGNAME="ETH_A_PHY_RST_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_A_PHY_RST_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" IOS="AXIETHERNETIF" IS_INSTANTIATED="TRUE" IS_THREE_STATE="TRUE" MHS_INDEX="3" MPD_INDEX="108" NAME="MDIO" SIGNAME="ETH_A_MDIO" TRI_I="MDIO_I" TRI_O="MDIO_O" TRI_T="MDIO_T">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_A_MDIO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="83" NAME="MDC" SIGNAME="ETH_A_MDC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_A_MDC"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="52" NAME="REF_CLK" SIGIS="CLK" SIGNAME="clk_200MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_asyncclks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXD" CLKFREQUENCY="160000000" DEF_SIGNAME="ACLK" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="20" NAME="AXI_STR_TXD_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXC" CLKFREQUENCY="160000000" DEF_SIGNAME="ACLK" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="27" NAME="AXI_STR_TXC_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXD" CLKFREQUENCY="160000000" DEF_SIGNAME="ACLK" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="34" NAME="AXI_STR_RXD_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXS" CLKFREQUENCY="160000000" DEF_SIGNAME="ACLK" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="41" NAME="AXI_STR_RXS_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXS" DEF_SIGNAME="TREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="44" NAME="AXI_STR_RXS_TREADY" SIGNAME="net_vcc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_vcc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="AXIETHERNETIF" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="11" MPD_INDEX="77" MSB="3" NAME="RGMII_TXD" RIGHT="0" SIGNAME="ETH_A_RGMII_TXD" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_A_RGMII_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="78" NAME="RGMII_TX_CTL" SIGNAME="ETH_A_RGMII_TX_CTL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_A_RGMII_TX_CTL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="79" NAME="RGMII_TXC" SIGNAME="ETH_A_RGMII_TXC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_A_RGMII_TXC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="AXIETHERNETIF" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="14" MPD_INDEX="80" MSB="3" NAME="RGMII_RXD" RIGHT="0" SIGNAME="ETH_A_RGMII_RXD" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_A_RGMII_RXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="81" NAME="RGMII_RX_CTL" SIGNAME="ETH_A_RGMII_RX_CTL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_A_RGMII_RX_CTL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_INSTANTIATED="TRUE" MHS_INDEX="16" MPD_INDEX="82" NAME="RGMII_RXC" SIGNAME="ETH_A_RGMII_RXC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_A_RGMII_RXC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="17" MPD_INDEX="2" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ETH_A_MAC_INTERRUPT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD" DEF_SIGNAME="axi_interconnect_periph_160_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="3" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWVALID" DIR="I" MPD_INDEX="4" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_periph_160_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWREADY" DIR="O" MPD_INDEX="5" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_periph_160_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="6" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="7" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WVALID" DIR="I" MPD_INDEX="8" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_periph_160_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WREADY" DIR="O" MPD_INDEX="9" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_periph_160_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="10" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_BVALID" DIR="O" MPD_INDEX="11" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_periph_160_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_BREADY" DIR="I" MPD_INDEX="12" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_periph_160_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="13" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARVALID" DIR="I" MPD_INDEX="14" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_periph_160_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARREADY" DIR="O" MPD_INDEX="15" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_periph_160_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="16" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="17" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RVALID" DIR="O" MPD_INDEX="18" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_periph_160_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RREADY" DIR="I" MPD_INDEX="19" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_periph_160_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD" DEF_SIGNAME="axi_interconnect_periph_160_M_ARESETN" DIR="I" MPD_INDEX="21" NAME="AXI_STR_TXD_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXD" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TVALID" DIR="I" MPD_INDEX="22" NAME="AXI_STR_TXD_TVALID" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S]" INSTANCE="eth_a_dma" PORT="m_axis_mm2s_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXD" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TREADY" DIR="O" MPD_INDEX="23" NAME="AXI_STR_TXD_TREADY" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S]" INSTANCE="eth_a_dma" PORT="m_axis_mm2s_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXD" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TLAST" DIR="I" MPD_INDEX="24" NAME="AXI_STR_TXD_TLAST" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S]" INSTANCE="eth_a_dma" PORT="m_axis_mm2s_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXD" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TKEEP" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="25" MSB="3" NAME="AXI_STR_TXD_TKEEP" RIGHT="0" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TKEEP" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S]" INSTANCE="eth_a_dma" PORT="m_axis_mm2s_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXD" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="26" MSB="31" NAME="AXI_STR_TXD_TDATA" RIGHT="0" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TDATA" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S]" INSTANCE="eth_a_dma" PORT="m_axis_mm2s_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD" DEF_SIGNAME="axi_interconnect_periph_160_M_ARESETN" DIR="I" MPD_INDEX="28" NAME="AXI_STR_TXC_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXC" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TVALID" DIR="I" MPD_INDEX="29" NAME="AXI_STR_TXC_TVALID" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S_CNTRL]" INSTANCE="eth_a_dma" PORT="m_axis_mm2s_cntrl_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXC" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TREADY" DIR="O" MPD_INDEX="30" NAME="AXI_STR_TXC_TREADY" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S_CNTRL]" INSTANCE="eth_a_dma" PORT="m_axis_mm2s_cntrl_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXC" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TLAST" DIR="I" MPD_INDEX="31" NAME="AXI_STR_TXC_TLAST" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S_CNTRL]" INSTANCE="eth_a_dma" PORT="m_axis_mm2s_cntrl_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXC" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TKEEP" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="32" MSB="3" NAME="AXI_STR_TXC_TKEEP" RIGHT="0" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TKEEP" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S_CNTRL]" INSTANCE="eth_a_dma" PORT="m_axis_mm2s_cntrl_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXC" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="33" MSB="31" NAME="AXI_STR_TXC_TDATA" RIGHT="0" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TDATA" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S_CNTRL]" INSTANCE="eth_a_dma" PORT="m_axis_mm2s_cntrl_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD" DEF_SIGNAME="axi_interconnect_periph_160_M_ARESETN" DIR="I" MPD_INDEX="35" NAME="AXI_STR_RXD_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXD" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TVALID" DIR="O" MPD_INDEX="36" NAME="AXI_STR_RXD_TVALID" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_ETH_A_RXD]" INSTANCE="warplab_trigger_proc" PORT="eth_a_axi_str_tvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM]" INSTANCE="eth_a_dma" PORT="s_axis_s2mm_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXD" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TREADY" DIR="I" MPD_INDEX="37" NAME="AXI_STR_RXD_TREADY" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM]" INSTANCE="eth_a_dma" PORT="s_axis_s2mm_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXD" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TLAST" DIR="O" MPD_INDEX="38" NAME="AXI_STR_RXD_TLAST" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_ETH_A_RXD]" INSTANCE="warplab_trigger_proc" PORT="eth_a_axi_str_tlast"/>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM]" INSTANCE="eth_a_dma" PORT="s_axis_s2mm_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXD" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TKEEP" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="39" MSB="3" NAME="AXI_STR_RXD_TKEEP" RIGHT="0" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TKEEP" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_ETH_A_RXD]" INSTANCE="warplab_trigger_proc" PORT="eth_a_axi_str_tkeep"/>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM]" INSTANCE="eth_a_dma" PORT="s_axis_s2mm_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXD" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="40" MSB="31" NAME="AXI_STR_RXD_TDATA" RIGHT="0" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TDATA" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_ETH_A_RXD]" INSTANCE="warplab_trigger_proc" PORT="eth_a_axi_str_tdata"/>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM]" INSTANCE="eth_a_dma" PORT="s_axis_s2mm_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD" DEF_SIGNAME="axi_interconnect_periph_160_M_ARESETN" DIR="I" MPD_INDEX="42" NAME="AXI_STR_RXS_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXS" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXS_TVALID" DIR="O" MPD_INDEX="43" NAME="AXI_STR_RXS_TVALID" SIGNAME="ETH_A_MAC_AXI_STR_RXS_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM_STS]" INSTANCE="eth_a_dma" PORT="s_axis_s2mm_sts_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXS" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXS_TLAST" DIR="O" MPD_INDEX="45" NAME="AXI_STR_RXS_TLAST" SIGNAME="ETH_A_MAC_AXI_STR_RXS_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM_STS]" INSTANCE="eth_a_dma" PORT="s_axis_s2mm_sts_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXS" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXS_TKEEP" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="46" MSB="3" NAME="AXI_STR_RXS_TKEEP" RIGHT="0" SIGNAME="ETH_A_MAC_AXI_STR_RXS_TKEEP" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM_STS]" INSTANCE="eth_a_dma" PORT="s_axis_s2mm_sts_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXS" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXS_TDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="47" MSB="31" NAME="AXI_STR_RXS_TDATA" RIGHT="0" SIGNAME="ETH_A_MAC_AXI_STR_RXS_TDATA" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM_STS]" INSTANCE="eth_a_dma" PORT="s_axis_s2mm_sts_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="50" NAME="MGT_CLK_P" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="51" NAME="MGT_CLK_N" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="AXIETHERNETIF" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="53" MSB="3" NAME="MII_TXD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="54" NAME="MII_TX_EN" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="55" NAME="MII_TX_ER" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="AXIETHERNETIF" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="56" MSB="3" NAME="MII_RXD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="57" NAME="MII_RX_DV" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="58" NAME="MII_RX_ER" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="59" NAME="MII_RX_CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="60" NAME="MII_TX_CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="61" NAME="MII_COL" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="62" NAME="MII_CRS" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="AXIETHERNETIF" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="63" MSB="7" NAME="GMII_TXD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="64" NAME="GMII_TX_EN" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="65" NAME="GMII_TX_ER" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="66" NAME="GMII_TX_CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="AXIETHERNETIF" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="67" MSB="7" NAME="GMII_RXD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="68" NAME="GMII_RX_DV" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="69" NAME="GMII_RX_ER" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="70" NAME="GMII_RX_CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="71" NAME="GMII_COL" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="72" NAME="GMII_CRS" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="73" NAME="TXP" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="74" NAME="TXN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="75" NAME="RXP" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="76" NAME="RXN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" MPD_INDEX="84" NAME="MDIO_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="AXIETHERNETIF" MPD_INDEX="85" NAME="MDIO_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="AXIETHERNETIF" MPD_INDEX="86" NAME="MDIO_T" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBTX" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="87" NAME="AXI_STR_AVBTX_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBTX" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="88" NAME="AXI_STR_AVBTX_ARESETN" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBTX" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="89" NAME="AXI_STR_AVBTX_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBTX" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="90" NAME="AXI_STR_AVBTX_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBTX" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="91" NAME="AXI_STR_AVBTX_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBTX" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="92" MSB="7" NAME="AXI_STR_AVBTX_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="AXI_STR_AVBTX" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="93" NAME="AXI_STR_AVBTX_TUSER" SIGNAME="__NOC__" VECFORMULA="[0:0]"/>
        <PORT BUS="AXI_STR_AVBRX" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="94" NAME="AXI_STR_AVBRX_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBRX" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="95" NAME="AXI_STR_AVBRX_ARESETN" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBRX" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="96" NAME="AXI_STR_AVBRX_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBRX" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="97" NAME="AXI_STR_AVBRX_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBRX" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="98" MSB="7" NAME="AXI_STR_AVBRX_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="AXI_STR_AVBRX" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="99" NAME="AXI_STR_AVBRX_TUSER" SIGNAME="__NOC__" VECFORMULA="[0:0]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="100" NAME="RTC_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="101" NAME="AV_INTERRUPT_10MS" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="102" NAME="AV_INTERRUPT_PTP_TX" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="103" NAME="AV_INTERRUPT_PTP_RX" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="104" MSB="31" NAME="AV_RTC_NANOSECFIELD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="47" LSB="0" MPD_INDEX="105" MSB="47" NAME="AV_RTC_SECFIELD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[47:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="106" NAME="AV_CLK_8K" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="107" MSB="31" NAME="AV_RTC_NANOSECFIELD_1722" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_160" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXD_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXS_ARESETN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_A_DMA_M_AXIS_MM2S" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="2" NAME="AXI_STR_TXD" PROTOCOL="XIL_AXI_STREAM_ETH_DATA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_TXD_TREADY"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_TKEEP"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXD_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXS_ARESETN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="AXI_STR_TXC" PROTOCOL="XIL_AXI_STREAM_ETH_CTRL" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_TXC_TREADY"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_TKEEP"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXD_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXS_ARESETN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_A_MAC_AXI_STR_RXD" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="4" NAME="AXI_STR_RXD" PROTOCOL="XIL_AXI_STREAM_ETH_DATA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXD_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXD_ARESETN"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_RXD_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXD_TREADY"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_RXD_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_RXD_TKEEP"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_RXD_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXS_ARESETN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_A_MAC_AXI_STR_RXS" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="3" NAME="AXI_STR_RXS" PROTOCOL="XIL_AXI_STREAM_ETH_CTRL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXS_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXS_TREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXD_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXS_ARESETN"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_RXS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_RXS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_RXS_TKEEP"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_RXS_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="5" NAME="AXI_STR_AVBTX" PROTOCOL="XIL_AXI_STREAM_ETH_AVB_TX" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_AVBTX_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_AVBTX_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_AVBTX_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_AVBTX_TREADY"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_AVBTX_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_AVBTX_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_AVBTX_TUSER"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="6" NAME="AXI_STR_AVBRX" PROTOCOL="XIL_AXI_STREAM_ETH_AVB_RX" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_AVBRX_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_AVBRX_ARESETN"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_AVBRX_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_AVBRX_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_AVBRX_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_AVBRX_TUSER"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="AXIETHERNETIF" TYPE="XIL_AXIETHERNET_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="GTX_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="PHY_RST_N"/>
            <PORTMAP DIR="IO" PHYSICAL="MDIO"/>
            <PORTMAP DIR="O" PHYSICAL="MDC"/>
            <PORTMAP DIR="O" PHYSICAL="RGMII_TXD"/>
            <PORTMAP DIR="O" PHYSICAL="RGMII_TX_CTL"/>
            <PORTMAP DIR="O" PHYSICAL="RGMII_TXC"/>
            <PORTMAP DIR="I" PHYSICAL="RGMII_RXD"/>
            <PORTMAP DIR="I" PHYSICAL="RGMII_RX_CTL"/>
            <PORTMAP DIR="I" PHYSICAL="RGMII_RXC"/>
            <PORTMAP DIR="I" PHYSICAL="MGT_CLK_P"/>
            <PORTMAP DIR="I" PHYSICAL="MGT_CLK_N"/>
            <PORTMAP DIR="O" PHYSICAL="MII_TXD"/>
            <PORTMAP DIR="O" PHYSICAL="MII_TX_EN"/>
            <PORTMAP DIR="O" PHYSICAL="MII_TX_ER"/>
            <PORTMAP DIR="I" PHYSICAL="MII_RXD"/>
            <PORTMAP DIR="I" PHYSICAL="MII_RX_DV"/>
            <PORTMAP DIR="I" PHYSICAL="MII_RX_ER"/>
            <PORTMAP DIR="I" PHYSICAL="MII_RX_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="MII_TX_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="MII_COL"/>
            <PORTMAP DIR="I" PHYSICAL="MII_CRS"/>
            <PORTMAP DIR="O" PHYSICAL="GMII_TXD"/>
            <PORTMAP DIR="O" PHYSICAL="GMII_TX_EN"/>
            <PORTMAP DIR="O" PHYSICAL="GMII_TX_ER"/>
            <PORTMAP DIR="O" PHYSICAL="GMII_TX_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_RXD"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_RX_DV"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_RX_ER"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_RX_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_COL"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_CRS"/>
            <PORTMAP DIR="O" PHYSICAL="TXP"/>
            <PORTMAP DIR="O" PHYSICAL="TXN"/>
            <PORTMAP DIR="I" PHYSICAL="RXP"/>
            <PORTMAP DIR="I" PHYSICAL="RXN"/>
            <PORTMAP DIR="I" PHYSICAL="MDIO_I"/>
            <PORTMAP DIR="O" PHYSICAL="MDIO_O"/>
            <PORTMAP DIR="O" PHYSICAL="MDIO_T"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="285212672" BASENAME="C_BASEADDR" BASEVALUE="0x11000000" HIGHDECIMAL="285474815" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1103FFFF" MEMTYPE="REGISTER" MINSIZE="0x40000" SIZE="262144" SIZEABRV="256K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="axi_intc_0" INTC_INDEX="0" PRIORITY="6"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="6.03.a" INSTANCE="eth_a_dma" IPTYPE="PERIPHERAL" MHS_INDEX="43" MODCLASS="PERIPHERAL" MODTYPE="axi_dma">
      <DESCRIPTION TYPE="SHORT">AXI DMA Engine</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI MemoryMap to/from AXI Stream Direct Memory Access Engine</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v6_03_a;d=pg021_axi_dma.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="0" NAME="C_M_AXI_SG_AWUSER_WIDTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>SG AWUSER width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="1" NAME="C_M_AXI_SG_ARUSER_WIDTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>SG ARUSER width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_M_AXI_MM2S_ARUSER_WIDTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>MM2S ARUSER width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_M_AXI_S2MM_AWUSER_WIDTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>S2MM AWUSER width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_LITE_ADDR_WIDTH" TYPE="INTEGER" VALUE="10">
          <DESCRIPTION>AXI Lite Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_S_AXI_LITE_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Lite Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_DLYTMR_RESOLUTION" TYPE="INTEGER" VALUE="125">
          <DESCRIPTION>Delay Timer Counter Resolution </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="7" NAME="C_PRMRY_IS_ACLK_ASYNC" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Primary clock Is Asynchronous </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_INCLUDE_SG" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include Scatter Gather Engine</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_ENABLE_MULTI_CHANNEL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable multi Channel DMA support </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="10" NAME="C_SG_INCLUDE_DESC_QUEUE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include Scatter Gather Descriptor Queuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_SG_INCLUDE_STSCNTRL_STRM" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include AXI Status and Control Streams</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_SG_USE_STSAPP_LENGTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Use Status Stream App Length</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_SG_LENGTH_WIDTH" TYPE="INTEGER" VALUE="14">
          <DESCRIPTION>Buffer Length Field Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="14" NAME="C_M_AXI_SG_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI SG Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="15" NAME="C_M_AXI_SG_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI SG Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Control Stream Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_S_AXIS_S2MM_STS_TDATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Status Stream Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="18" NAME="C_INCLUDE_MM2S" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include MM2S Channel</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_INCLUDE_MM2S_SF" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include MM2S Store and Forward Buffer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_INCLUDE_MM2S_DRE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Include MM2S Data Realignment Engine</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="21" NAME="C_MM2S_BURST_SIZE" TYPE="INTEGER" VALUE="16">
          <DESCRIPTION>Maximum Memory Map Burst Size for MM2S</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="22" NAME="C_M_AXI_MM2S_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>MM2S Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="23" NAME="C_M_AXI_MM2S_DATA_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>MM2S Memory Map Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_M_AXIS_MM2S_TDATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>MM2S Stream Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="25" NAME="C_INCLUDE_S2MM" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include S2MM Channel</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="26" NAME="C_INCLUDE_S2MM_SF" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include S2MM Store and Forward Buffer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="27" NAME="C_INCLUDE_S2MM_DRE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Include S2MM Data Realignment Engine</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="28" NAME="C_S2MM_BURST_SIZE" TYPE="INTEGER" VALUE="16">
          <DESCRIPTION>Maximum Memory Map Burst Size for S2MM (data beats)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="29" NAME="C_M_AXI_S2MM_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>S2MM Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="30" NAME="C_M_AXI_S2MM_DATA_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>S2MM Memory Map Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="31" NAME="C_S_AXIS_S2MM_TDATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>S2MM Stream Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="32" NAME="C_NUM_S2MM_CHANNELS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Specify the number of S2MM Channels </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="33" NAME="C_NUM_MM2S_CHANNELS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Specify the number of MM2S Channels </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="34" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="35" NAME="C_INSTANCE" TYPE="STRING" VALUE="ETH_A_DMA">
          <DESCRIPTION>Instance name</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="36" NAME="C_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x11200000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="37" NAME="C_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x1120FFFF">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="38" NAME="C_S_AXI_LITE_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI Lite Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="39" NAME="C_S_AXI_LITE_SUPPORTS_READ" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI Lite Supports Read Access</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="40" NAME="C_S_AXI_LITE_SUPPORTS_WRITE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI Lite Supports Write Access</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="41" NAME="C_M_AXI_SG_PROTOCOL" TYPE="STRING" VALUE="AXI4">
          <DESCRIPTION>AXI SG Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="42" NAME="C_M_AXI_SG_SUPPORTS_THREADS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>AXI SG Support Threads</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="43" NAME="C_M_AXI_SG_THREAD_ID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="44" NAME="C_M_AXI_SG_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>AXI SG Supports Narrow Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="45" NAME="C_M_AXI_SG_SUPPORTS_READ" TYPE="STRING" VALUE="1">
          <DESCRIPTION>AXI SG Generates Read Accesses</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="46" NAME="C_M_AXI_SG_SUPPORTS_WRITE" TYPE="STRING" VALUE="1">
          <DESCRIPTION>AXI SG Generates Write Accesses</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="47" NAME="C_M_AXI_MM2S_PROTOCOL" TYPE="STRING" VALUE="AXI4">
          <DESCRIPTION>AXI MM2S Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="48" NAME="C_M_AXI_MM2S_SUPPORTS_THREADS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>AXI MM2S Support Threads</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="49" NAME="C_M_AXI_MM2S_THREAD_ID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI MM2S Thread ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="50" NAME="C_M_AXI_MM2S_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>AXI MM2S Supports Narrow Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="51" NAME="C_M_AXI_MM2S_SUPPORTS_READ" TYPE="STRING" VALUE="1">
          <DESCRIPTION>AXI MM2S Generates Read Accesses</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="52" NAME="C_M_AXI_MM2S_SUPPORTS_WRITE" TYPE="STRING" VALUE="0">
          <DESCRIPTION>AXI MM2S Generates Write Accesses</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="53" NAME="C_INTERCONNECT_M_AXI_MM2S_READ_ISSUING" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>AXI MM2S Interface Read Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="54" NAME="C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH" TYPE="INTEGER" VALUE="512">
          <DESCRIPTION>AXI MM2S Interface Read FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="55" NAME="C_M_AXI_S2MM_PROTOCOL" TYPE="STRING" VALUE="AXI4">
          <DESCRIPTION>AXI S2MM Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="56" NAME="C_M_AXI_S2MM_SUPPORTS_THREADS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>AXI S2MM Support Threads</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="57" NAME="C_M_AXI_S2MM_THREAD_ID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI S2MM Thread ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="58" NAME="C_M_AXI_S2MM_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>AXI S2MM Supports Narrow Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="59" NAME="C_M_AXI_S2MM_SUPPORTS_WRITE" TYPE="STRING" VALUE="1">
          <DESCRIPTION>AXI S2MM Generates Write Accesses</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="60" NAME="C_M_AXI_S2MM_SUPPORTS_READ" TYPE="STRING" VALUE="0">
          <DESCRIPTION>AXI S2MM Generates Read Accesses</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="61" NAME="C_INTERCONNECT_M_AXI_S2MM_WRITE_ISSUING" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>AXI S2MM Interface Write Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="62" NAME="C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH" TYPE="INTEGER" VALUE="512">
          <DESCRIPTION>AXI S2MM Interface Write FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="63" NAME="C_M_AXIS_MM2S_CNTRL_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_CTRL">
          <DESCRIPTION>AXI MM2S Control Stream Interface Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="64" NAME="C_S_AXIS_S2MM_STS_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_CTRL">
          <DESCRIPTION>AXI S2MM Status Stream Interface Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="65" NAME="C_M_AXIS_MM2S_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_DATA">
          <DESCRIPTION>AXI MM2S Stream Interface Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="66" NAME="C_S_AXIS_S2MM_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_DATA">
          <DESCRIPTION>AXI S2MM Stream Interface Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="67" NAME="C_GENERIC" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Interface a custom IP </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="7" NAME="C_INTERCONNECT_S_AXI_LITE_AW_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="8" NAME="C_INTERCONNECT_S_AXI_LITE_AR_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="9" NAME="C_INTERCONNECT_S_AXI_LITE_W_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="10" NAME="C_INTERCONNECT_S_AXI_LITE_R_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="11" NAME="C_INTERCONNECT_S_AXI_LITE_B_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="12" NAME="C_INTERCONNECT_M_AXI_SG_AW_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="13" NAME="C_INTERCONNECT_M_AXI_SG_AR_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="14" NAME="C_INTERCONNECT_M_AXI_SG_W_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="15" NAME="C_INTERCONNECT_M_AXI_SG_R_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="16" NAME="C_INTERCONNECT_M_AXI_SG_B_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="17" NAME="C_INTERCONNECT_M_AXI_MM2S_AW_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="18" NAME="C_INTERCONNECT_M_AXI_MM2S_AR_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="19" NAME="C_INTERCONNECT_M_AXI_MM2S_W_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="20" NAME="C_INTERCONNECT_M_AXI_MM2S_R_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="21" NAME="C_INTERCONNECT_M_AXI_MM2S_B_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="22" NAME="C_INTERCONNECT_M_AXI_S2MM_AW_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="23" NAME="C_INTERCONNECT_M_AXI_S2MM_AR_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="24" NAME="C_INTERCONNECT_M_AXI_S2MM_W_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="25" NAME="C_INTERCONNECT_M_AXI_S2MM_R_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="26" NAME="C_INTERCONNECT_M_AXI_S2MM_B_REGISTER" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI_LITE" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="s_axi_lite_aclk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="m_axi_sg_aclk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S:M_AXIS_MM2S_CNTRL" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="m_axi_mm2s_aclk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM:S_AXIS_S2MM_STS" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="3" NAME="m_axi_s2mm_aclk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="113" NAME="mm2s_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ETH_A_DMA_mm2s_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="114" NAME="s2mm_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ETH_A_DMA_s2mm_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE:M_AXI_SG:M_AXI_MM2S:M_AXI_S2MM:S_AXIS_S2MM_STS:M_AXIS_MM2S_CNTRL:M_AXIS_MM2S:S_AXIS_S2MM" DEF_SIGNAME="axi_interconnect_periph_160_M_ARESETN" DIR="I" MPD_INDEX="4" NAME="axi_resetn" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_AWVALID" DIR="I" MPD_INDEX="5" NAME="s_axi_lite_awvalid" SIGNAME="axi_interconnect_periph_160_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_AWREADY" DIR="O" MPD_INDEX="6" NAME="s_axi_lite_awready" SIGNAME="axi_interconnect_periph_160_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="9" LSB="0" MPD_INDEX="7" MSB="9" NAME="s_axi_lite_awaddr" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWADDR" VECFORMULA="[C_S_AXI_LITE_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_WVALID" DIR="I" MPD_INDEX="8" NAME="s_axi_lite_wvalid" SIGNAME="axi_interconnect_periph_160_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_WREADY" DIR="O" MPD_INDEX="9" NAME="s_axi_lite_wready" SIGNAME="axi_interconnect_periph_160_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="10" MSB="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WDATA" VECFORMULA="[C_S_AXI_LITE_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="11" MSB="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_BVALID" DIR="O" MPD_INDEX="12" NAME="s_axi_lite_bvalid" SIGNAME="axi_interconnect_periph_160_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_BREADY" DIR="I" MPD_INDEX="13" NAME="s_axi_lite_bready" SIGNAME="axi_interconnect_periph_160_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_ARVALID" DIR="I" MPD_INDEX="14" NAME="s_axi_lite_arvalid" SIGNAME="axi_interconnect_periph_160_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_ARREADY" DIR="O" MPD_INDEX="15" NAME="s_axi_lite_arready" SIGNAME="axi_interconnect_periph_160_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="9" LSB="0" MPD_INDEX="16" MSB="9" NAME="s_axi_lite_araddr" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARADDR" VECFORMULA="[C_S_AXI_LITE_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_RVALID" DIR="O" MPD_INDEX="17" NAME="s_axi_lite_rvalid" SIGNAME="axi_interconnect_periph_160_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_RREADY" DIR="I" MPD_INDEX="18" NAME="s_axi_lite_rready" SIGNAME="axi_interconnect_periph_160_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="19" MSB="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RDATA" VECFORMULA="[C_S_AXI_LITE_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="20" MSB="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="21" MSB="31" NAME="m_axi_sg_awaddr" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWADDR" VECFORMULA="[C_M_AXI_SG_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="22" MSB="7" NAME="m_axi_sg_awlen" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="23" MSB="2" NAME="m_axi_sg_awsize" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="24" MSB="1" NAME="m_axi_sg_awburst" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="25" MSB="2" NAME="m_axi_sg_awprot" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="26" MSB="3" NAME="m_axi_sg_awcache" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_AWUSER" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="27" MSB="3" NAME="m_axi_sg_awuser" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWUSER" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_AWVALID" DIR="O" MPD_INDEX="28" NAME="m_axi_sg_awvalid" SIGNAME="axi_interconnect_dma_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_AWREADY" DIR="I" MPD_INDEX="29" NAME="m_axi_sg_awready" SIGNAME="axi_interconnect_dma_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="30" MSB="31" NAME="m_axi_sg_wdata" RIGHT="0" SIGNAME="axi_interconnect_dma_S_WDATA" VECFORMULA="[C_M_AXI_SG_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="31" MSB="3" NAME="m_axi_sg_wstrb" RIGHT="0" SIGNAME="axi_interconnect_dma_S_WSTRB" VECFORMULA="[(C_M_AXI_SG_DATA_WIDTH/8)-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_WLAST" DIR="O" MPD_INDEX="32" NAME="m_axi_sg_wlast" SIGNAME="axi_interconnect_dma_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_WVALID" DIR="O" MPD_INDEX="33" NAME="m_axi_sg_wvalid" SIGNAME="axi_interconnect_dma_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_WREADY" DIR="I" MPD_INDEX="34" NAME="m_axi_sg_wready" SIGNAME="axi_interconnect_dma_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="35" MSB="1" NAME="m_axi_sg_bresp" RIGHT="0" SIGNAME="axi_interconnect_dma_S_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_BVALID" DIR="I" MPD_INDEX="36" NAME="m_axi_sg_bvalid" SIGNAME="axi_interconnect_dma_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_BREADY" DIR="O" MPD_INDEX="37" NAME="m_axi_sg_bready" SIGNAME="axi_interconnect_dma_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="38" MSB="31" NAME="m_axi_sg_araddr" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARADDR" VECFORMULA="[C_M_AXI_SG_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="39" MSB="7" NAME="m_axi_sg_arlen" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="40" MSB="2" NAME="m_axi_sg_arsize" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="41" MSB="1" NAME="m_axi_sg_arburst" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="42" MSB="2" NAME="m_axi_sg_arprot" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="43" MSB="3" NAME="m_axi_sg_arcache" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_ARUSER" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="44" MSB="3" NAME="m_axi_sg_aruser" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARUSER" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_ARVALID" DIR="O" MPD_INDEX="45" NAME="m_axi_sg_arvalid" SIGNAME="axi_interconnect_dma_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_ARREADY" DIR="I" MPD_INDEX="46" NAME="m_axi_sg_arready" SIGNAME="axi_interconnect_dma_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="47" MSB="31" NAME="m_axi_sg_rdata" RIGHT="0" SIGNAME="axi_interconnect_dma_S_RDATA" VECFORMULA="[C_M_AXI_SG_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="48" MSB="1" NAME="m_axi_sg_rresp" RIGHT="0" SIGNAME="axi_interconnect_dma_S_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_RLAST" DIR="I" MPD_INDEX="49" NAME="m_axi_sg_rlast" SIGNAME="axi_interconnect_dma_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_RVALID" DIR="I" MPD_INDEX="50" NAME="m_axi_sg_rvalid" SIGNAME="axi_interconnect_dma_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_RREADY" DIR="O" MPD_INDEX="51" NAME="m_axi_sg_rready" SIGNAME="axi_interconnect_dma_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="52" MSB="31" NAME="m_axi_mm2s_araddr" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARADDR" VECFORMULA="[C_M_AXI_MM2S_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="53" MSB="7" NAME="m_axi_mm2s_arlen" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="54" MSB="2" NAME="m_axi_mm2s_arsize" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="55" MSB="1" NAME="m_axi_mm2s_arburst" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="56" MSB="2" NAME="m_axi_mm2s_arprot" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="57" MSB="3" NAME="m_axi_mm2s_arcache" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_ARUSER" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="58" MSB="3" NAME="m_axi_mm2s_aruser" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARUSER" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_ARVALID" DIR="O" MPD_INDEX="59" NAME="m_axi_mm2s_arvalid" SIGNAME="axi_interconnect_dma_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_ARREADY" DIR="I" MPD_INDEX="60" NAME="m_axi_mm2s_arready" SIGNAME="axi_interconnect_dma_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="61" MSB="63" NAME="m_axi_mm2s_rdata" RIGHT="0" SIGNAME="axi_interconnect_dma_S_RDATA" VECFORMULA="[C_M_AXI_MM2S_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="62" MSB="1" NAME="m_axi_mm2s_rresp" RIGHT="0" SIGNAME="axi_interconnect_dma_S_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_RLAST" DIR="I" MPD_INDEX="63" NAME="m_axi_mm2s_rlast" SIGNAME="axi_interconnect_dma_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_RVALID" DIR="I" MPD_INDEX="64" NAME="m_axi_mm2s_rvalid" SIGNAME="axi_interconnect_dma_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_RREADY" DIR="O" MPD_INDEX="65" NAME="m_axi_mm2s_rready" SIGNAME="axi_interconnect_dma_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="66" NAME="mm2s_prmry_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="67" MSB="31" NAME="m_axis_mm2s_tdata" RIGHT="0" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TDATA" VECFORMULA="[C_M_AXIS_MM2S_TDATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_TXD_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TKEEP" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="68" MSB="3" NAME="m_axis_mm2s_tkeep" RIGHT="0" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TKEEP" VECFORMULA="[(C_M_AXIS_MM2S_TDATA_WIDTH/8)-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_TXD_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TVALID" DIR="O" MPD_INDEX="69" NAME="m_axis_mm2s_tvalid" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_TXD_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TREADY" DIR="I" MPD_INDEX="70" NAME="m_axis_mm2s_tready" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_TXD_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TLAST" DIR="O" MPD_INDEX="71" NAME="m_axis_mm2s_tlast" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_TXD_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TUSER" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="72" MSB="3" NAME="m_axis_mm2s_tuser" RIGHT="0" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TUSER" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TID" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="73" MSB="4" NAME="m_axis_mm2s_tid" RIGHT="0" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TID" VECFORMULA="[4:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TDEST" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="74" MSB="4" NAME="m_axis_mm2s_tdest" RIGHT="0" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_TDEST" VECFORMULA="[4:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="75" NAME="mm2s_cntrl_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXIS_MM2S_CNTRL" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="76" MSB="31" NAME="m_axis_mm2s_cntrl_tdata" RIGHT="0" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TDATA" VECFORMULA="[C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXC]" INSTANCE="eth_a_mac" PORT="AXI_STR_TXC_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S_CNTRL" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TKEEP" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="77" MSB="3" NAME="m_axis_mm2s_cntrl_tkeep" RIGHT="0" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TKEEP" VECFORMULA="[(C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH/8)-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXC]" INSTANCE="eth_a_mac" PORT="AXI_STR_TXC_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S_CNTRL" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TVALID" DIR="O" MPD_INDEX="78" NAME="m_axis_mm2s_cntrl_tvalid" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXC]" INSTANCE="eth_a_mac" PORT="AXI_STR_TXC_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S_CNTRL" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TREADY" DIR="I" MPD_INDEX="79" NAME="m_axis_mm2s_cntrl_tready" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXC]" INSTANCE="eth_a_mac" PORT="AXI_STR_TXC_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S_CNTRL" DEF_SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TLAST" DIR="O" MPD_INDEX="80" NAME="m_axis_mm2s_cntrl_tlast" SIGNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXC]" INSTANCE="eth_a_mac" PORT="AXI_STR_TXC_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="81" MSB="31" NAME="m_axi_s2mm_awaddr" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWADDR" VECFORMULA="[C_M_AXI_S2MM_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="82" MSB="7" NAME="m_axi_s2mm_awlen" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="83" MSB="2" NAME="m_axi_s2mm_awsize" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="84" MSB="1" NAME="m_axi_s2mm_awburst" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="85" MSB="2" NAME="m_axi_s2mm_awprot" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="86" MSB="3" NAME="m_axi_s2mm_awcache" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_AWUSER" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="87" MSB="3" NAME="m_axi_s2mm_awuser" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWUSER" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_AWVALID" DIR="O" MPD_INDEX="88" NAME="m_axi_s2mm_awvalid" SIGNAME="axi_interconnect_dma_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_AWREADY" DIR="I" MPD_INDEX="89" NAME="m_axi_s2mm_awready" SIGNAME="axi_interconnect_dma_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="90" MSB="63" NAME="m_axi_s2mm_wdata" RIGHT="0" SIGNAME="axi_interconnect_dma_S_WDATA" VECFORMULA="[C_M_AXI_S2MM_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="91" MSB="7" NAME="m_axi_s2mm_wstrb" RIGHT="0" SIGNAME="axi_interconnect_dma_S_WSTRB" VECFORMULA="[(C_M_AXI_S2MM_DATA_WIDTH/8)-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_WLAST" DIR="O" MPD_INDEX="92" NAME="m_axi_s2mm_wlast" SIGNAME="axi_interconnect_dma_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_WVALID" DIR="O" MPD_INDEX="93" NAME="m_axi_s2mm_wvalid" SIGNAME="axi_interconnect_dma_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_WREADY" DIR="I" MPD_INDEX="94" NAME="m_axi_s2mm_wready" SIGNAME="axi_interconnect_dma_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="95" MSB="1" NAME="m_axi_s2mm_bresp" RIGHT="0" SIGNAME="axi_interconnect_dma_S_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_BVALID" DIR="I" MPD_INDEX="96" NAME="m_axi_s2mm_bvalid" SIGNAME="axi_interconnect_dma_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_BREADY" DIR="O" MPD_INDEX="97" NAME="m_axi_s2mm_bready" SIGNAME="axi_interconnect_dma_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="98" NAME="s2mm_prmry_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="99" MSB="31" NAME="s_axis_s2mm_tdata" RIGHT="0" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TDATA" VECFORMULA="[C_S_AXIS_S2MM_TDATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_RXD_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TKEEP" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="100" MSB="3" NAME="s_axis_s2mm_tkeep" RIGHT="0" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TKEEP" VECFORMULA="[(C_S_AXIS_S2MM_TDATA_WIDTH/8)-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_RXD_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TVALID" DIR="I" MPD_INDEX="101" NAME="s_axis_s2mm_tvalid" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_RXD_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TREADY" DIR="O" MPD_INDEX="102" NAME="s_axis_s2mm_tready" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_ETH_A_RXD]" INSTANCE="warplab_trigger_proc" PORT="eth_a_axi_str_tready"/>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_RXD_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TLAST" DIR="I" MPD_INDEX="103" NAME="s_axis_s2mm_tlast" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_RXD_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TUSER" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="104" MSB="3" NAME="s_axis_s2mm_tuser" RIGHT="0" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TUSER" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TID" DIR="I" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="105" MSB="4" NAME="s_axis_s2mm_tid" RIGHT="0" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TID" VECFORMULA="[4:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXD_TDEST" DIR="I" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="106" MSB="4" NAME="s_axis_s2mm_tdest" RIGHT="0" SIGNAME="ETH_A_MAC_AXI_STR_RXD_TDEST" VECFORMULA="[4:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="107" NAME="s2mm_sts_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXIS_S2MM_STS" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXS_TDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="108" MSB="31" NAME="s_axis_s2mm_sts_tdata" RIGHT="0" SIGNAME="ETH_A_MAC_AXI_STR_RXS_TDATA" VECFORMULA="[C_S_AXIS_S2MM_STS_TDATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXS]" INSTANCE="eth_a_mac" PORT="AXI_STR_RXS_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM_STS" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXS_TKEEP" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="109" MSB="3" NAME="s_axis_s2mm_sts_tkeep" RIGHT="0" SIGNAME="ETH_A_MAC_AXI_STR_RXS_TKEEP" VECFORMULA="[(C_S_AXIS_S2MM_STS_TDATA_WIDTH/8)-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXS]" INSTANCE="eth_a_mac" PORT="AXI_STR_RXS_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM_STS" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXS_TVALID" DIR="I" MPD_INDEX="110" NAME="s_axis_s2mm_sts_tvalid" SIGNAME="ETH_A_MAC_AXI_STR_RXS_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXS]" INSTANCE="eth_a_mac" PORT="AXI_STR_RXS_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM_STS" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXS_TREADY" DIR="O" MPD_INDEX="111" NAME="s_axis_s2mm_sts_tready" SIGNAME="ETH_A_MAC_AXI_STR_RXS_TREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXIS_S2MM_STS" DEF_SIGNAME="ETH_A_MAC_AXI_STR_RXS_TLAST" DIR="I" MPD_INDEX="112" NAME="s_axis_s2mm_sts_tlast" SIGNAME="ETH_A_MAC_AXI_STR_RXS_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXS]" INSTANCE="eth_a_mac" PORT="AXI_STR_RXS_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="115" MSB="31" NAME="axi_dma_tstvec" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_160" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_LITE" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_wvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_rresp"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_dma" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="M_AXI_SG" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awaddr"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awlen"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awsize"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awburst"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awprot"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awcache"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awuser"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_awready"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_wdata"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_wstrb"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_wlast"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_wvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_wready"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_bresp"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_bvalid"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_bready"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_araddr"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arlen"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arsize"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arburst"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arprot"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arcache"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_aruser"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_arready"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_rdata"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_rresp"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_rlast"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_rvalid"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_dma" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="M_AXI_MM2S" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_araddr"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_arlen"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_arsize"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_arburst"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_arprot"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_arcache"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_aruser"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_arvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_arready"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_rdata"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_rresp"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_rlast"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_rvalid"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_A_DMA_M_AXIS_MM2S_CNTRL" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="6" NAME="M_AXIS_MM2S_CNTRL" PROTOCOL="XIL_AXI_STREAM_ETH_CTRL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_cntrl_tdata"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_cntrl_tkeep"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_cntrl_tvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axis_mm2s_cntrl_tready"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_cntrl_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_dma" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="3" NAME="M_AXI_S2MM" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="m_axi_s2mm_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awaddr"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awlen"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awsize"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awburst"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awprot"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awcache"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awuser"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_s2mm_awready"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_wdata"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_wstrb"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_wlast"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_wvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_s2mm_wready"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_s2mm_bresp"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_s2mm_bvalid"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_A_MAC_AXI_STR_RXS" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="7" NAME="S_AXIS_S2MM_STS" PROTOCOL="XIL_AXI_STREAM_ETH_CTRL" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="m_axi_s2mm_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_sts_tdata"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_sts_tkeep"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_sts_tvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axis_s2mm_sts_tready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_sts_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_A_DMA_M_AXIS_MM2S" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="4" NAME="M_AXIS_MM2S" PROTOCOL="XIL_AXI_STREAM_ETH_DATA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tdata"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tkeep"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axis_mm2s_tready"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tlast"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tuser"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tid"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tdest"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_A_MAC_AXI_STR_RXD" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="5" NAME="S_AXIS_S2MM" PROTOCOL="XIL_AXI_STREAM_ETH_DATA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tdata"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tkeep"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axis_s2mm_tready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tlast"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tuser"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tdest"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="287309824" BASENAME="C_BASEADDR" BASEVALUE="0x11200000" HIGHDECIMAL="287375359" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1120FFFF" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_LITE"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="axi_intc_0" INTC_INDEX="0" PRIORITY="4"/>
        <TARGET INSTANCE="axi_intc_0" INTC_INDEX="0" PRIORITY="5"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="3.01.a" INSTANCE="eth_b_mac" IPTYPE="PERIPHERAL" MHS_INDEX="44" MODCLASS="PERIPHERAL" MODTYPE="axi_ethernet">
      <DESCRIPTION TYPE="SHORT">AXI Ethernet Embedded IP</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Embedded Ethernet core that implements a Tri-mode (10/100/1000 Mbps) Ethernet MAC or a 10/100 Mbps Ethernet MAC to support MII/GMII/SGMII/RGMII/1000Base-X PHY types</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernet;v=v3_01_a;d=ds759_axi_ethernet.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="0" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="1" NAME="C_AXI_STR_TXC_TDATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Stream Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_AXI_STR_TXD_TDATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Stream Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_AXI_STR_RXS_TDATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Stream Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_AXI_STR_RXD_TDATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Stream Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_AXI_STR_TXC_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_CTRL">
          <DESCRIPTION>AXI Stream Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="6" NAME="C_AXI_STR_TXD_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_DATA">
          <DESCRIPTION>AXI Stream Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="7" NAME="C_AXI_STR_RXS_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_CTRL">
          <DESCRIPTION>AXI Stream Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="8" NAME="C_AXI_STR_RXD_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_DATA">
          <DESCRIPTION>AXI Stream Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="9" NAME="C_AXI_STR_AVBTX_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_AVB_TX">
          <DESCRIPTION>AXI Stream Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="10" NAME="C_AXI_STR_AVBRX_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_AVB_RX">
          <DESCRIPTION>AXI Stream Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_DEVICE" TYPE="STRING" VALUE="xc6vlx240t">
          <DESCRIPTION>Device </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="13" NAME="C_INSTANCE" TYPE="string" VALUE="ETH_B_MAC"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="14" NAME="C_S_AXI_ACLK_FREQ_HZ" TYPE="INTEGER" VALUE="160000000">
          <DESCRIPTION>AXI Clock Freq in HZ</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="20" MPD_INDEX="15" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x11100000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="21" MPD_INDEX="16" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x1113FFFF">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Address Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="18" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="19" NAME="C_S_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI ID Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_TRANS" TYPE="STRING" VALUE="A">
          <DESCRIPTION>Spartan 6 Transceiver Side</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="21" NAME="C_PHYADDR" TYPE="std_logic_vector" VALUE="0B00111">
          <DESCRIPTION>PHY Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="22" NAME="C_INCLUDE_IO" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include IO and BUFG as Needed for the PHY Interface Selected</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="23" NAME="C_TYPE" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Type of TEMAC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="24" NAME="C_PHY_TYPE" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Physical Interface Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="25" NAME="C_USE_GTH" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use GTH transceiver as Needed for the Virtex-7 series PHY Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="26" NAME="C_HALFDUP" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable Half Duplex mode</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="27" NAME="C_TXMEM" TYPE="INTEGER" VALUE="16384">
          <DESCRIPTION>TX Memory Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="28" NAME="C_RXMEM" TYPE="INTEGER" VALUE="16384">
          <DESCRIPTION>RX Memory Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="29" NAME="C_TXCSUM" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Enable TX Checksum Offload</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="30" NAME="C_RXCSUM" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Enable RX Checksum Offload</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="31" NAME="C_TXVLAN_TRAN" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Transmit VLAN translation</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="32" NAME="C_RXVLAN_TRAN" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Receive VLAN translation</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="33" NAME="C_TXVLAN_TAG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Transmit VLAN tagging</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="34" NAME="C_RXVLAN_TAG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Receive VLAN tagging</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="35" NAME="C_TXVLAN_STRP" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Transmit VLAN stripping</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="16" MPD_INDEX="36" NAME="C_RXVLAN_STRP" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Receive VLAN stripping</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="17" MPD_INDEX="37" NAME="C_MCAST_EXTEND" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Receive Extended Multicast Address Filtering</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="18" MPD_INDEX="38" NAME="C_STATS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Statistics Counters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="19" MPD_INDEX="39" NAME="C_AVB" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Audio Video Bridging (AVB) - license required</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="40" NAME="C_SIMULATION" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Simulation Mode</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="41" NAME="C_STATS_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>C_STATS_WIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="42" NAME="C_AXI_STR_TXC_ACLK_FREQ_HZ" TYPE="INTEGER" VALUE="160000000">
          <DESCRIPTION>AXI Stream Tx Clock Freq</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="22" NAME="C_INTERCONNECT_S_AXI_AW_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="23" NAME="C_INTERCONNECT_S_AXI_AR_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="24" NAME="C_INTERCONNECT_S_AXI_W_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="25" NAME="C_INTERCONNECT_S_AXI_R_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="26" NAME="C_INTERCONNECT_S_AXI_B_REGISTER" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" IOS="AXIETHERNETIF" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="49" NAME="GTX_CLK" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_asyncclks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" IOS="AXIETHERNETIF" IS_INSTANTIATED="TRUE" IS_THREE_STATE="TRUE" MHS_INDEX="2" MPD_INDEX="108" NAME="MDIO" SIGNAME="ETH_B_MDIO" TRI_I="MDIO_I" TRI_O="MDIO_O" TRI_T="MDIO_T">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_B_MDIO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="83" NAME="MDC" SIGNAME="ETH_B_MDC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_B_MDC"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="52" NAME="REF_CLK" SIGIS="CLK" SIGNAME="clk_200MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_asyncclks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXD" CLKFREQUENCY="160000000" DEF_SIGNAME="ACLK" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="20" NAME="AXI_STR_TXD_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXC" CLKFREQUENCY="160000000" DEF_SIGNAME="ACLK" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="27" NAME="AXI_STR_TXC_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXD" CLKFREQUENCY="160000000" DEF_SIGNAME="ACLK" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="34" NAME="AXI_STR_RXD_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXS" CLKFREQUENCY="160000000" DEF_SIGNAME="ACLK" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="41" NAME="AXI_STR_RXS_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXS" DEF_SIGNAME="TREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="44" NAME="AXI_STR_RXS_TREADY" SIGNAME="net_vcc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_vcc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="AXIETHERNETIF" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="10" MPD_INDEX="77" MSB="3" NAME="RGMII_TXD" RIGHT="0" SIGNAME="ETH_B_RGMII_TXD" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_B_RGMII_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="78" NAME="RGMII_TX_CTL" SIGNAME="ETH_B_RGMII_TX_CTL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_B_RGMII_TX_CTL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="79" NAME="RGMII_TXC" SIGNAME="ETH_B_RGMII_TXC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_B_RGMII_TXC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="AXIETHERNETIF" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="13" MPD_INDEX="80" MSB="3" NAME="RGMII_RXD" RIGHT="0" SIGNAME="ETH_B_RGMII_RXD" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_B_RGMII_RXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="81" NAME="RGMII_RX_CTL" SIGNAME="ETH_B_RGMII_RX_CTL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_B_RGMII_RX_CTL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="82" NAME="RGMII_RXC" SIGNAME="ETH_B_RGMII_RXC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_B_RGMII_RXC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="16" MPD_INDEX="2" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ETH_B_MAC_INTERRUPT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD" DEF_SIGNAME="axi_interconnect_periph_160_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="3" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWVALID" DIR="I" MPD_INDEX="4" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_periph_160_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWREADY" DIR="O" MPD_INDEX="5" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_periph_160_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="6" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="7" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WVALID" DIR="I" MPD_INDEX="8" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_periph_160_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WREADY" DIR="O" MPD_INDEX="9" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_periph_160_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="10" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_BVALID" DIR="O" MPD_INDEX="11" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_periph_160_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_BREADY" DIR="I" MPD_INDEX="12" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_periph_160_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="13" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARVALID" DIR="I" MPD_INDEX="14" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_periph_160_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARREADY" DIR="O" MPD_INDEX="15" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_periph_160_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="16" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="17" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RVALID" DIR="O" MPD_INDEX="18" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_periph_160_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RREADY" DIR="I" MPD_INDEX="19" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_periph_160_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD" DEF_SIGNAME="axi_interconnect_periph_160_M_ARESETN" DIR="I" MPD_INDEX="21" NAME="AXI_STR_TXD_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXD" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TVALID" DIR="I" MPD_INDEX="22" NAME="AXI_STR_TXD_TVALID" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S]" INSTANCE="eth_b_dma" PORT="m_axis_mm2s_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXD" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TREADY" DIR="O" MPD_INDEX="23" NAME="AXI_STR_TXD_TREADY" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S]" INSTANCE="eth_b_dma" PORT="m_axis_mm2s_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXD" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TLAST" DIR="I" MPD_INDEX="24" NAME="AXI_STR_TXD_TLAST" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S]" INSTANCE="eth_b_dma" PORT="m_axis_mm2s_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXD" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TKEEP" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="25" MSB="3" NAME="AXI_STR_TXD_TKEEP" RIGHT="0" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TKEEP" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S]" INSTANCE="eth_b_dma" PORT="m_axis_mm2s_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXD" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="26" MSB="31" NAME="AXI_STR_TXD_TDATA" RIGHT="0" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TDATA" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S]" INSTANCE="eth_b_dma" PORT="m_axis_mm2s_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD" DEF_SIGNAME="axi_interconnect_periph_160_M_ARESETN" DIR="I" MPD_INDEX="28" NAME="AXI_STR_TXC_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXC" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TVALID" DIR="I" MPD_INDEX="29" NAME="AXI_STR_TXC_TVALID" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S_CNTRL]" INSTANCE="eth_b_dma" PORT="m_axis_mm2s_cntrl_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXC" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TREADY" DIR="O" MPD_INDEX="30" NAME="AXI_STR_TXC_TREADY" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S_CNTRL]" INSTANCE="eth_b_dma" PORT="m_axis_mm2s_cntrl_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXC" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TLAST" DIR="I" MPD_INDEX="31" NAME="AXI_STR_TXC_TLAST" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S_CNTRL]" INSTANCE="eth_b_dma" PORT="m_axis_mm2s_cntrl_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXC" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TKEEP" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="32" MSB="3" NAME="AXI_STR_TXC_TKEEP" RIGHT="0" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TKEEP" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S_CNTRL]" INSTANCE="eth_b_dma" PORT="m_axis_mm2s_cntrl_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_TXC" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="33" MSB="31" NAME="AXI_STR_TXC_TDATA" RIGHT="0" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TDATA" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S_CNTRL]" INSTANCE="eth_b_dma" PORT="m_axis_mm2s_cntrl_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD" DEF_SIGNAME="axi_interconnect_periph_160_M_ARESETN" DIR="I" MPD_INDEX="35" NAME="AXI_STR_RXD_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXD" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TVALID" DIR="O" MPD_INDEX="36" NAME="AXI_STR_RXD_TVALID" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_ETH_B_RXD]" INSTANCE="warplab_trigger_proc" PORT="eth_b_axi_str_tvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM]" INSTANCE="eth_b_dma" PORT="s_axis_s2mm_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXD" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TREADY" DIR="I" MPD_INDEX="37" NAME="AXI_STR_RXD_TREADY" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM]" INSTANCE="eth_b_dma" PORT="s_axis_s2mm_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXD" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TLAST" DIR="O" MPD_INDEX="38" NAME="AXI_STR_RXD_TLAST" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_ETH_B_RXD]" INSTANCE="warplab_trigger_proc" PORT="eth_b_axi_str_tlast"/>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM]" INSTANCE="eth_b_dma" PORT="s_axis_s2mm_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXD" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TKEEP" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="39" MSB="3" NAME="AXI_STR_RXD_TKEEP" RIGHT="0" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TKEEP" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_ETH_B_RXD]" INSTANCE="warplab_trigger_proc" PORT="eth_b_axi_str_tkeep"/>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM]" INSTANCE="eth_b_dma" PORT="s_axis_s2mm_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXD" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="40" MSB="31" NAME="AXI_STR_RXD_TDATA" RIGHT="0" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TDATA" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_ETH_B_RXD]" INSTANCE="warplab_trigger_proc" PORT="eth_b_axi_str_tdata"/>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM]" INSTANCE="eth_b_dma" PORT="s_axis_s2mm_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD" DEF_SIGNAME="axi_interconnect_periph_160_M_ARESETN" DIR="I" MPD_INDEX="42" NAME="AXI_STR_RXS_ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXS" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXS_TVALID" DIR="O" MPD_INDEX="43" NAME="AXI_STR_RXS_TVALID" SIGNAME="ETH_B_MAC_AXI_STR_RXS_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM_STS]" INSTANCE="eth_b_dma" PORT="s_axis_s2mm_sts_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXS" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXS_TLAST" DIR="O" MPD_INDEX="45" NAME="AXI_STR_RXS_TLAST" SIGNAME="ETH_B_MAC_AXI_STR_RXS_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM_STS]" INSTANCE="eth_b_dma" PORT="s_axis_s2mm_sts_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXS" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXS_TKEEP" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="46" MSB="3" NAME="AXI_STR_RXS_TKEEP" RIGHT="0" SIGNAME="ETH_B_MAC_AXI_STR_RXS_TKEEP" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM_STS]" INSTANCE="eth_b_dma" PORT="s_axis_s2mm_sts_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXI_STR_RXS" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXS_TDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="47" MSB="31" NAME="AXI_STR_RXS_TDATA" RIGHT="0" SIGNAME="ETH_B_MAC_AXI_STR_RXS_TDATA" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM_STS]" INSTANCE="eth_b_dma" PORT="s_axis_s2mm_sts_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="AXIETHERNETIF" MPD_INDEX="48" NAME="PHY_RST_N" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="50" NAME="MGT_CLK_P" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="51" NAME="MGT_CLK_N" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="AXIETHERNETIF" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="53" MSB="3" NAME="MII_TXD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="54" NAME="MII_TX_EN" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="55" NAME="MII_TX_ER" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="AXIETHERNETIF" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="56" MSB="3" NAME="MII_RXD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="57" NAME="MII_RX_DV" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="58" NAME="MII_RX_ER" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="59" NAME="MII_RX_CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="60" NAME="MII_TX_CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="61" NAME="MII_COL" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="62" NAME="MII_CRS" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="AXIETHERNETIF" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="63" MSB="7" NAME="GMII_TXD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="64" NAME="GMII_TX_EN" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="65" NAME="GMII_TX_ER" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="66" NAME="GMII_TX_CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="AXIETHERNETIF" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="67" MSB="7" NAME="GMII_RXD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="68" NAME="GMII_RX_DV" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="69" NAME="GMII_RX_ER" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="70" NAME="GMII_RX_CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="71" NAME="GMII_COL" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="72" NAME="GMII_CRS" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="73" NAME="TXP" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="74" NAME="TXN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="75" NAME="RXP" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" IS_VALID="FALSE" MPD_INDEX="76" NAME="RXN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="AXIETHERNETIF" MPD_INDEX="84" NAME="MDIO_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="AXIETHERNETIF" MPD_INDEX="85" NAME="MDIO_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="AXIETHERNETIF" MPD_INDEX="86" NAME="MDIO_T" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBTX" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="87" NAME="AXI_STR_AVBTX_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBTX" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="88" NAME="AXI_STR_AVBTX_ARESETN" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBTX" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="89" NAME="AXI_STR_AVBTX_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBTX" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="90" NAME="AXI_STR_AVBTX_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBTX" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="91" NAME="AXI_STR_AVBTX_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBTX" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="92" MSB="7" NAME="AXI_STR_AVBTX_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="AXI_STR_AVBTX" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="93" NAME="AXI_STR_AVBTX_TUSER" SIGNAME="__NOC__" VECFORMULA="[0:0]"/>
        <PORT BUS="AXI_STR_AVBRX" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="94" NAME="AXI_STR_AVBRX_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBRX" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="95" NAME="AXI_STR_AVBRX_ARESETN" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBRX" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="96" NAME="AXI_STR_AVBRX_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBRX" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="97" NAME="AXI_STR_AVBRX_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="AXI_STR_AVBRX" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="98" MSB="7" NAME="AXI_STR_AVBRX_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="AXI_STR_AVBRX" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="99" NAME="AXI_STR_AVBRX_TUSER" SIGNAME="__NOC__" VECFORMULA="[0:0]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="100" NAME="RTC_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="101" NAME="AV_INTERRUPT_10MS" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="102" NAME="AV_INTERRUPT_PTP_TX" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="103" NAME="AV_INTERRUPT_PTP_RX" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="104" MSB="31" NAME="AV_RTC_NANOSECFIELD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="47" LSB="0" MPD_INDEX="105" MSB="47" NAME="AV_RTC_SECFIELD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[47:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="106" NAME="AV_CLK_8K" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="107" MSB="31" NAME="AV_RTC_NANOSECFIELD_1722" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_160" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXD_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXS_ARESETN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_B_DMA_M_AXIS_MM2S" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="2" NAME="AXI_STR_TXD" PROTOCOL="XIL_AXI_STREAM_ETH_DATA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_TXD_TREADY"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_TKEEP"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXD_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXS_ARESETN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="AXI_STR_TXC" PROTOCOL="XIL_AXI_STREAM_ETH_CTRL" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_TXC_TREADY"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_TKEEP"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXD_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXS_ARESETN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_B_MAC_AXI_STR_RXD" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="4" NAME="AXI_STR_RXD" PROTOCOL="XIL_AXI_STREAM_ETH_DATA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXD_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXD_ARESETN"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_RXD_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXD_TREADY"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_RXD_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_RXD_TKEEP"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_RXD_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXS_ARESETN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_B_MAC_AXI_STR_RXS" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="3" NAME="AXI_STR_RXS" PROTOCOL="XIL_AXI_STREAM_ETH_CTRL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXS_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXS_TREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXD_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_TXC_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXD_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_RXS_ARESETN"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_RXS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_RXS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_RXS_TKEEP"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_RXS_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="5" NAME="AXI_STR_AVBTX" PROTOCOL="XIL_AXI_STREAM_ETH_AVB_TX" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_AVBTX_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_AVBTX_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_AVBTX_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_AVBTX_TREADY"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_AVBTX_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_AVBTX_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_AVBTX_TUSER"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="6" NAME="AXI_STR_AVBRX" PROTOCOL="XIL_AXI_STREAM_ETH_AVB_RX" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_AVBRX_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="AXI_STR_AVBRX_ARESETN"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_AVBRX_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_AVBRX_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_AVBRX_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="AXI_STR_AVBRX_TUSER"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="AXIETHERNETIF" TYPE="XIL_AXIETHERNET_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="GTX_CLK"/>
            <PORTMAP DIR="IO" PHYSICAL="MDIO"/>
            <PORTMAP DIR="O" PHYSICAL="MDC"/>
            <PORTMAP DIR="O" PHYSICAL="RGMII_TXD"/>
            <PORTMAP DIR="O" PHYSICAL="RGMII_TX_CTL"/>
            <PORTMAP DIR="O" PHYSICAL="RGMII_TXC"/>
            <PORTMAP DIR="I" PHYSICAL="RGMII_RXD"/>
            <PORTMAP DIR="I" PHYSICAL="RGMII_RX_CTL"/>
            <PORTMAP DIR="I" PHYSICAL="RGMII_RXC"/>
            <PORTMAP DIR="O" PHYSICAL="PHY_RST_N"/>
            <PORTMAP DIR="I" PHYSICAL="MGT_CLK_P"/>
            <PORTMAP DIR="I" PHYSICAL="MGT_CLK_N"/>
            <PORTMAP DIR="O" PHYSICAL="MII_TXD"/>
            <PORTMAP DIR="O" PHYSICAL="MII_TX_EN"/>
            <PORTMAP DIR="O" PHYSICAL="MII_TX_ER"/>
            <PORTMAP DIR="I" PHYSICAL="MII_RXD"/>
            <PORTMAP DIR="I" PHYSICAL="MII_RX_DV"/>
            <PORTMAP DIR="I" PHYSICAL="MII_RX_ER"/>
            <PORTMAP DIR="I" PHYSICAL="MII_RX_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="MII_TX_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="MII_COL"/>
            <PORTMAP DIR="I" PHYSICAL="MII_CRS"/>
            <PORTMAP DIR="O" PHYSICAL="GMII_TXD"/>
            <PORTMAP DIR="O" PHYSICAL="GMII_TX_EN"/>
            <PORTMAP DIR="O" PHYSICAL="GMII_TX_ER"/>
            <PORTMAP DIR="O" PHYSICAL="GMII_TX_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_RXD"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_RX_DV"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_RX_ER"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_RX_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_COL"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_CRS"/>
            <PORTMAP DIR="O" PHYSICAL="TXP"/>
            <PORTMAP DIR="O" PHYSICAL="TXN"/>
            <PORTMAP DIR="I" PHYSICAL="RXP"/>
            <PORTMAP DIR="I" PHYSICAL="RXN"/>
            <PORTMAP DIR="I" PHYSICAL="MDIO_I"/>
            <PORTMAP DIR="O" PHYSICAL="MDIO_O"/>
            <PORTMAP DIR="O" PHYSICAL="MDIO_T"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="286261248" BASENAME="C_BASEADDR" BASEVALUE="0x11100000" HIGHDECIMAL="286523391" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1113FFFF" MEMTYPE="REGISTER" MINSIZE="0x40000" SIZE="262144" SIZEABRV="256K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="axi_intc_0" INTC_INDEX="0" PRIORITY="3"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="6.03.a" INSTANCE="eth_b_dma" IPTYPE="PERIPHERAL" MHS_INDEX="45" MODCLASS="PERIPHERAL" MODTYPE="axi_dma">
      <DESCRIPTION TYPE="SHORT">AXI DMA Engine</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI MemoryMap to/from AXI Stream Direct Memory Access Engine</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v6_03_a;d=pg021_axi_dma.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="0" NAME="C_M_AXI_SG_AWUSER_WIDTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>SG AWUSER width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="1" NAME="C_M_AXI_SG_ARUSER_WIDTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>SG ARUSER width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_M_AXI_MM2S_ARUSER_WIDTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>MM2S ARUSER width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_M_AXI_S2MM_AWUSER_WIDTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>S2MM AWUSER width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_LITE_ADDR_WIDTH" TYPE="INTEGER" VALUE="10">
          <DESCRIPTION>AXI Lite Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_S_AXI_LITE_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Lite Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_DLYTMR_RESOLUTION" TYPE="INTEGER" VALUE="125">
          <DESCRIPTION>Delay Timer Counter Resolution </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="7" NAME="C_PRMRY_IS_ACLK_ASYNC" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Primary clock Is Asynchronous </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_INCLUDE_SG" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include Scatter Gather Engine</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_ENABLE_MULTI_CHANNEL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable multi Channel DMA support </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="10" NAME="C_SG_INCLUDE_DESC_QUEUE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include Scatter Gather Descriptor Queuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_SG_INCLUDE_STSCNTRL_STRM" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include AXI Status and Control Streams</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_SG_USE_STSAPP_LENGTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Use Status Stream App Length</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_SG_LENGTH_WIDTH" TYPE="INTEGER" VALUE="14">
          <DESCRIPTION>Buffer Length Field Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="14" NAME="C_M_AXI_SG_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI SG Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="15" NAME="C_M_AXI_SG_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI SG Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Control Stream Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_S_AXIS_S2MM_STS_TDATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Status Stream Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="18" NAME="C_INCLUDE_MM2S" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include MM2S Channel</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_INCLUDE_MM2S_SF" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include MM2S Store and Forward Buffer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_INCLUDE_MM2S_DRE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Include MM2S Data Realignment Engine</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="21" NAME="C_MM2S_BURST_SIZE" TYPE="INTEGER" VALUE="16">
          <DESCRIPTION>Maximum Memory Map Burst Size for MM2S</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="22" NAME="C_M_AXI_MM2S_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>MM2S Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="23" NAME="C_M_AXI_MM2S_DATA_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>MM2S Memory Map Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_M_AXIS_MM2S_TDATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>MM2S Stream Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="25" NAME="C_INCLUDE_S2MM" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include S2MM Channel</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="26" NAME="C_INCLUDE_S2MM_SF" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include S2MM Store and Forward Buffer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="27" NAME="C_INCLUDE_S2MM_DRE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Include S2MM Data Realignment Engine</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="28" NAME="C_S2MM_BURST_SIZE" TYPE="INTEGER" VALUE="16">
          <DESCRIPTION>Maximum Memory Map Burst Size for S2MM (data beats)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="29" NAME="C_M_AXI_S2MM_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>S2MM Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="30" NAME="C_M_AXI_S2MM_DATA_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>S2MM Memory Map Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="31" NAME="C_S_AXIS_S2MM_TDATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>S2MM Stream Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="32" NAME="C_NUM_S2MM_CHANNELS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Specify the number of S2MM Channels </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="33" NAME="C_NUM_MM2S_CHANNELS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Specify the number of MM2S Channels </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="34" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="35" NAME="C_INSTANCE" TYPE="STRING" VALUE="ETH_B_DMA">
          <DESCRIPTION>Instance name</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="36" NAME="C_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x11300000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="37" NAME="C_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x1130FFFF">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="38" NAME="C_S_AXI_LITE_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI Lite Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="39" NAME="C_S_AXI_LITE_SUPPORTS_READ" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI Lite Supports Read Access</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="40" NAME="C_S_AXI_LITE_SUPPORTS_WRITE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI Lite Supports Write Access</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="41" NAME="C_M_AXI_SG_PROTOCOL" TYPE="STRING" VALUE="AXI4">
          <DESCRIPTION>AXI SG Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="42" NAME="C_M_AXI_SG_SUPPORTS_THREADS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>AXI SG Support Threads</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="43" NAME="C_M_AXI_SG_THREAD_ID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="44" NAME="C_M_AXI_SG_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>AXI SG Supports Narrow Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="45" NAME="C_M_AXI_SG_SUPPORTS_READ" TYPE="STRING" VALUE="1">
          <DESCRIPTION>AXI SG Generates Read Accesses</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="46" NAME="C_M_AXI_SG_SUPPORTS_WRITE" TYPE="STRING" VALUE="1">
          <DESCRIPTION>AXI SG Generates Write Accesses</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="47" NAME="C_M_AXI_MM2S_PROTOCOL" TYPE="STRING" VALUE="AXI4">
          <DESCRIPTION>AXI MM2S Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="48" NAME="C_M_AXI_MM2S_SUPPORTS_THREADS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>AXI MM2S Support Threads</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="49" NAME="C_M_AXI_MM2S_THREAD_ID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI MM2S Thread ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="50" NAME="C_M_AXI_MM2S_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>AXI MM2S Supports Narrow Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="51" NAME="C_M_AXI_MM2S_SUPPORTS_READ" TYPE="STRING" VALUE="1">
          <DESCRIPTION>AXI MM2S Generates Read Accesses</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="52" NAME="C_M_AXI_MM2S_SUPPORTS_WRITE" TYPE="STRING" VALUE="0">
          <DESCRIPTION>AXI MM2S Generates Write Accesses</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="53" NAME="C_INTERCONNECT_M_AXI_MM2S_READ_ISSUING" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>AXI MM2S Interface Read Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="54" NAME="C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH" TYPE="INTEGER" VALUE="512">
          <DESCRIPTION>AXI MM2S Interface Read FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="55" NAME="C_M_AXI_S2MM_PROTOCOL" TYPE="STRING" VALUE="AXI4">
          <DESCRIPTION>AXI S2MM Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="56" NAME="C_M_AXI_S2MM_SUPPORTS_THREADS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>AXI S2MM Support Threads</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="57" NAME="C_M_AXI_S2MM_THREAD_ID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI S2MM Thread ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="58" NAME="C_M_AXI_S2MM_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>AXI S2MM Supports Narrow Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="59" NAME="C_M_AXI_S2MM_SUPPORTS_WRITE" TYPE="STRING" VALUE="1">
          <DESCRIPTION>AXI S2MM Generates Write Accesses</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="60" NAME="C_M_AXI_S2MM_SUPPORTS_READ" TYPE="STRING" VALUE="0">
          <DESCRIPTION>AXI S2MM Generates Read Accesses</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="61" NAME="C_INTERCONNECT_M_AXI_S2MM_WRITE_ISSUING" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>AXI S2MM Interface Write Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="62" NAME="C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH" TYPE="INTEGER" VALUE="512">
          <DESCRIPTION>AXI S2MM Interface Write FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="63" NAME="C_M_AXIS_MM2S_CNTRL_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_CTRL">
          <DESCRIPTION>AXI MM2S Control Stream Interface Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="64" NAME="C_S_AXIS_S2MM_STS_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_CTRL">
          <DESCRIPTION>AXI S2MM Status Stream Interface Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="65" NAME="C_M_AXIS_MM2S_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_DATA">
          <DESCRIPTION>AXI MM2S Stream Interface Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="66" NAME="C_S_AXIS_S2MM_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_DATA">
          <DESCRIPTION>AXI S2MM Stream Interface Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="67" NAME="C_GENERIC" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Interface a custom IP </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="7" NAME="C_INTERCONNECT_S_AXI_LITE_AW_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="8" NAME="C_INTERCONNECT_S_AXI_LITE_AR_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="9" NAME="C_INTERCONNECT_S_AXI_LITE_W_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="10" NAME="C_INTERCONNECT_S_AXI_LITE_R_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="11" NAME="C_INTERCONNECT_S_AXI_LITE_B_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="12" NAME="C_INTERCONNECT_M_AXI_SG_AW_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="13" NAME="C_INTERCONNECT_M_AXI_SG_AR_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="14" NAME="C_INTERCONNECT_M_AXI_SG_W_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="15" NAME="C_INTERCONNECT_M_AXI_SG_R_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="16" NAME="C_INTERCONNECT_M_AXI_SG_B_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="17" NAME="C_INTERCONNECT_M_AXI_MM2S_AW_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="18" NAME="C_INTERCONNECT_M_AXI_MM2S_AR_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="19" NAME="C_INTERCONNECT_M_AXI_MM2S_W_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="20" NAME="C_INTERCONNECT_M_AXI_MM2S_R_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="21" NAME="C_INTERCONNECT_M_AXI_MM2S_B_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="22" NAME="C_INTERCONNECT_M_AXI_S2MM_AW_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="23" NAME="C_INTERCONNECT_M_AXI_S2MM_AR_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="24" NAME="C_INTERCONNECT_M_AXI_S2MM_W_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="25" NAME="C_INTERCONNECT_M_AXI_S2MM_R_REGISTER" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="26" NAME="C_INTERCONNECT_M_AXI_S2MM_B_REGISTER" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI_LITE" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="s_axi_lite_aclk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="m_axi_sg_aclk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S:M_AXIS_MM2S_CNTRL" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="m_axi_mm2s_aclk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM:S_AXIS_S2MM_STS" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="3" NAME="m_axi_s2mm_aclk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="113" NAME="mm2s_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ETH_B_DMA_mm2s_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="114" NAME="s2mm_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ETH_B_DMA_s2mm_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE:M_AXI_SG:M_AXI_MM2S:M_AXI_S2MM:S_AXIS_S2MM_STS:M_AXIS_MM2S_CNTRL:M_AXIS_MM2S:S_AXIS_S2MM" DEF_SIGNAME="axi_interconnect_periph_160_M_ARESETN" DIR="I" MPD_INDEX="4" NAME="axi_resetn" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_AWVALID" DIR="I" MPD_INDEX="5" NAME="s_axi_lite_awvalid" SIGNAME="axi_interconnect_periph_160_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_AWREADY" DIR="O" MPD_INDEX="6" NAME="s_axi_lite_awready" SIGNAME="axi_interconnect_periph_160_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="9" LSB="0" MPD_INDEX="7" MSB="9" NAME="s_axi_lite_awaddr" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWADDR" VECFORMULA="[C_S_AXI_LITE_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_WVALID" DIR="I" MPD_INDEX="8" NAME="s_axi_lite_wvalid" SIGNAME="axi_interconnect_periph_160_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_WREADY" DIR="O" MPD_INDEX="9" NAME="s_axi_lite_wready" SIGNAME="axi_interconnect_periph_160_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="10" MSB="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WDATA" VECFORMULA="[C_S_AXI_LITE_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="11" MSB="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_BVALID" DIR="O" MPD_INDEX="12" NAME="s_axi_lite_bvalid" SIGNAME="axi_interconnect_periph_160_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_BREADY" DIR="I" MPD_INDEX="13" NAME="s_axi_lite_bready" SIGNAME="axi_interconnect_periph_160_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_ARVALID" DIR="I" MPD_INDEX="14" NAME="s_axi_lite_arvalid" SIGNAME="axi_interconnect_periph_160_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_ARREADY" DIR="O" MPD_INDEX="15" NAME="s_axi_lite_arready" SIGNAME="axi_interconnect_periph_160_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="9" LSB="0" MPD_INDEX="16" MSB="9" NAME="s_axi_lite_araddr" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARADDR" VECFORMULA="[C_S_AXI_LITE_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_RVALID" DIR="O" MPD_INDEX="17" NAME="s_axi_lite_rvalid" SIGNAME="axi_interconnect_periph_160_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_RREADY" DIR="I" MPD_INDEX="18" NAME="s_axi_lite_rready" SIGNAME="axi_interconnect_periph_160_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="19" MSB="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RDATA" VECFORMULA="[C_S_AXI_LITE_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="axi_interconnect_periph_160_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="20" MSB="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="21" MSB="31" NAME="m_axi_sg_awaddr" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWADDR" VECFORMULA="[C_M_AXI_SG_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="22" MSB="7" NAME="m_axi_sg_awlen" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="23" MSB="2" NAME="m_axi_sg_awsize" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="24" MSB="1" NAME="m_axi_sg_awburst" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="25" MSB="2" NAME="m_axi_sg_awprot" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="26" MSB="3" NAME="m_axi_sg_awcache" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_AWUSER" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="27" MSB="3" NAME="m_axi_sg_awuser" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWUSER" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_AWVALID" DIR="O" MPD_INDEX="28" NAME="m_axi_sg_awvalid" SIGNAME="axi_interconnect_dma_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_AWREADY" DIR="I" MPD_INDEX="29" NAME="m_axi_sg_awready" SIGNAME="axi_interconnect_dma_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="30" MSB="31" NAME="m_axi_sg_wdata" RIGHT="0" SIGNAME="axi_interconnect_dma_S_WDATA" VECFORMULA="[C_M_AXI_SG_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="31" MSB="3" NAME="m_axi_sg_wstrb" RIGHT="0" SIGNAME="axi_interconnect_dma_S_WSTRB" VECFORMULA="[(C_M_AXI_SG_DATA_WIDTH/8)-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_WLAST" DIR="O" MPD_INDEX="32" NAME="m_axi_sg_wlast" SIGNAME="axi_interconnect_dma_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_WVALID" DIR="O" MPD_INDEX="33" NAME="m_axi_sg_wvalid" SIGNAME="axi_interconnect_dma_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_WREADY" DIR="I" MPD_INDEX="34" NAME="m_axi_sg_wready" SIGNAME="axi_interconnect_dma_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="35" MSB="1" NAME="m_axi_sg_bresp" RIGHT="0" SIGNAME="axi_interconnect_dma_S_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_BVALID" DIR="I" MPD_INDEX="36" NAME="m_axi_sg_bvalid" SIGNAME="axi_interconnect_dma_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_BREADY" DIR="O" MPD_INDEX="37" NAME="m_axi_sg_bready" SIGNAME="axi_interconnect_dma_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="38" MSB="31" NAME="m_axi_sg_araddr" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARADDR" VECFORMULA="[C_M_AXI_SG_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="39" MSB="7" NAME="m_axi_sg_arlen" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="40" MSB="2" NAME="m_axi_sg_arsize" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="41" MSB="1" NAME="m_axi_sg_arburst" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="42" MSB="2" NAME="m_axi_sg_arprot" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="43" MSB="3" NAME="m_axi_sg_arcache" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_ARUSER" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="44" MSB="3" NAME="m_axi_sg_aruser" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARUSER" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_ARVALID" DIR="O" MPD_INDEX="45" NAME="m_axi_sg_arvalid" SIGNAME="axi_interconnect_dma_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_ARREADY" DIR="I" MPD_INDEX="46" NAME="m_axi_sg_arready" SIGNAME="axi_interconnect_dma_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="47" MSB="31" NAME="m_axi_sg_rdata" RIGHT="0" SIGNAME="axi_interconnect_dma_S_RDATA" VECFORMULA="[C_M_AXI_SG_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="48" MSB="1" NAME="m_axi_sg_rresp" RIGHT="0" SIGNAME="axi_interconnect_dma_S_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_RLAST" DIR="I" MPD_INDEX="49" NAME="m_axi_sg_rlast" SIGNAME="axi_interconnect_dma_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_RVALID" DIR="I" MPD_INDEX="50" NAME="m_axi_sg_rvalid" SIGNAME="axi_interconnect_dma_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="axi_interconnect_dma_S_RREADY" DIR="O" MPD_INDEX="51" NAME="m_axi_sg_rready" SIGNAME="axi_interconnect_dma_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="52" MSB="31" NAME="m_axi_mm2s_araddr" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARADDR" VECFORMULA="[C_M_AXI_MM2S_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="53" MSB="7" NAME="m_axi_mm2s_arlen" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="54" MSB="2" NAME="m_axi_mm2s_arsize" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="55" MSB="1" NAME="m_axi_mm2s_arburst" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="56" MSB="2" NAME="m_axi_mm2s_arprot" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="57" MSB="3" NAME="m_axi_mm2s_arcache" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_ARUSER" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="58" MSB="3" NAME="m_axi_mm2s_aruser" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARUSER" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_ARVALID" DIR="O" MPD_INDEX="59" NAME="m_axi_mm2s_arvalid" SIGNAME="axi_interconnect_dma_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_ARREADY" DIR="I" MPD_INDEX="60" NAME="m_axi_mm2s_arready" SIGNAME="axi_interconnect_dma_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="61" MSB="63" NAME="m_axi_mm2s_rdata" RIGHT="0" SIGNAME="axi_interconnect_dma_S_RDATA" VECFORMULA="[C_M_AXI_MM2S_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="62" MSB="1" NAME="m_axi_mm2s_rresp" RIGHT="0" SIGNAME="axi_interconnect_dma_S_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_RLAST" DIR="I" MPD_INDEX="63" NAME="m_axi_mm2s_rlast" SIGNAME="axi_interconnect_dma_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_RVALID" DIR="I" MPD_INDEX="64" NAME="m_axi_mm2s_rvalid" SIGNAME="axi_interconnect_dma_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="axi_interconnect_dma_S_RREADY" DIR="O" MPD_INDEX="65" NAME="m_axi_mm2s_rready" SIGNAME="axi_interconnect_dma_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="66" NAME="mm2s_prmry_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="67" MSB="31" NAME="m_axis_mm2s_tdata" RIGHT="0" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TDATA" VECFORMULA="[C_M_AXIS_MM2S_TDATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_TXD_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TKEEP" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="68" MSB="3" NAME="m_axis_mm2s_tkeep" RIGHT="0" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TKEEP" VECFORMULA="[(C_M_AXIS_MM2S_TDATA_WIDTH/8)-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_TXD_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TVALID" DIR="O" MPD_INDEX="69" NAME="m_axis_mm2s_tvalid" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_TXD_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TREADY" DIR="I" MPD_INDEX="70" NAME="m_axis_mm2s_tready" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_TXD_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TLAST" DIR="O" MPD_INDEX="71" NAME="m_axis_mm2s_tlast" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_TXD_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TUSER" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="72" MSB="3" NAME="m_axis_mm2s_tuser" RIGHT="0" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TUSER" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TID" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="73" MSB="4" NAME="m_axis_mm2s_tid" RIGHT="0" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TID" VECFORMULA="[4:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TDEST" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="74" MSB="4" NAME="m_axis_mm2s_tdest" RIGHT="0" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_TDEST" VECFORMULA="[4:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="75" NAME="mm2s_cntrl_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXIS_MM2S_CNTRL" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="76" MSB="31" NAME="m_axis_mm2s_cntrl_tdata" RIGHT="0" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TDATA" VECFORMULA="[C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXC]" INSTANCE="eth_b_mac" PORT="AXI_STR_TXC_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S_CNTRL" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TKEEP" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="77" MSB="3" NAME="m_axis_mm2s_cntrl_tkeep" RIGHT="0" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TKEEP" VECFORMULA="[(C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH/8)-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXC]" INSTANCE="eth_b_mac" PORT="AXI_STR_TXC_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S_CNTRL" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TVALID" DIR="O" MPD_INDEX="78" NAME="m_axis_mm2s_cntrl_tvalid" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXC]" INSTANCE="eth_b_mac" PORT="AXI_STR_TXC_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S_CNTRL" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TREADY" DIR="I" MPD_INDEX="79" NAME="m_axis_mm2s_cntrl_tready" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXC]" INSTANCE="eth_b_mac" PORT="AXI_STR_TXC_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S_CNTRL" DEF_SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TLAST" DIR="O" MPD_INDEX="80" NAME="m_axis_mm2s_cntrl_tlast" SIGNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_TXC]" INSTANCE="eth_b_mac" PORT="AXI_STR_TXC_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="81" MSB="31" NAME="m_axi_s2mm_awaddr" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWADDR" VECFORMULA="[C_M_AXI_S2MM_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="82" MSB="7" NAME="m_axi_s2mm_awlen" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="83" MSB="2" NAME="m_axi_s2mm_awsize" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="84" MSB="1" NAME="m_axi_s2mm_awburst" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="85" MSB="2" NAME="m_axi_s2mm_awprot" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="86" MSB="3" NAME="m_axi_s2mm_awcache" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_AWUSER" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="87" MSB="3" NAME="m_axi_s2mm_awuser" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWUSER" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_AWVALID" DIR="O" MPD_INDEX="88" NAME="m_axi_s2mm_awvalid" SIGNAME="axi_interconnect_dma_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_AWREADY" DIR="I" MPD_INDEX="89" NAME="m_axi_s2mm_awready" SIGNAME="axi_interconnect_dma_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="90" MSB="63" NAME="m_axi_s2mm_wdata" RIGHT="0" SIGNAME="axi_interconnect_dma_S_WDATA" VECFORMULA="[C_M_AXI_S2MM_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="91" MSB="7" NAME="m_axi_s2mm_wstrb" RIGHT="0" SIGNAME="axi_interconnect_dma_S_WSTRB" VECFORMULA="[(C_M_AXI_S2MM_DATA_WIDTH/8)-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_WLAST" DIR="O" MPD_INDEX="92" NAME="m_axi_s2mm_wlast" SIGNAME="axi_interconnect_dma_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_WVALID" DIR="O" MPD_INDEX="93" NAME="m_axi_s2mm_wvalid" SIGNAME="axi_interconnect_dma_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_WREADY" DIR="I" MPD_INDEX="94" NAME="m_axi_s2mm_wready" SIGNAME="axi_interconnect_dma_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="95" MSB="1" NAME="m_axi_s2mm_bresp" RIGHT="0" SIGNAME="axi_interconnect_dma_S_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_BVALID" DIR="I" MPD_INDEX="96" NAME="m_axi_s2mm_bvalid" SIGNAME="axi_interconnect_dma_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="axi_interconnect_dma_S_BREADY" DIR="O" MPD_INDEX="97" NAME="m_axi_s2mm_bready" SIGNAME="axi_interconnect_dma_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="98" NAME="s2mm_prmry_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="99" MSB="31" NAME="s_axis_s2mm_tdata" RIGHT="0" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TDATA" VECFORMULA="[C_S_AXIS_S2MM_TDATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_RXD_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TKEEP" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="100" MSB="3" NAME="s_axis_s2mm_tkeep" RIGHT="0" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TKEEP" VECFORMULA="[(C_S_AXIS_S2MM_TDATA_WIDTH/8)-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_RXD_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TVALID" DIR="I" MPD_INDEX="101" NAME="s_axis_s2mm_tvalid" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_RXD_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TREADY" DIR="O" MPD_INDEX="102" NAME="s_axis_s2mm_tready" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_ETH_B_RXD]" INSTANCE="warplab_trigger_proc" PORT="eth_b_axi_str_tready"/>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_RXD_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TLAST" DIR="I" MPD_INDEX="103" NAME="s_axis_s2mm_tlast" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_RXD_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TUSER" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="104" MSB="3" NAME="s_axis_s2mm_tuser" RIGHT="0" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TUSER" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TID" DIR="I" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="105" MSB="4" NAME="s_axis_s2mm_tid" RIGHT="0" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TID" VECFORMULA="[4:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXD_TDEST" DIR="I" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="106" MSB="4" NAME="s_axis_s2mm_tdest" RIGHT="0" SIGNAME="ETH_B_MAC_AXI_STR_RXD_TDEST" VECFORMULA="[4:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="107" NAME="s2mm_sts_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXIS_S2MM_STS" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXS_TDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="108" MSB="31" NAME="s_axis_s2mm_sts_tdata" RIGHT="0" SIGNAME="ETH_B_MAC_AXI_STR_RXS_TDATA" VECFORMULA="[C_S_AXIS_S2MM_STS_TDATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXS]" INSTANCE="eth_b_mac" PORT="AXI_STR_RXS_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM_STS" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXS_TKEEP" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="109" MSB="3" NAME="s_axis_s2mm_sts_tkeep" RIGHT="0" SIGNAME="ETH_B_MAC_AXI_STR_RXS_TKEEP" VECFORMULA="[(C_S_AXIS_S2MM_STS_TDATA_WIDTH/8)-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXS]" INSTANCE="eth_b_mac" PORT="AXI_STR_RXS_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM_STS" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXS_TVALID" DIR="I" MPD_INDEX="110" NAME="s_axis_s2mm_sts_tvalid" SIGNAME="ETH_B_MAC_AXI_STR_RXS_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXS]" INSTANCE="eth_b_mac" PORT="AXI_STR_RXS_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM_STS" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXS_TREADY" DIR="O" MPD_INDEX="111" NAME="s_axis_s2mm_sts_tready" SIGNAME="ETH_B_MAC_AXI_STR_RXS_TREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXIS_S2MM_STS" DEF_SIGNAME="ETH_B_MAC_AXI_STR_RXS_TLAST" DIR="I" MPD_INDEX="112" NAME="s_axis_s2mm_sts_tlast" SIGNAME="ETH_B_MAC_AXI_STR_RXS_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXI_STR_RXS]" INSTANCE="eth_b_mac" PORT="AXI_STR_RXS_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="115" MSB="31" NAME="axi_dma_tstvec" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_160" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_LITE" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_wvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_rresp"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_dma" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="M_AXI_SG" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awaddr"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awlen"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awsize"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awburst"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awprot"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awcache"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awuser"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_awready"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_wdata"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_wstrb"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_wlast"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_wvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_wready"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_bresp"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_bvalid"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_bready"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_araddr"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arlen"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arsize"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arburst"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arprot"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arcache"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_aruser"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_arready"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_rdata"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_rresp"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_rlast"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_rvalid"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_dma" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="M_AXI_MM2S" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_araddr"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_arlen"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_arsize"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_arburst"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_arprot"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_arcache"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_aruser"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_arvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_arready"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_rdata"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_rresp"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_rlast"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_rvalid"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_B_DMA_M_AXIS_MM2S_CNTRL" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="6" NAME="M_AXIS_MM2S_CNTRL" PROTOCOL="XIL_AXI_STREAM_ETH_CTRL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_cntrl_tdata"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_cntrl_tkeep"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_cntrl_tvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axis_mm2s_cntrl_tready"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_cntrl_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_dma" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="3" NAME="M_AXI_S2MM" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="m_axi_s2mm_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awaddr"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awlen"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awsize"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awburst"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awprot"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awcache"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awuser"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_s2mm_awready"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_wdata"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_wstrb"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_wlast"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_wvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_s2mm_wready"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_s2mm_bresp"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_s2mm_bvalid"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_B_MAC_AXI_STR_RXS" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="7" NAME="S_AXIS_S2MM_STS" PROTOCOL="XIL_AXI_STREAM_ETH_CTRL" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="m_axi_s2mm_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_sts_tdata"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_sts_tkeep"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_sts_tvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axis_s2mm_sts_tready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_sts_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_B_DMA_M_AXIS_MM2S" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="4" NAME="M_AXIS_MM2S" PROTOCOL="XIL_AXI_STREAM_ETH_DATA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tdata"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tkeep"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axis_mm2s_tready"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tlast"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tuser"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tid"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tdest"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_B_MAC_AXI_STR_RXD" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="5" NAME="S_AXIS_S2MM" PROTOCOL="XIL_AXI_STREAM_ETH_DATA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tdata"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tkeep"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axis_s2mm_tready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tlast"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tuser"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tdest"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="288358400" BASENAME="C_BASEADDR" BASEVALUE="0x11300000" HIGHDECIMAL="288423935" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1130FFFF" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_LITE"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="axi_intc_0" INTC_INDEX="0" PRIORITY="1"/>
        <TARGET INSTANCE="axi_intc_0" INTC_INDEX="0" PRIORITY="2"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="1.06.a" INSTANCE="ddr3_sodimm" IPTYPE="PERIPHERAL" MHS_INDEX="46" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_v6_ddrx">
      <DESCRIPTION TYPE="SHORT">AXI V6 Memory Controller(DDR2/DDR3)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Virtex-6 memory controller.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_v6_ddrx;v=v1_06_a;d=ug406_axi_v6_ddrx.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_MEM_PARTNO" TYPE="STRING" VALUE="MT8JSF25664HZ-1G4"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="1" NAME="C_MEM_BASEPARTNO" TYPE="STRING" VALUE="NOT_SET"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="2" NAME="C_REFCLK_FREQ" TYPE="INTEGER" VALUE="200"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="3" NAME="C_BYPASS_INIT_CAL" TYPE="STRING" VALUE="FAST"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_IODELAY_GRP" TYPE="STRING" VALUE="DDR3_SODIMM"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="5" NAME="C_USE_EXTERNAL_IODELAY_CTRL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_DRAM_TYPE" TYPE="STRING" VALUE="DDR3"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="7" NAME="C_NCS_PER_RANK" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="8" NAME="C_BANK_WIDTH" TYPE="INTEGER" VALUE="3"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="9" NAME="C_CK_WIDTH" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="10" NAME="C_CKE_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="11" NAME="C_COL_WIDTH" TYPE="INTEGER" VALUE="10"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="12" NAME="C_CS_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="13" NAME="C_DM_WIDTH" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="14" NAME="C_USE_DM_PORT" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_DRAM_WIDTH" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="16" NAME="C_DQS_WIDTH" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="17" NAME="C_ROW_WIDTH" TYPE="INTEGER" VALUE="15"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="18" NAME="C_DQ_WIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_BURST_MODE" TYPE="STRING" VALUE="8"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_BURST_TYPE" TYPE="STRING" VALUE="SEQ"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="21" NAME="C_IODELAY_HP_MODE" TYPE="STRING" VALUE="ON"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="22" NAME="C_CL" TYPE="INTEGER" VALUE="5"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="23" NAME="C_CWL" TYPE="INTEGER" VALUE="5"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="24" NAME="C_ADDR_CMD_MODE" TYPE="STRING" VALUE="1T"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="25" NAME="C_NBANK_MACHS" TYPE="INTEGER" VALUE="4"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="26" NAME="C_ORDERING" TYPE="STRING" VALUE="NORM"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="27" NAME="C_RANKS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="28" NAME="C_CAL_WIDTH" TYPE="STRING" VALUE="HALF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="29" NAME="C_RTT_NOM" TYPE="STRING" VALUE="40"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="30" NAME="C_RTT_WR" TYPE="STRING" VALUE="OFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="31" NAME="C_OUTPUT_DRV" TYPE="STRING" VALUE="HIGH"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="32" NAME="C_REG_CTRL" TYPE="STRING" VALUE="OFF"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="33" NAME="C_NDQS_COL0" TYPE="INTEGER" VALUE="5"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="34" NAME="C_NDQS_COL1" TYPE="INTEGER" VALUE="3"/>
        <PARAMETER ASSIGNMENT="UPDATE" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="35" NAME="C_NDQS_COL2" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="36" NAME="C_NDQS_COL3" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="37" NAME="C_DQS_LOC_COL0" TYPE="STD_LOGIC_VECTOR" VALUE="0x0403020100"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="38" NAME="C_DQS_LOC_COL1" TYPE="STD_LOGIC_VECTOR" VALUE="0x070605"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="39" NAME="C_DQS_LOC_COL2" TYPE="STD_LOGIC_VECTOR" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="40" NAME="C_DQS_LOC_COL3" TYPE="STD_LOGIC_VECTOR" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="41" NAME="C_TCK" TYPE="INTEGER" VALUE="3125"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="42" NAME="C_TFAW" TYPE="INTEGER" VALUE="30000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="43" NAME="C_TPRDI" TYPE="INTEGER" VALUE="1000000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="44" NAME="C_TRRD" TYPE="INTEGER" VALUE="6000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="45" NAME="C_TRAS" TYPE="INTEGER" VALUE="36000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="46" NAME="C_TRCD" TYPE="INTEGER" VALUE="13125"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="47" NAME="C_TREFI" TYPE="INTEGER" VALUE="7800000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="48" NAME="C_TRFC" TYPE="INTEGER" VALUE="160000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="49" NAME="C_TRP" TYPE="INTEGER" VALUE="13125"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="50" NAME="C_TRTP" TYPE="INTEGER" VALUE="7500"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="51" NAME="C_TWTR" TYPE="INTEGER" VALUE="7500"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="52" NAME="C_TZQI" TYPE="INTEGER" VALUE="128000000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="53" NAME="C_TZQCS" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="54" NAME="C_SLOT_0_CONFIG" TYPE="STD_LOGIC_VECTOR" VALUE="0b00000001"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="55" NAME="C_SLOT_1_CONFIG" TYPE="STD_LOGIC_VECTOR" VALUE="0b00000000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="56" NAME="C_MEM_ADDR_ORDER" TYPE="STRING" VALUE="BANK_ROW_COLUMN"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="57" NAME="C_ECC" TYPE="STRING" VALUE="OFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="58" NAME="C_ECC_TEST" TYPE="STRING" VALUE="OFF"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="59" NAME="C_S_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="6"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="60" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="61" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="128"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="62" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="63" NAME="C_S_AXI_REG_EN0" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="64" NAME="C_S_AXI_REG_EN1" TYPE="STD_LOGIC_VECTOR" VALUE="0x01000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="65" NAME="C_RD_WR_ARB_ALGORITHM" TYPE="STRING" VALUE="RD_PRI_REG"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="16" MPD_INDEX="66" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x80000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="17" MPD_INDEX="67" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="68" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="69" NAME="C_INTERCONNECT_S_AXI_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="4"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="70" NAME="C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="4"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="71" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="72" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="73" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="74" NAME="C_S_AXI_CTRL_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="75" NAME="C_S_AXI_CTRL_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="76" NAME="C_ECC_ONOFF_RESET_VALUE" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="77" NAME="C_MMCM_EXT_LOC" TYPE="STRING" VALUE="MMCM_ADV_X0Y0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="14" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="microblaze_0.M_AXI_DC &amp; axi_cdma_0.M_AXI &amp; axi2axi_connector_3.M_AXI &amp; axi2axi_connector_4.M_AXI"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="18" NAME="C_INTERCONNECT_S_AXI_AW_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="19" NAME="C_INTERCONNECT_S_AXI_AR_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="20" NAME="C_INTERCONNECT_S_AXI_W_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="21" NAME="C_INTERCONNECT_S_AXI_R_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="22" NAME="C_INTERCONNECT_S_AXI_B_REGISTER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI:S_AXI_CTRL" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="320000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="clk_mem" SIGIS="CLK" SIGNAME="clock_generator_MPMC_Clocks_CLKOUT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_mpmc_clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="320000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="clk_rd_base" SIGIS="CLK" SIGNAME="clock_generator_MPMC_Clocks_CLKOUT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_mpmc_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="4" NAME="clk_ref" SIGIS="CLK" SIGNAME="clk_200MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_asyncclks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="7" NAME="pd_PSEN" SIGNAME="MMCM_PSEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_mpmc_clocks" PORT="PSEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="8" NAME="pd_PSINCDEC" SIGNAME="MMCM_PSINCDEC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_mpmc_clocks" PORT="PSINCDEC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="9" NAME="pd_PSDONE" SIGNAME="clock_generator_MPMC_Clocks_PSDONE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_mpmc_clocks" PORT="PSDONE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="7" MPD_INDEX="15" MSB="1" NAME="ddr_ck_p" RIGHT="0" SIGIS="CLK" SIGNAME="ddr3_sodimm_ck_p" VECFORMULA="[C_CK_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ddr3_sodimm_ck_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="8" MPD_INDEX="16" MSB="1" NAME="ddr_ck_n" RIGHT="0" SIGIS="CLK" SIGNAME="ddr3_sodimm_ck_n" VECFORMULA="[C_CK_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ddr3_sodimm_ck_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="17" NAME="ddr_cke" SIGNAME="ddr3_sodimm_cke" VECFORMULA="[C_CKE_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ddr3_sodimm_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="18" NAME="ddr_cs_n" SIGNAME="ddr3_sodimm_cs_n" VECFORMULA="[C_CS_WIDTH*C_NCS_PER_RANK-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ddr3_sodimm_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="20" NAME="ddr_odt" SIGNAME="ddr3_sodimm_odt" VECFORMULA="[C_CS_WIDTH*C_NCS_PER_RANK-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ddr3_sodimm_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="21" NAME="ddr_ras_n" SIGNAME="ddr3_sodimm_ras_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ddr3_sodimm_ras_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="14" NAME="ddr_cas_n" SIGNAME="ddr3_sodimm_cas_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ddr3_sodimm_cas_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="24" NAME="ddr_we_n" SIGNAME="ddr3_sodimm_we_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ddr3_sodimm_we_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="15" MPD_INDEX="13" MSB="2" NAME="ddr_ba" RIGHT="0" SIGNAME="ddr3_sodimm_ba" VECFORMULA="[C_BANK_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ddr3_sodimm_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" LEFT="14" LSB="0" MHS_INDEX="16" MPD_INDEX="12" MSB="14" NAME="ddr_addr" RIGHT="0" SIGNAME="ddr3_sodimm_addr" VECFORMULA="[C_ROW_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ddr3_sodimm_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" IS_THREE_STATE="FALSE" LEFT="63" LSB="0" MHS_INDEX="17" MPD_INDEX="25" MSB="63" NAME="ddr_dq" RIGHT="0" SIGNAME="ddr3_sodimm_dq" VECFORMULA="[C_DQ_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ddr3_sodimm_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="18" MPD_INDEX="19" MSB="7" NAME="ddr_dm" RIGHT="0" SIGNAME="ddr3_sodimm_dm" VECFORMULA="[C_DM_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ddr3_sodimm_dm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="19" MPD_INDEX="22" NAME="ddr_reset_n" SIGNAME="ddr3_sodimm_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ddr3_sodimm_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" IS_THREE_STATE="FALSE" LEFT="7" LSB="0" MHS_INDEX="20" MPD_INDEX="26" MSB="7" NAME="ddr_dqs_p" RIGHT="0" SIGNAME="ddr3_sodimm_dqs_p" VECFORMULA="[C_DQS_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ddr3_sodimm_dqs_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" IS_THREE_STATE="FALSE" LEFT="7" LSB="0" MHS_INDEX="21" MPD_INDEX="27" MSB="7" NAME="ddr_dqs_n" RIGHT="0" SIGNAME="ddr3_sodimm_dqs_n" VECFORMULA="[C_DQS_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ddr3_sodimm_dqs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="22" MPD_INDEX="10" NAME="phy_init_done" SIGNAME="dram_init_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warplab_buffers" PORT="dram_init_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI:S_AXI_CTRL" DEF_SIGNAME="axi_interconnect_core_M_aresetn" DIR="I" MPD_INDEX="3" NAME="aresetn" SIGIS="RST" SIGNAME="axi_interconnect_core_M_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="5" NAME="iodelay_ctrl_rdy_i" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="6" NAME="iodelay_ctrl_rdy_o" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="11" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" MPD_INDEX="23" NAME="ddr_parity" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_awid" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="28" MSB="5" NAME="s_axi_awid" RIGHT="0" SIGNAME="axi_interconnect_core_M_awid" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_awaddr" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="29" MSB="31" NAME="s_axi_awaddr" RIGHT="0" SIGNAME="axi_interconnect_core_M_awaddr" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_awlen" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="30" MSB="7" NAME="s_axi_awlen" RIGHT="0" SIGNAME="axi_interconnect_core_M_awlen" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_awsize" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="31" MSB="2" NAME="s_axi_awsize" RIGHT="0" SIGNAME="axi_interconnect_core_M_awsize" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_awburst" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="32" MSB="1" NAME="s_axi_awburst" RIGHT="0" SIGNAME="axi_interconnect_core_M_awburst" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_awlock" DIR="I" MPD_INDEX="33" NAME="s_axi_awlock" SIGNAME="axi_interconnect_core_M_awlock" VECFORMULA="[0:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_awcache" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="34" MSB="3" NAME="s_axi_awcache" RIGHT="0" SIGNAME="axi_interconnect_core_M_awcache" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_awprot" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="35" MSB="2" NAME="s_axi_awprot" RIGHT="0" SIGNAME="axi_interconnect_core_M_awprot" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_awqos" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="36" MSB="3" NAME="s_axi_awqos" RIGHT="0" SIGNAME="axi_interconnect_core_M_awqos" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_awvalid" DIR="I" MPD_INDEX="37" NAME="s_axi_awvalid" SIGNAME="axi_interconnect_core_M_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_awready" DIR="O" MPD_INDEX="38" NAME="s_axi_awready" SIGNAME="axi_interconnect_core_M_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_wdata" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="39" MSB="127" NAME="s_axi_wdata" RIGHT="0" SIGNAME="axi_interconnect_core_M_wdata" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_wstrb" DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="40" MSB="15" NAME="s_axi_wstrb" RIGHT="0" SIGNAME="axi_interconnect_core_M_wstrb" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_wlast" DIR="I" MPD_INDEX="41" NAME="s_axi_wlast" SIGNAME="axi_interconnect_core_M_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_wvalid" DIR="I" MPD_INDEX="42" NAME="s_axi_wvalid" SIGNAME="axi_interconnect_core_M_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_wready" DIR="O" MPD_INDEX="43" NAME="s_axi_wready" SIGNAME="axi_interconnect_core_M_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_bid" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="44" MSB="5" NAME="s_axi_bid" RIGHT="0" SIGNAME="axi_interconnect_core_M_bid" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_bresp" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="45" MSB="1" NAME="s_axi_bresp" RIGHT="0" SIGNAME="axi_interconnect_core_M_bresp" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_bvalid" DIR="O" MPD_INDEX="46" NAME="s_axi_bvalid" SIGNAME="axi_interconnect_core_M_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_bready" DIR="I" MPD_INDEX="47" NAME="s_axi_bready" SIGNAME="axi_interconnect_core_M_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_arid" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="48" MSB="5" NAME="s_axi_arid" RIGHT="0" SIGNAME="axi_interconnect_core_M_arid" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_araddr" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="49" MSB="31" NAME="s_axi_araddr" RIGHT="0" SIGNAME="axi_interconnect_core_M_araddr" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_arlen" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="50" MSB="7" NAME="s_axi_arlen" RIGHT="0" SIGNAME="axi_interconnect_core_M_arlen" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_arsize" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="51" MSB="2" NAME="s_axi_arsize" RIGHT="0" SIGNAME="axi_interconnect_core_M_arsize" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_arburst" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="52" MSB="1" NAME="s_axi_arburst" RIGHT="0" SIGNAME="axi_interconnect_core_M_arburst" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_arlock" DIR="I" MPD_INDEX="53" NAME="s_axi_arlock" SIGNAME="axi_interconnect_core_M_arlock" VECFORMULA="[0:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_arcache" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="54" MSB="3" NAME="s_axi_arcache" RIGHT="0" SIGNAME="axi_interconnect_core_M_arcache" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_arprot" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="55" MSB="2" NAME="s_axi_arprot" RIGHT="0" SIGNAME="axi_interconnect_core_M_arprot" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_arqos" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="56" MSB="3" NAME="s_axi_arqos" RIGHT="0" SIGNAME="axi_interconnect_core_M_arqos" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_arvalid" DIR="I" MPD_INDEX="57" NAME="s_axi_arvalid" SIGNAME="axi_interconnect_core_M_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_arready" DIR="O" MPD_INDEX="58" NAME="s_axi_arready" SIGNAME="axi_interconnect_core_M_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_rid" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="59" MSB="5" NAME="s_axi_rid" RIGHT="0" SIGNAME="axi_interconnect_core_M_rid" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_rdata" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="60" MSB="127" NAME="s_axi_rdata" RIGHT="0" SIGNAME="axi_interconnect_core_M_rdata" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_rresp" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="61" MSB="1" NAME="s_axi_rresp" RIGHT="0" SIGNAME="axi_interconnect_core_M_rresp" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_rlast" DIR="O" MPD_INDEX="62" NAME="s_axi_rlast" SIGNAME="axi_interconnect_core_M_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_rvalid" DIR="O" MPD_INDEX="63" NAME="s_axi_rvalid" SIGNAME="axi_interconnect_core_M_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_rready" DIR="I" MPD_INDEX="64" NAME="s_axi_rready" SIGNAME="axi_interconnect_core_M_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="65" MSB="31" NAME="s_axi_ctrl_awaddr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="66" NAME="s_axi_ctrl_awvalid" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="67" NAME="s_axi_ctrl_awready" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="68" MSB="31" NAME="s_axi_ctrl_wdata" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="69" NAME="s_axi_ctrl_wvalid" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="70" NAME="s_axi_ctrl_wready" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="71" MSB="1" NAME="s_axi_ctrl_bresp" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="72" NAME="s_axi_ctrl_bvalid" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="73" NAME="s_axi_ctrl_bready" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="74" MSB="31" NAME="s_axi_ctrl_araddr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="75" NAME="s_axi_ctrl_arvalid" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="76" NAME="s_axi_ctrl_arready" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="77" MSB="31" NAME="s_axi_ctrl_rdata" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="78" MSB="1" NAME="s_axi_ctrl_rresp" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="79" NAME="s_axi_ctrl_rvalid" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="80" NAME="s_axi_ctrl_rready" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_core" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="clk"/>
            <PORTMAP DIR="I" PHYSICAL="aresetn"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awlen"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awsize"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awburst"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awlock"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awcache"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awprot"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awqos"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_awready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wdata"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wlast"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_wready"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_bid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_bresp"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_bready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_araddr"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arlen"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arsize"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arburst"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arlock"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arcache"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arprot"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arqos"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_arready"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rdata"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rresp"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rlast"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DC" INSTANCE="microblaze_0"/>
            <MASTER BUSINTERFACE="M_AXI" INSTANCE="axi_cdma_0"/>
            <MASTER BUSINTERFACE="M_AXI" INSTANCE="axi2axi_connector_3"/>
            <MASTER BUSINTERFACE="M_AXI" INSTANCE="axi2axi_connector_4"/>
          </MASTERS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="1" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="clk"/>
            <PORTMAP DIR="I" PHYSICAL="aresetn"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_ctrl_awaddr"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_ctrl_awvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_ctrl_awready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_ctrl_wdata"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_ctrl_wvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_ctrl_wready"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_ctrl_bresp"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_ctrl_bvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_ctrl_bready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_ctrl_araddr"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_ctrl_arvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_ctrl_arready"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_ctrl_rdata"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_ctrl_rresp"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_ctrl_rvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_ctrl_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="memory_0" TYPE="hide_122_XIL_MEMORY_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="ddr_ck_p"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_ck_n"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_cke"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_cs_n"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_odt"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_ras_n"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_cas_n"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_we_n"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_ba"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_addr"/>
            <PORTMAP DIR="IO" PHYSICAL="ddr_dq"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_dm"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_reset_n"/>
            <PORTMAP DIR="IO" PHYSICAL="ddr_dqs_p"/>
            <PORTMAP DIR="IO" PHYSICAL="ddr_dqs_n"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_parity"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2147483648" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x80000000" HIGHDECIMAL="4294967295" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFFFFFFFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" MINSIZE="0x1000" SIZE="-2147483648" SIZEABRV="2G">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE BUSSTD="AXI" BUSSTD_PSF="AXI" HWVERSION="1.06.a" INSTANCE="axi_interconnect_buffers" IPTYPE="BUS" IS_CROSSBAR="TRUE" MHS_INDEX="47" MODCLASS="BUS" MODTYPE="axi_interconnect">
      <DESCRIPTION TYPE="SHORT">AXI Interconnect</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI4 Memory-Mapped Interconnect</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768_axi_interconnect.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_BASEFAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Base Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="2" NAME="C_NUM_SLAVE_SLOTS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of Slave Slots </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_NUM_MASTER_SLOTS" TYPE="INTEGER" VALUE="6">
          <DESCRIPTION>Number of Master Slots </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="6">
          <DESCRIPTION>AXI ID Widgth </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="5" NAME="C_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Address Widgth </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_AXI_DATA_MAX_WIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>AXI Data Maximum Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="7" NAME="C_S_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000080">
          <DESCRIPTION>Slave AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="8" NAME="C_M_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000800000008000000080000000800000008000000080">
          <DESCRIPTION>Master AXI Data Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="9" NAME="C_INTERCONNECT_DATA_WIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>Interconnect Crossbar Data Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="10" NAME="C_S_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>AXI Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="11" NAME="C_M_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_M_AXI_BASE_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff00000000410c0000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff00000000410a0000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041080000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041040000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041020000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041000000">
          <DESCRIPTION>Master AXI Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="13" NAME="C_M_AXI_HIGH_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000410dffff00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000410a3fff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004109ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004105ffff0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041023fff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004101ffff">
          <DESCRIPTION>Master AXI High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="14" NAME="C_S_AXI_BASE_ID" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI Base ID</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="15" NAME="C_S_AXI_THREAD_ID_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006">
          <DESCRIPTION>Slave AXI Thread ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="16" NAME="C_S_AXI_IS_INTERCONNECT" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Is Interconnect</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="17" NAME="C_S_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000109896800">
          <DESCRIPTION>Slave AXI ACLK Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="18" NAME="C_S_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slvave AXI Is ACLK ASYNC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="19" NAME="C_M_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001098968000989680009896800098968000989680009896800">
          <DESCRIPTION>Master AXI ACLK Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="20" NAME="C_M_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Is ACLK ASYNC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="21" NAME="C_INTERCONNECT_ACLK_RATIO" TYPE="INTEGER" VALUE="160000000">
          <DESCRIPTION>Interconnect Crossbar ACLK Frequency Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="22" NAME="C_S_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Supports Write</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="23" NAME="C_S_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Supports Read</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="24" NAME="C_M_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Write</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="25" NAME="C_M_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Read</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="26" NAME="C_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Propagate USER Signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="27" NAME="C_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AWUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="28" NAME="C_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>ARUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="29" NAME="C_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>WUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="30" NAME="C_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>RUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="31" NAME="C_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>BUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="32" NAME="C_AXI_CONNECTIVITY" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100000001000000010000000100000001">
          <DESCRIPTION>AXI Connectivity</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="33" NAME="C_S_AXI_SINGLE_THREAD" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Single Thread</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_M_AXI_SUPPORTS_REORDERING" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Reordering</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="35" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111110">
          <DESCRIPTION>Master generates narrow bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="36" NAME="C_M_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111000000">
          <DESCRIPTION>Slave accepts narrow bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="37" NAME="C_S_AXI_WRITE_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000008">
          <DESCRIPTION>Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="38" NAME="C_S_AXI_READ_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000008">
          <DESCRIPTION>Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="39" NAME="C_M_AXI_WRITE_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000020000000200000002000000020000000200000002">
          <DESCRIPTION>Master AXI Write Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="40" NAME="C_M_AXI_READ_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000020000000200000002000000020000000200000002">
          <DESCRIPTION>Master AXI Read Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="41" NAME="C_S_AXI_ARB_PRIORITY" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI ARB Priority</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="42" NAME="C_M_AXI_SECURE" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Secure</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="43" NAME="C_S_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="44" NAME="C_S_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Write FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="45" NAME="C_S_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Write FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="46" NAME="C_S_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI Read FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="47" NAME="C_S_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Read FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="48" NAME="C_S_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Read FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="49" NAME="C_M_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="50" NAME="C_M_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Write FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="51" NAME="C_M_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="52" NAME="C_M_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Read FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="53" NAME="C_M_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Read FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="54" NAME="C_M_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Read FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="55" NAME="C_S_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI AW Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="56" NAME="C_S_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI AR Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="57" NAME="C_S_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI W Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="58" NAME="C_S_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI R Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="59" NAME="C_S_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI B Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="60" NAME="C_M_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Master AXI AW Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="61" NAME="C_M_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Master AXI AR Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="62" NAME="C_M_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Master AXI W Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="63" NAME="C_M_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Master AXI R Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="64" NAME="C_M_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Master AXI B Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="65" NAME="C_INTERCONNECT_R_REGISTER" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_INTERCONNECT_R_REGISTER</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="66" NAME="C_INTERCONNECT_CONNECTIVITY_MODE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Interconnect Architecture</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="67" NAME="C_USE_CTRL_PORT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Diagnostic Slave Port</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="68" NAME="C_USE_INTERRUPT" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Generate Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="69" NAME="C_RANGE_CHECK" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Check for transaction errors (DECERR)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="70" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>Slave AXI CTRL Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="71" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Slave AXI CTRL Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="72" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Slave AXI CTRL Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="73" NAME="C_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Diagnostic Slave Port Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="74" NAME="C_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION>Diagnostic Slave Port High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="75" NAME="C_DEBUG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Simulation debug</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="76" NAME="C_S_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Select SI slot for DEBUG outputs</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="77" NAME="C_M_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Select MI slot for DEBUG outputs</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="78" NAME="C_MAX_DEBUG_THREADS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Thread depth of DEBUG signal</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI_CTRL" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="INTERCONNECT_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="INTERCONNECT_ARESETN" SIGIS="RST" SIGNAME="proc_sys_reset_0_Interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_ARESETN" DIR="O" MPD_INDEX="2" NAME="S_AXI_ARESET_OUT_N" SIGIS="RST" SIGNAME="axi_interconnect_buffers_S_ARESETN" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_ARESETN" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="3" MSB="5" NAME="M_AXI_ARESET_OUT_N" RIGHT="0" SIGIS="RST" SIGNAME="axi_interconnect_buffers_M_ARESETN" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="4" NAME="IRQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="5" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_AWID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="6" MSB="5" NAME="S_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_AWID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="7" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_AWADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="8" MSB="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_AWLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="9" MSB="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_AWSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="10" MSB="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_AWBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_AWLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="11" MSB="1" NAME="S_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_AWLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="12" MSB="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_AWCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="13" MSB="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_AWPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_AWQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="14" MSB="3" NAME="S_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_AWQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_AWUSER" DIR="I" MPD_INDEX="15" NAME="S_AXI_AWUSER" SIGNAME="axi_interconnect_buffers_S_AWUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_AWVALID" DIR="I" MPD_INDEX="16" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_buffers_S_AWVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_AWREADY" DIR="O" MPD_INDEX="17" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_buffers_S_AWREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_WID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="18" MSB="5" NAME="S_AXI_WID" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_WID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="19" MSB="127" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_WDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="20" MSB="15" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_WSTRB" VECFORMULA="[(((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_WLAST" DIR="I" MPD_INDEX="21" NAME="S_AXI_WLAST" SIGNAME="axi_interconnect_buffers_S_WLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_WUSER" DIR="I" MPD_INDEX="22" NAME="S_AXI_WUSER" SIGNAME="axi_interconnect_buffers_S_WUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_WVALID" DIR="I" MPD_INDEX="23" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_buffers_S_WVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_WREADY" DIR="O" MPD_INDEX="24" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_buffers_S_WREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_BID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="25" MSB="5" NAME="S_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_BID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="26" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_BRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_BUSER" DIR="O" MPD_INDEX="27" NAME="S_AXI_BUSER" SIGNAME="axi_interconnect_buffers_S_BUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_BVALID" DIR="O" MPD_INDEX="28" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_buffers_S_BVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_BREADY" DIR="I" MPD_INDEX="29" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_buffers_S_BREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_ARID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="30" MSB="5" NAME="S_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_ARID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="31" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_ARADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="32" MSB="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_ARLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="33" MSB="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_ARSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="34" MSB="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_ARBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_ARLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="35" MSB="1" NAME="S_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_ARLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="36" MSB="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_ARCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="37" MSB="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_ARPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_ARQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="38" MSB="3" NAME="S_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_ARQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_ARUSER" DIR="I" MPD_INDEX="39" NAME="S_AXI_ARUSER" SIGNAME="axi_interconnect_buffers_S_ARUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_ARVALID" DIR="I" MPD_INDEX="40" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_buffers_S_ARVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_ARREADY" DIR="O" MPD_INDEX="41" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_buffers_S_ARREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_RID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="42" MSB="5" NAME="S_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_RID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="43" MSB="127" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_RDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="44" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_RRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_RLAST" DIR="O" MPD_INDEX="45" NAME="S_AXI_RLAST" SIGNAME="axi_interconnect_buffers_S_RLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_RUSER" DIR="O" MPD_INDEX="46" NAME="S_AXI_RUSER" SIGNAME="axi_interconnect_buffers_S_RUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_RVALID" DIR="O" MPD_INDEX="47" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_buffers_S_RVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_S_RREADY" DIR="I" MPD_INDEX="48" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_buffers_S_RREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_1" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="49" MSB="5" NAME="M_AXI_ACLK" RIGHT="0" SIGIS="CLK" SIGNAME="clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <SIGNALS>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
          </SIGNALS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_160mhz&amp;clk_160mhz&amp;clk_160mhz&amp;clk_160mhz&amp;clk_160mhz&amp;clk_160mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_AWID" DIR="O" ENDIAN="LITTLE" LEFT="35" LSB="0" MPD_INDEX="50" MSB="35" NAME="M_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_AWID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_AWID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_AWID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_AWID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_AWID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="191" LSB="0" MPD_INDEX="51" MSB="191" NAME="M_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="47" LSB="0" MPD_INDEX="52" MSB="47" NAME="M_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_AWLEN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_AWLEN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_AWLEN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_AWLEN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_AWLEN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="53" MSB="17" NAME="M_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_AWSIZE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_AWSIZE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_AWSIZE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_AWSIZE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_AWSIZE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="54" MSB="11" NAME="M_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_AWBURST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_AWBURST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_AWBURST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_AWBURST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_AWBURST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_AWLOCK" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="55" MSB="11" NAME="M_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_AWLOCK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_AWLOCK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_AWLOCK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_AWLOCK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_AWLOCK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="56" MSB="23" NAME="M_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_AWCACHE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_AWCACHE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_AWCACHE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_AWCACHE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_AWCACHE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="57" MSB="17" NAME="M_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_AWPROT"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_AWPROT"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_AWPROT"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_AWPROT"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_AWPROT"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_AWREGION" DIR="O" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="58" MSB="23" NAME="M_AXI_AWREGION" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="59" MSB="23" NAME="M_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_AWUSER" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="60" MSB="5" NAME="M_AXI_AWUSER" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_AWVALID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="61" MSB="5" NAME="M_AXI_AWVALID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_AWREADY" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="62" MSB="5" NAME="M_AXI_AWREADY" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_AWREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_WID" DIR="O" ENDIAN="LITTLE" LEFT="35" LSB="0" MPD_INDEX="63" MSB="35" NAME="M_AXI_WID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_WID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="767" LSB="0" MPD_INDEX="64" MSB="767" NAME="M_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_WDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="95" LSB="0" MPD_INDEX="65" MSB="95" NAME="M_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_WSTRB" VECFORMULA="[(((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_WLAST" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="66" MSB="5" NAME="M_AXI_WLAST" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_WLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_WLAST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_WLAST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_WLAST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_WLAST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_WLAST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_WUSER" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="67" MSB="5" NAME="M_AXI_WUSER" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_WUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_WVALID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="68" MSB="5" NAME="M_AXI_WVALID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_WVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_WREADY" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="69" MSB="5" NAME="M_AXI_WREADY" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_WREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_BID" DIR="I" ENDIAN="LITTLE" LEFT="35" LSB="0" MPD_INDEX="70" MSB="35" NAME="M_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_BID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_BID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_BID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_BID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_BID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_BID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="71" MSB="11" NAME="M_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_BRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_BUSER" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="72" MSB="5" NAME="M_AXI_BUSER" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_BUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_BVALID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="73" MSB="5" NAME="M_AXI_BVALID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_BVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_BREADY" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="74" MSB="5" NAME="M_AXI_BREADY" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_BREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_ARID" DIR="O" ENDIAN="LITTLE" LEFT="35" LSB="0" MPD_INDEX="75" MSB="35" NAME="M_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_ARID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_ARID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_ARID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_ARID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_ARID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="191" LSB="0" MPD_INDEX="76" MSB="191" NAME="M_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="47" LSB="0" MPD_INDEX="77" MSB="47" NAME="M_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_ARLEN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_ARLEN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_ARLEN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_ARLEN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_ARLEN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="78" MSB="17" NAME="M_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_ARSIZE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_ARSIZE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_ARSIZE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_ARSIZE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_ARSIZE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="79" MSB="11" NAME="M_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_ARBURST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_ARBURST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_ARBURST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_ARBURST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_ARBURST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_ARLOCK" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="80" MSB="11" NAME="M_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_ARLOCK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_ARLOCK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_ARLOCK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_ARLOCK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_ARLOCK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="81" MSB="23" NAME="M_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_ARCACHE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_ARCACHE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_ARCACHE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_ARCACHE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_ARCACHE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="82" MSB="17" NAME="M_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_ARPROT"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_ARPROT"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_ARPROT"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_ARPROT"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_ARPROT"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_ARREGION" DIR="O" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="83" MSB="23" NAME="M_AXI_ARREGION" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="84" MSB="23" NAME="M_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_ARUSER" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="85" MSB="5" NAME="M_AXI_ARUSER" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_ARVALID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="86" MSB="5" NAME="M_AXI_ARVALID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_ARREADY" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="87" MSB="5" NAME="M_AXI_ARREADY" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_ARREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_RID" DIR="I" ENDIAN="LITTLE" LEFT="35" LSB="0" MPD_INDEX="88" MSB="35" NAME="M_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_RID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_RID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_RID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_RID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_RID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="767" LSB="0" MPD_INDEX="89" MSB="767" NAME="M_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="90" MSB="11" NAME="M_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_RLAST" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="91" MSB="5" NAME="M_AXI_RLAST" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_RLAST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_RLAST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_RLAST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_RLAST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_RLAST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_RUSER" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="92" MSB="5" NAME="M_AXI_RUSER" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_RVALID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="93" MSB="5" NAME="M_AXI_RVALID" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_buffers_M_RREADY" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="94" MSB="5" NAME="M_AXI_RREADY" RIGHT="0" SIGNAME="axi_interconnect_buffers_M_RREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_rx_buffer_ctrl" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_rssi_buffer_ctrl" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfa_iq_tx_buffer_ctrl" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_rx_buffer_ctrl" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_rssi_buffer_ctrl" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="rfb_iq_tx_buffer_ctrl" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="95" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="96" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="97" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="98" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="99" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="100" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="101" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="102" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="103" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="104" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="105" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="106" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="107" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="108" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="109" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="110" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="111" NAME="INTERCONNECT_ARESET_OUT_N" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="112" MSB="7" NAME="DEBUG_AW_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="113" MSB="7" NAME="DEBUG_AW_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="114" MSB="7" NAME="DEBUG_AR_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="115" MSB="7" NAME="DEBUG_AR_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="116" NAME="DEBUG_AW_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="117" MSB="7" NAME="DEBUG_AW_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="118" MSB="15" NAME="DEBUG_AW_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="119" MSB="7" NAME="DEBUG_AW_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="120" MSB="7" NAME="DEBUG_AW_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="121" MSB="7" NAME="DEBUG_AW_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="122" MSB="7" NAME="DEBUG_AW_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="123" NAME="DEBUG_AR_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="124" MSB="7" NAME="DEBUG_AR_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="125" MSB="15" NAME="DEBUG_AR_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="126" MSB="7" NAME="DEBUG_AR_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="127" MSB="7" NAME="DEBUG_AR_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="128" MSB="7" NAME="DEBUG_AR_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="129" MSB="7" NAME="DEBUG_AR_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="130" MSB="7" NAME="DEBUG_B_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="131" MSB="7" NAME="DEBUG_R_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="132" MSB="7" NAME="DEBUG_R_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="133" MSB="7" NAME="DEBUG_AW_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="134" MSB="7" NAME="DEBUG_AR_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="135" MSB="7" NAME="DEBUG_W_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="136" MSB="7" NAME="DEBUG_W_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="137" MSB="7" NAME="DEBUG_BID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="138" NAME="DEBUG_BID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="139" MSB="7" NAME="DEBUG_RID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="140" NAME="DEBUG_RID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="141" MSB="31" NAME="DEBUG_SR_SC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="142" MSB="28" NAME="DEBUG_SR_SC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="143" MSB="31" NAME="DEBUG_SR_SC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="144" MSB="28" NAME="DEBUG_SR_SC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="9" LSB="0" MPD_INDEX="145" MSB="9" NAME="DEBUG_SR_SC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="146" MSB="127" NAME="DEBUG_SR_SC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="147" MSB="10" NAME="DEBUG_SR_SC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="148" MSB="127" NAME="DEBUG_SR_SC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="149" MSB="18" NAME="DEBUG_SR_SC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="150" MSB="31" NAME="DEBUG_SC_SF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="151" MSB="28" NAME="DEBUG_SC_SF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="152" MSB="31" NAME="DEBUG_SC_SF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="153" MSB="28" NAME="DEBUG_SC_SF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="9" LSB="0" MPD_INDEX="154" MSB="9" NAME="DEBUG_SC_SF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="155" MSB="127" NAME="DEBUG_SC_SF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="156" MSB="10" NAME="DEBUG_SC_SF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="157" MSB="127" NAME="DEBUG_SC_SF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="158" MSB="18" NAME="DEBUG_SC_SF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="159" MSB="31" NAME="DEBUG_SF_CB_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="160" MSB="28" NAME="DEBUG_SF_CB_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="161" MSB="31" NAME="DEBUG_SF_CB_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="162" MSB="28" NAME="DEBUG_SF_CB_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="9" LSB="0" MPD_INDEX="163" MSB="9" NAME="DEBUG_SF_CB_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="164" MSB="127" NAME="DEBUG_SF_CB_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="165" MSB="10" NAME="DEBUG_SF_CB_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="166" MSB="127" NAME="DEBUG_SF_CB_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="167" MSB="18" NAME="DEBUG_SF_CB_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="168" MSB="31" NAME="DEBUG_CB_MF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="169" MSB="28" NAME="DEBUG_CB_MF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="170" MSB="31" NAME="DEBUG_CB_MF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="171" MSB="28" NAME="DEBUG_CB_MF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="9" LSB="0" MPD_INDEX="172" MSB="9" NAME="DEBUG_CB_MF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="173" MSB="127" NAME="DEBUG_CB_MF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="174" MSB="10" NAME="DEBUG_CB_MF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="175" MSB="127" NAME="DEBUG_CB_MF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="176" MSB="18" NAME="DEBUG_CB_MF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="177" MSB="31" NAME="DEBUG_MF_MC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="178" MSB="28" NAME="DEBUG_MF_MC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="179" MSB="31" NAME="DEBUG_MF_MC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="180" MSB="28" NAME="DEBUG_MF_MC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="9" LSB="0" MPD_INDEX="181" MSB="9" NAME="DEBUG_MF_MC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="182" MSB="127" NAME="DEBUG_MF_MC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="183" MSB="10" NAME="DEBUG_MF_MC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="184" MSB="127" NAME="DEBUG_MF_MC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="185" MSB="18" NAME="DEBUG_MF_MC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="186" MSB="31" NAME="DEBUG_MC_MP_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="187" MSB="28" NAME="DEBUG_MC_MP_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="188" MSB="31" NAME="DEBUG_MC_MP_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="189" MSB="28" NAME="DEBUG_MC_MP_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="9" LSB="0" MPD_INDEX="190" MSB="9" NAME="DEBUG_MC_MP_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="191" MSB="127" NAME="DEBUG_MC_MP_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="192" MSB="10" NAME="DEBUG_MC_MP_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="193" MSB="127" NAME="DEBUG_MC_MP_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="194" MSB="18" NAME="DEBUG_MC_MP_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="195" MSB="31" NAME="DEBUG_MP_MR_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="196" MSB="28" NAME="DEBUG_MP_MR_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="197" MSB="31" NAME="DEBUG_MP_MR_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="198" MSB="28" NAME="DEBUG_MP_MR_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="9" LSB="0" MPD_INDEX="199" MSB="9" NAME="DEBUG_MP_MR_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="200" MSB="127" NAME="DEBUG_MP_MR_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="201" MSB="10" NAME="DEBUG_MP_MR_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="202" MSB="127" NAME="DEBUG_MP_MR_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="203" MSB="18" NAME="DEBUG_MP_MR_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="0" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="INTERCONNECT_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE BUSSTD="AXI" BUSSTD_PSF="AXI" HWVERSION="1.06.a" INSTANCE="axi_interconnect_core" IPTYPE="BUS" IS_CROSSBAR="TRUE" MHS_INDEX="48" MODCLASS="BUS" MODTYPE="axi_interconnect">
      <DESCRIPTION TYPE="SHORT">AXI Interconnect</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI4 Memory-Mapped Interconnect</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768_axi_interconnect.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_BASEFAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Base Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_NUM_SLAVE_SLOTS" TYPE="INTEGER" VALUE="6">
          <DESCRIPTION>Number of Slave Slots </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_NUM_MASTER_SLOTS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of Master Slots </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="6">
          <DESCRIPTION>AXI ID Widgth </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="5" NAME="C_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Address Widgth </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_AXI_DATA_MAX_WIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>AXI Data Maximum Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="7" NAME="C_S_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000400000004000000020000000200000008000000020">
          <DESCRIPTION>Slave AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="8" NAME="C_M_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000800000008000000080">
          <DESCRIPTION>Master AXI Data Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="9" NAME="C_INTERCONNECT_DATA_WIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>Interconnect Crossbar Data Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_S_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000">
          <DESCRIPTION>AXI Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="11" NAME="C_M_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_M_AXI_BASE_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000040000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000080000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000050000000">
          <DESCRIPTION>Master AXI Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="13" NAME="C_M_AXI_HIGH_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004fffffff00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005001ffff">
          <DESCRIPTION>Master AXI High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="14" NAME="C_S_AXI_BASE_ID" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000280000002000000018000000100000000800000000">
          <DESCRIPTION>Slave AXI Base ID</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="15" NAME="C_S_AXI_THREAD_ID_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000300000001000000000000000000000000">
          <DESCRIPTION>Slave AXI Thread ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="16" NAME="C_S_AXI_IS_INTERCONNECT" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Is Interconnect</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="17" NAME="C_S_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001098968000989680009896800098968000989680009896800">
          <DESCRIPTION>Slave AXI ACLK Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="18" NAME="C_S_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slvave AXI Is ACLK ASYNC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="19" NAME="C_M_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001098968000989680009896800">
          <DESCRIPTION>Master AXI ACLK Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="20" NAME="C_M_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Is ACLK ASYNC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="21" NAME="C_INTERCONNECT_ACLK_RATIO" TYPE="INTEGER" VALUE="160000000">
          <DESCRIPTION>Interconnect Crossbar ACLK Frequency Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="22" NAME="C_S_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Supports Write</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="23" NAME="C_S_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Supports Read</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="24" NAME="C_M_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Write</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="25" NAME="C_M_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Read</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="26" NAME="C_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Propagate USER Signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="27" NAME="C_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="5">
          <DESCRIPTION>AWUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="28" NAME="C_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="5">
          <DESCRIPTION>ARUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="29" NAME="C_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>WUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="30" NAME="C_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>RUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="31" NAME="C_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>BUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="32" NAME="C_AXI_CONNECTIVITY" TYPE="STD_LOGIC_VECTOR" VALUE="0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003a000000330000003e">
          <DESCRIPTION>AXI Connectivity</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="33" NAME="C_S_AXI_SINGLE_THREAD" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Single Thread</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_M_AXI_SUPPORTS_REORDERING" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Reordering</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="35" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111000000">
          <DESCRIPTION>Master generates narrow bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="36" NAME="C_M_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111000">
          <DESCRIPTION>Slave accepts narrow bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="37" NAME="C_S_AXI_WRITE_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000080000000800000001000000010000000800000020">
          <DESCRIPTION>Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="38" NAME="C_S_AXI_READ_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000080000000800000001000000010000000800000002">
          <DESCRIPTION>Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="39" NAME="C_M_AXI_WRITE_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000080000000400000004">
          <DESCRIPTION>Master AXI Write Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="40" NAME="C_M_AXI_READ_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000080000000400000004">
          <DESCRIPTION>Master AXI Read Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="41" NAME="C_S_AXI_ARB_PRIORITY" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI ARB Priority</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="42" NAME="C_M_AXI_SECURE" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Secure</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="43" NAME="C_S_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="44" NAME="C_S_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Write FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="45" NAME="C_S_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Write FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="46" NAME="C_S_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI Read FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="47" NAME="C_S_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Read FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="48" NAME="C_S_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Read FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="49" NAME="C_M_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="50" NAME="C_M_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Write FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="51" NAME="C_M_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="52" NAME="C_M_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Read FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="53" NAME="C_M_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Read FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="54" NAME="C_M_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Read FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="55" NAME="C_S_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100000001">
          <DESCRIPTION>Slave AXI AW Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="56" NAME="C_S_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100000001">
          <DESCRIPTION>Slave AXI AR Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="57" NAME="C_S_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100000001">
          <DESCRIPTION>Slave AXI W Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="58" NAME="C_S_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100000001">
          <DESCRIPTION>Slave AXI R Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="59" NAME="C_S_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100000001">
          <DESCRIPTION>Slave AXI B Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="60" NAME="C_M_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100000001">
          <DESCRIPTION>Master AXI AW Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="61" NAME="C_M_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100000001">
          <DESCRIPTION>Master AXI AR Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="62" NAME="C_M_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100000001">
          <DESCRIPTION>Master AXI W Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="63" NAME="C_M_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100000001">
          <DESCRIPTION>Master AXI R Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="64" NAME="C_M_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100000001">
          <DESCRIPTION>Master AXI B Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="65" NAME="C_INTERCONNECT_R_REGISTER" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_INTERCONNECT_R_REGISTER</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="66" NAME="C_INTERCONNECT_CONNECTIVITY_MODE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Interconnect Architecture</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="67" NAME="C_USE_CTRL_PORT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Diagnostic Slave Port</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="68" NAME="C_USE_INTERRUPT" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Generate Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="69" NAME="C_RANGE_CHECK" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Check for transaction errors (DECERR)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="70" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>Slave AXI CTRL Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="71" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Slave AXI CTRL Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="72" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Slave AXI CTRL Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="73" NAME="C_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Diagnostic Slave Port Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="74" NAME="C_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION>Diagnostic Slave Port High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="75" NAME="C_DEBUG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Simulation debug</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="76" NAME="C_S_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Select SI slot for DEBUG outputs</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="77" NAME="C_M_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Select MI slot for DEBUG outputs</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="78" NAME="C_MAX_DEBUG_THREADS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Thread depth of DEBUG signal</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI_CTRL" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="INTERCONNECT_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="INTERCONNECT_ARESETN" SIGIS="RST" SIGNAME="proc_sys_reset_0_Interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_ARESETN" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="2" MSB="5" NAME="S_AXI_ARESET_OUT_N" RIGHT="0" SIGIS="RST" SIGNAME="axi_interconnect_core_S_ARESETN" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_ARESETN" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="3" MSB="2" NAME="M_AXI_ARESET_OUT_N" RIGHT="0" SIGIS="RST" SIGNAME="axi_interconnect_core_M_ARESETN" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="aresetn"/>
            <CONNECTION BUSINTERFACE="[S_AXI:M_AXI]" INSTANCE="axi2axi_connector_1" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="4" NAME="IRQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="5" MSB="5" NAME="S_AXI_ACLK" RIGHT="0" SIGIS="CLK" SIGNAME="clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <SIGNALS>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
          </SIGNALS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_160mhz&amp;clk_160mhz&amp;clk_160mhz&amp;clk_160mhz&amp;clk_160mhz&amp;clk_160mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_AWID" DIR="I" ENDIAN="LITTLE" LEFT="35" LSB="0" MPD_INDEX="6" MSB="35" NAME="S_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_AWID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_AWID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_AWID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="191" LSB="0" MPD_INDEX="7" MSB="191" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_AWADDR"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_awaddr"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_awaddr"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="47" LSB="0" MPD_INDEX="8" MSB="47" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_AWLEN"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_awlen"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_awlen"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_AWLEN"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_AWLEN"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="9" MSB="17" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_AWSIZE"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_awsize"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_awsize"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_AWSIZE"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_AWSIZE"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="10" MSB="11" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_AWBURST"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_awburst"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_awburst"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_AWBURST"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_AWBURST"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_AWLOCK" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="11" MSB="11" NAME="S_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_AWLOCK"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_AWLOCK"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_AWLOCK"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="12" MSB="23" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_AWCACHE"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_awcache"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_awcache"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_AWCACHE"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_AWCACHE"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="13" MSB="17" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_AWPROT"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_awprot"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_awprot"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_AWPROT"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_AWPROT"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_AWQOS" DIR="I" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="14" MSB="23" NAME="S_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_AWQOS"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_AWQOS"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_AWQOS"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_AWUSER" DIR="I" ENDIAN="LITTLE" LEFT="29" LSB="0" MPD_INDEX="15" MSB="29" NAME="S_AXI_AWUSER" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_AWUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_AWUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_AWUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_AWVALID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="16" MSB="5" NAME="S_AXI_AWVALID" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_AWVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_awvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_awvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_AWREADY" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="17" MSB="5" NAME="S_AXI_AWREADY" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_AWREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_awready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_awready"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_WID" DIR="I" ENDIAN="LITTLE" LEFT="35" LSB="0" MPD_INDEX="18" MSB="35" NAME="S_AXI_WID" RIGHT="0" SIGNAME="axi_interconnect_core_S_WID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_WID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_WID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="767" LSB="0" MPD_INDEX="19" MSB="767" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_core_S_WDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_WDATA"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_wdata"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_wdata"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="95" LSB="0" MPD_INDEX="20" MSB="95" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_core_S_WSTRB" VECFORMULA="[(((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_WSTRB"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_wstrb"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_wstrb"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_WLAST" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="21" MSB="5" NAME="S_AXI_WLAST" RIGHT="0" SIGNAME="axi_interconnect_core_S_WLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_WLAST"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_wlast"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_wlast"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_WLAST"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_WLAST"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_WUSER" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="22" MSB="5" NAME="S_AXI_WUSER" RIGHT="0" SIGNAME="axi_interconnect_core_S_WUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_WUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_WUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_WUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_WVALID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="23" MSB="5" NAME="S_AXI_WVALID" RIGHT="0" SIGNAME="axi_interconnect_core_S_WVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_WVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_wvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_wvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_WREADY" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="24" MSB="5" NAME="S_AXI_WREADY" RIGHT="0" SIGNAME="axi_interconnect_core_S_WREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_WREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_wready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_wready"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_BID" DIR="O" ENDIAN="LITTLE" LEFT="35" LSB="0" MPD_INDEX="25" MSB="35" NAME="S_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_core_S_BID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_BID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_BID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_BID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="26" MSB="11" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_core_S_BRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_BRESP"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_bresp"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_bresp"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_BUSER" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="27" MSB="5" NAME="S_AXI_BUSER" RIGHT="0" SIGNAME="axi_interconnect_core_S_BUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_BUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_BUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_BUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_BVALID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="28" MSB="5" NAME="S_AXI_BVALID" RIGHT="0" SIGNAME="axi_interconnect_core_S_BVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_BVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_bvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_bvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_BREADY" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="29" MSB="5" NAME="S_AXI_BREADY" RIGHT="0" SIGNAME="axi_interconnect_core_S_BREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_BREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_bready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_bready"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_ARID" DIR="I" ENDIAN="LITTLE" LEFT="35" LSB="0" MPD_INDEX="30" MSB="35" NAME="S_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_ARID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_ARID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_ARID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="191" LSB="0" MPD_INDEX="31" MSB="191" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_ARADDR"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_araddr"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_araddr"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="47" LSB="0" MPD_INDEX="32" MSB="47" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_ARLEN"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_arlen"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_arlen"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_ARLEN"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_ARLEN"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="33" MSB="17" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_ARSIZE"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_arsize"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_arsize"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_ARSIZE"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_ARSIZE"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="34" MSB="11" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_ARBURST"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_arburst"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_arburst"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_ARBURST"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_ARBURST"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_ARLOCK" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="35" MSB="11" NAME="S_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_ARLOCK"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_ARLOCK"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_ARLOCK"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="36" MSB="23" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_ARCACHE"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_arcache"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_arcache"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_ARCACHE"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_ARCACHE"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="37" MSB="17" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_ARPROT"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_arprot"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_arprot"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_ARPROT"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_ARPROT"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_ARQOS" DIR="I" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="38" MSB="23" NAME="S_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_ARQOS"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_ARQOS"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_ARQOS"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_ARUSER" DIR="I" ENDIAN="LITTLE" LEFT="29" LSB="0" MPD_INDEX="39" MSB="29" NAME="S_AXI_ARUSER" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_ARUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_ARUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_ARUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_ARVALID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="40" MSB="5" NAME="S_AXI_ARVALID" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_ARVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_arvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_arvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_ARREADY" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="41" MSB="5" NAME="S_AXI_ARREADY" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_ARREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_arready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_arready"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_RID" DIR="O" ENDIAN="LITTLE" LEFT="35" LSB="0" MPD_INDEX="42" MSB="35" NAME="S_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_core_S_RID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_RID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_RID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_RID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="767" LSB="0" MPD_INDEX="43" MSB="767" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_core_S_RDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_RDATA"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_rdata"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_rdata"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="44" MSB="11" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_core_S_RRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_RRESP"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_rresp"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_rresp"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_RLAST" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="45" MSB="5" NAME="S_AXI_RLAST" RIGHT="0" SIGNAME="axi_interconnect_core_S_RLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_RLAST"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_rlast"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_rlast"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_RLAST"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_RLAST"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_RUSER" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="46" MSB="5" NAME="S_AXI_RUSER" RIGHT="0" SIGNAME="axi_interconnect_core_S_RUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_RUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_RUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_RUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_RVALID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="47" MSB="5" NAME="S_AXI_RVALID" RIGHT="0" SIGNAME="axi_interconnect_core_S_RVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_RVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_rvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_rvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_S_RREADY" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="48" MSB="5" NAME="S_AXI_RREADY" RIGHT="0" SIGNAME="axi_interconnect_core_S_RREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="microblaze_0" PORT="M_AXI_DC_RREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi_cdma_0" PORT="m_axi_rready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="axi_cdma_0" PORT="m_axi_sg_rready"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_2" PORT="M_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_3" PORT="M_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_4" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="clk_160MHz&amp;clk_160MHz&amp;clk_160MHz" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="49" MSB="2" NAME="M_AXI_ACLK" RIGHT="0" SIGIS="CLK" SIGNAME="clk_160MHz&amp;clk_160MHz&amp;clk_160MHz" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <SIGNALS>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
          </SIGNALS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_160mhz&amp;clk_160mhz&amp;clk_160mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_AWID" DIR="O" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="50" MSB="17" NAME="M_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_AWID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_awid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="95" LSB="0" MPD_INDEX="51" MSB="95" NAME="M_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_awaddr"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="52" MSB="23" NAME="M_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_AWLEN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_awlen"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="53" MSB="8" NAME="M_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_AWSIZE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_awsize"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="54" MSB="5" NAME="M_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_AWBURST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_awburst"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_AWLOCK" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="55" MSB="5" NAME="M_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_AWLOCK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_awlock"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="56" MSB="11" NAME="M_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_AWCACHE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_awcache"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="57" MSB="8" NAME="M_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_AWPROT"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_awprot"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_AWREGION" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="58" MSB="11" NAME="M_AXI_AWREGION" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="59" MSB="11" NAME="M_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_awqos"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_AWUSER" DIR="O" ENDIAN="LITTLE" LEFT="14" LSB="0" MPD_INDEX="60" MSB="14" NAME="M_AXI_AWUSER" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_AWVALID" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="61" MSB="2" NAME="M_AXI_AWVALID" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_awvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_AWREADY" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="62" MSB="2" NAME="M_AXI_AWREADY" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_awready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_WID" DIR="O" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="63" MSB="17" NAME="M_AXI_WID" RIGHT="0" SIGNAME="axi_interconnect_core_M_WID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="383" LSB="0" MPD_INDEX="64" MSB="383" NAME="M_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_core_M_WDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_wdata"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="47" LSB="0" MPD_INDEX="65" MSB="47" NAME="M_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_core_M_WSTRB" VECFORMULA="[(((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_wstrb"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_WLAST" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="66" MSB="2" NAME="M_AXI_WLAST" RIGHT="0" SIGNAME="axi_interconnect_core_M_WLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_WLAST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_wlast"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_WUSER" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="67" MSB="2" NAME="M_AXI_WUSER" RIGHT="0" SIGNAME="axi_interconnect_core_M_WUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_WVALID" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="68" MSB="2" NAME="M_AXI_WVALID" RIGHT="0" SIGNAME="axi_interconnect_core_M_WVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_wvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_WREADY" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="69" MSB="2" NAME="M_AXI_WREADY" RIGHT="0" SIGNAME="axi_interconnect_core_M_WREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_wready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_BID" DIR="I" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="70" MSB="17" NAME="M_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_core_M_BID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_BID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_bid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="71" MSB="5" NAME="M_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_core_M_BRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_bresp"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_BUSER" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="72" MSB="2" NAME="M_AXI_BUSER" RIGHT="0" SIGNAME="axi_interconnect_core_M_BUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_BVALID" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="73" MSB="2" NAME="M_AXI_BVALID" RIGHT="0" SIGNAME="axi_interconnect_core_M_BVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_bvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_BREADY" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="74" MSB="2" NAME="M_AXI_BREADY" RIGHT="0" SIGNAME="axi_interconnect_core_M_BREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_bready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_ARID" DIR="O" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="75" MSB="17" NAME="M_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_ARID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_arid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="95" LSB="0" MPD_INDEX="76" MSB="95" NAME="M_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_araddr"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="77" MSB="23" NAME="M_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_ARLEN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_arlen"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="78" MSB="8" NAME="M_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_ARSIZE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_arsize"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="79" MSB="5" NAME="M_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_ARBURST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_arburst"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_ARLOCK" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="80" MSB="5" NAME="M_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_ARLOCK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_arlock"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="81" MSB="11" NAME="M_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_ARCACHE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_arcache"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="82" MSB="8" NAME="M_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_ARPROT"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_arprot"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_ARREGION" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="83" MSB="11" NAME="M_AXI_ARREGION" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="84" MSB="11" NAME="M_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_arqos"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_ARUSER" DIR="O" ENDIAN="LITTLE" LEFT="14" LSB="0" MPD_INDEX="85" MSB="14" NAME="M_AXI_ARUSER" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_ARVALID" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="86" MSB="2" NAME="M_AXI_ARVALID" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_arvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_ARREADY" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="87" MSB="2" NAME="M_AXI_ARREADY" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_arready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_RID" DIR="I" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="88" MSB="17" NAME="M_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_core_M_RID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_RID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_rid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="383" LSB="0" MPD_INDEX="89" MSB="383" NAME="M_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_core_M_RDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_rdata"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="90" MSB="5" NAME="M_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_core_M_RRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_rresp"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_RLAST" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="91" MSB="2" NAME="M_AXI_RLAST" RIGHT="0" SIGNAME="axi_interconnect_core_M_RLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_RLAST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_rlast"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_RUSER" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="92" MSB="2" NAME="M_AXI_RUSER" RIGHT="0" SIGNAME="axi_interconnect_core_M_RUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_RVALID" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="93" MSB="2" NAME="M_AXI_RVALID" RIGHT="0" SIGNAME="axi_interconnect_core_M_RVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_rvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_core_M_RREADY" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="94" MSB="2" NAME="M_AXI_RREADY" RIGHT="0" SIGNAME="axi_interconnect_core_M_RREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_bram_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ddr3_sodimm" PORT="s_axi_rready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_1" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="95" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="96" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="97" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="98" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="99" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="100" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="101" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="102" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="103" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="104" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="105" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="106" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="107" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="108" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="109" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="110" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="111" NAME="INTERCONNECT_ARESET_OUT_N" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="112" MSB="7" NAME="DEBUG_AW_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="113" MSB="7" NAME="DEBUG_AW_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="114" MSB="7" NAME="DEBUG_AR_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="115" MSB="7" NAME="DEBUG_AR_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="116" NAME="DEBUG_AW_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="117" MSB="7" NAME="DEBUG_AW_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="118" MSB="15" NAME="DEBUG_AW_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="119" MSB="7" NAME="DEBUG_AW_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="120" MSB="7" NAME="DEBUG_AW_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="121" MSB="7" NAME="DEBUG_AW_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="122" MSB="7" NAME="DEBUG_AW_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="123" NAME="DEBUG_AR_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="124" MSB="7" NAME="DEBUG_AR_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="125" MSB="15" NAME="DEBUG_AR_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="126" MSB="7" NAME="DEBUG_AR_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="127" MSB="7" NAME="DEBUG_AR_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="128" MSB="7" NAME="DEBUG_AR_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="129" MSB="7" NAME="DEBUG_AR_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="130" MSB="7" NAME="DEBUG_B_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="131" MSB="7" NAME="DEBUG_R_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="132" MSB="7" NAME="DEBUG_R_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="133" MSB="7" NAME="DEBUG_AW_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="134" MSB="7" NAME="DEBUG_AR_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="135" MSB="7" NAME="DEBUG_W_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="136" MSB="7" NAME="DEBUG_W_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="137" MSB="7" NAME="DEBUG_BID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="138" NAME="DEBUG_BID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="139" MSB="7" NAME="DEBUG_RID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="140" NAME="DEBUG_RID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="141" MSB="31" NAME="DEBUG_SR_SC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="142" MSB="28" NAME="DEBUG_SR_SC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="143" MSB="31" NAME="DEBUG_SR_SC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="144" MSB="28" NAME="DEBUG_SR_SC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="9" LSB="0" MPD_INDEX="145" MSB="9" NAME="DEBUG_SR_SC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="146" MSB="127" NAME="DEBUG_SR_SC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="147" MSB="10" NAME="DEBUG_SR_SC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="148" MSB="127" NAME="DEBUG_SR_SC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="149" MSB="18" NAME="DEBUG_SR_SC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="150" MSB="31" NAME="DEBUG_SC_SF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="151" MSB="28" NAME="DEBUG_SC_SF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="152" MSB="31" NAME="DEBUG_SC_SF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="153" MSB="28" NAME="DEBUG_SC_SF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="9" LSB="0" MPD_INDEX="154" MSB="9" NAME="DEBUG_SC_SF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="155" MSB="127" NAME="DEBUG_SC_SF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="156" MSB="10" NAME="DEBUG_SC_SF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="157" MSB="127" NAME="DEBUG_SC_SF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="158" MSB="18" NAME="DEBUG_SC_SF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="159" MSB="31" NAME="DEBUG_SF_CB_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="160" MSB="28" NAME="DEBUG_SF_CB_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="161" MSB="31" NAME="DEBUG_SF_CB_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="162" MSB="28" NAME="DEBUG_SF_CB_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="9" LSB="0" MPD_INDEX="163" MSB="9" NAME="DEBUG_SF_CB_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="164" MSB="127" NAME="DEBUG_SF_CB_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="165" MSB="10" NAME="DEBUG_SF_CB_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="166" MSB="127" NAME="DEBUG_SF_CB_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="167" MSB="18" NAME="DEBUG_SF_CB_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="168" MSB="31" NAME="DEBUG_CB_MF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="169" MSB="28" NAME="DEBUG_CB_MF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="170" MSB="31" NAME="DEBUG_CB_MF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="171" MSB="28" NAME="DEBUG_CB_MF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="9" LSB="0" MPD_INDEX="172" MSB="9" NAME="DEBUG_CB_MF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="173" MSB="127" NAME="DEBUG_CB_MF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="174" MSB="10" NAME="DEBUG_CB_MF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="175" MSB="127" NAME="DEBUG_CB_MF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="176" MSB="18" NAME="DEBUG_CB_MF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="177" MSB="31" NAME="DEBUG_MF_MC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="178" MSB="28" NAME="DEBUG_MF_MC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="179" MSB="31" NAME="DEBUG_MF_MC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="180" MSB="28" NAME="DEBUG_MF_MC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="9" LSB="0" MPD_INDEX="181" MSB="9" NAME="DEBUG_MF_MC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="182" MSB="127" NAME="DEBUG_MF_MC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="183" MSB="10" NAME="DEBUG_MF_MC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="184" MSB="127" NAME="DEBUG_MF_MC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="185" MSB="18" NAME="DEBUG_MF_MC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="186" MSB="31" NAME="DEBUG_MC_MP_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="187" MSB="28" NAME="DEBUG_MC_MP_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="188" MSB="31" NAME="DEBUG_MC_MP_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="189" MSB="28" NAME="DEBUG_MC_MP_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="9" LSB="0" MPD_INDEX="190" MSB="9" NAME="DEBUG_MC_MP_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="191" MSB="127" NAME="DEBUG_MC_MP_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="192" MSB="10" NAME="DEBUG_MC_MP_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="193" MSB="127" NAME="DEBUG_MC_MP_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="194" MSB="18" NAME="DEBUG_MC_MP_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="195" MSB="31" NAME="DEBUG_MP_MR_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="196" MSB="28" NAME="DEBUG_MP_MR_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="197" MSB="31" NAME="DEBUG_MP_MR_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="28" LSB="0" MPD_INDEX="198" MSB="28" NAME="DEBUG_MP_MR_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="9" LSB="0" MPD_INDEX="199" MSB="9" NAME="DEBUG_MP_MR_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="200" MSB="127" NAME="DEBUG_MP_MR_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="201" MSB="10" NAME="DEBUG_MP_MR_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="127" LSB="0" MPD_INDEX="202" MSB="127" NAME="DEBUG_MP_MR_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="203" MSB="18" NAME="DEBUG_MP_MR_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="0" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="INTERCONNECT_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE BUSSTD="AXI" BUSSTD_PSF="AXI" HWVERSION="1.06.a" INSTANCE="axi_interconnect_periph_160" IPTYPE="BUS" MHS_INDEX="49" MODCLASS="BUS" MODTYPE="axi_interconnect">
      <DESCRIPTION TYPE="SHORT">AXI Interconnect</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI4 Memory-Mapped Interconnect</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768_axi_interconnect.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_BASEFAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Base Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="2" NAME="C_NUM_SLAVE_SLOTS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of Slave Slots </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_NUM_MASTER_SLOTS" TYPE="INTEGER" VALUE="11">
          <DESCRIPTION>Number of Master Slots </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="4" NAME="C_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI ID Widgth </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="5" NAME="C_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Address Widgth </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="6" NAME="C_AXI_DATA_MAX_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Maximum Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="7" NAME="C_S_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020">
          <DESCRIPTION>Slave AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="8" NAME="C_M_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020">
          <DESCRIPTION>Master AXI Data Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="9" NAME="C_INTERCONNECT_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Interconnect Crossbar Data Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_S_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002">
          <DESCRIPTION>AXI Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="11" NAME="C_M_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000200000002000000020000000200000002000000020000000200000002000000000000000000000000">
          <DESCRIPTION>Master AXI Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_M_AXI_BASE_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000020000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000040000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000011300000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000011100000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000011200000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000011000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000012000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000010000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000010300000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000010200000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000010100000">
          <DESCRIPTION>Master AXI Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="13" NAME="C_M_AXI_HIGH_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002fffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007fffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001130ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001113ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001120ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001103ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001200ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001030ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001020ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010ffff">
          <DESCRIPTION>Master AXI High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="14" NAME="C_S_AXI_BASE_ID" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI Base ID</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="15" NAME="C_S_AXI_THREAD_ID_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI Thread ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="16" NAME="C_S_AXI_IS_INTERCONNECT" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Is Interconnect</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="17" NAME="C_S_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000109896800">
          <DESCRIPTION>Slave AXI ACLK Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="18" NAME="C_S_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slvave AXI Is ACLK ASYNC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="19" NAME="C_M_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x000000010000000100000001000000010000000104c4b40009896800098968000989680009896800098968000989680009896800098968000989680009896800">
          <DESCRIPTION>Master AXI ACLK Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="20" NAME="C_M_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Is ACLK ASYNC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="21" NAME="C_INTERCONNECT_ACLK_RATIO" TYPE="INTEGER" VALUE="160000000">
          <DESCRIPTION>Interconnect Crossbar ACLK Frequency Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="22" NAME="C_S_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Supports Write</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="23" NAME="C_S_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Supports Read</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="24" NAME="C_M_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Write</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="25" NAME="C_M_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Read</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="26" NAME="C_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Propagate USER Signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="27" NAME="C_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AWUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="28" NAME="C_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>ARUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="29" NAME="C_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>WUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="30" NAME="C_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>RUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="31" NAME="C_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>BUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="32" NAME="C_AXI_CONNECTIVITY" TYPE="STD_LOGIC_VECTOR" VALUE="0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff">
          <DESCRIPTION>AXI Connectivity</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="33" NAME="C_S_AXI_SINGLE_THREAD" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Single Thread</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_M_AXI_SUPPORTS_REORDERING" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Reordering</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="35" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111110">
          <DESCRIPTION>Master generates narrow bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="36" NAME="C_M_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111100111111111">
          <DESCRIPTION>Slave accepts narrow bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="37" NAME="C_S_AXI_WRITE_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="38" NAME="C_S_AXI_READ_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="39" NAME="C_M_AXI_WRITE_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Master AXI Write Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="40" NAME="C_M_AXI_READ_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Master AXI Read Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="41" NAME="C_S_AXI_ARB_PRIORITY" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI ARB Priority</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="42" NAME="C_M_AXI_SECURE" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Secure</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="43" NAME="C_S_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="44" NAME="C_S_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Write FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="45" NAME="C_S_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Write FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="46" NAME="C_S_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI Read FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="47" NAME="C_S_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Read FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="48" NAME="C_S_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Read FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="49" NAME="C_M_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="50" NAME="C_M_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Write FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="51" NAME="C_M_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="52" NAME="C_M_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Read FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="53" NAME="C_M_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Read FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="54" NAME="C_M_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Read FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="55" NAME="C_S_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI AW Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="56" NAME="C_S_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI AR Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="57" NAME="C_S_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI W Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="58" NAME="C_S_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI R Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="59" NAME="C_S_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI B Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="60" NAME="C_M_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000100000001000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI AW Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="61" NAME="C_M_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000100000001000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI AR Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="62" NAME="C_M_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000100000001000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI W Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="63" NAME="C_M_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000100000001000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI R Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="64" NAME="C_M_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000100000001000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI B Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="65" NAME="C_INTERCONNECT_R_REGISTER" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_INTERCONNECT_R_REGISTER</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="66" NAME="C_INTERCONNECT_CONNECTIVITY_MODE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Interconnect Architecture</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="67" NAME="C_USE_CTRL_PORT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Diagnostic Slave Port</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="68" NAME="C_USE_INTERRUPT" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Generate Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="69" NAME="C_RANGE_CHECK" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Check for transaction errors (DECERR)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="70" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>Slave AXI CTRL Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="71" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Slave AXI CTRL Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="72" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Slave AXI CTRL Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="73" NAME="C_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Diagnostic Slave Port Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="74" NAME="C_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION>Diagnostic Slave Port High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="75" NAME="C_DEBUG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Simulation debug</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="76" NAME="C_S_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Select SI slot for DEBUG outputs</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="77" NAME="C_M_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Select MI slot for DEBUG outputs</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="78" NAME="C_MAX_DEBUG_THREADS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Thread depth of DEBUG signal</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI_CTRL" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="INTERCONNECT_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="INTERCONNECT_ARESETN" SIGIS="RST" SIGNAME="proc_sys_reset_0_Interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_ARESETN" DIR="O" MPD_INDEX="2" NAME="S_AXI_ARESET_OUT_N" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_S_ARESETN" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_ARESETN" DIR="O" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="3" MSB="10" NAME="M_AXI_ARESET_OUT_N" RIGHT="0" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_ARESETN" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="axi_aresetn"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="axi_aresetn"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="axi_aresetn"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_intc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE:M_AXI_SG:M_AXI]" INSTANCE="axi_cdma_0" PORT="s_axi_lite_aresetn"/>
            <CONNECTION BUSINTERFACE="[S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD]" INSTANCE="eth_a_mac" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_TXD_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_TXC_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_RXD_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD]" INSTANCE="eth_a_mac" PORT="AXI_STR_RXS_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE:M_AXI_SG:M_AXI_MM2S:M_AXI_S2MM:S_AXIS_S2MM_STS:M_AXIS_MM2S_CNTRL:M_AXIS_MM2S:S_AXIS_S2MM]" INSTANCE="eth_a_dma" PORT="axi_resetn"/>
            <CONNECTION BUSINTERFACE="[S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD]" INSTANCE="eth_b_mac" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_TXD_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_TXC_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_RXD_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI:AXI_STR_TXC:AXI_STR_TXD:AXI_STR_RXS:AXI_STR_RXD]" INSTANCE="eth_b_mac" PORT="AXI_STR_RXS_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE:M_AXI_SG:M_AXI_MM2S:M_AXI_S2MM:S_AXIS_S2MM_STS:M_AXIS_MM2S_CNTRL:M_AXIS_MM2S:S_AXIS_S2MM]" INSTANCE="eth_b_dma" PORT="axi_resetn"/>
            <CONNECTION BUSINTERFACE="[S_AXI:M_AXI]" INSTANCE="axi2axi_connector_2" PORT="ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI:M_AXI]" INSTANCE="axi2axi_connector_5" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="4" NAME="IRQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="5" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_AWID" DIR="I" MPD_INDEX="6" NAME="S_AXI_AWID" SIGNAME="axi_interconnect_periph_160_S_AWID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="7" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_AWADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="8" MSB="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_AWLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="9" MSB="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_AWSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="10" MSB="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_AWBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_AWLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="11" MSB="1" NAME="S_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_AWLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="12" MSB="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_AWCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="13" MSB="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_AWPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_AWQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="14" MSB="3" NAME="S_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_AWQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_AWUSER" DIR="I" MPD_INDEX="15" NAME="S_AXI_AWUSER" SIGNAME="axi_interconnect_periph_160_S_AWUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_AWVALID" DIR="I" MPD_INDEX="16" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_periph_160_S_AWVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_AWREADY" DIR="O" MPD_INDEX="17" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_periph_160_S_AWREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_WID" DIR="I" MPD_INDEX="18" NAME="S_AXI_WID" SIGNAME="axi_interconnect_periph_160_S_WID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="19" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_WDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="20" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_WSTRB" VECFORMULA="[(((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_WLAST" DIR="I" MPD_INDEX="21" NAME="S_AXI_WLAST" SIGNAME="axi_interconnect_periph_160_S_WLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_WUSER" DIR="I" MPD_INDEX="22" NAME="S_AXI_WUSER" SIGNAME="axi_interconnect_periph_160_S_WUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_WVALID" DIR="I" MPD_INDEX="23" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_periph_160_S_WVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_WREADY" DIR="O" MPD_INDEX="24" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_periph_160_S_WREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_BID" DIR="O" MPD_INDEX="25" NAME="S_AXI_BID" SIGNAME="axi_interconnect_periph_160_S_BID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="26" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_BRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_BUSER" DIR="O" MPD_INDEX="27" NAME="S_AXI_BUSER" SIGNAME="axi_interconnect_periph_160_S_BUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_BVALID" DIR="O" MPD_INDEX="28" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_periph_160_S_BVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_BREADY" DIR="I" MPD_INDEX="29" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_periph_160_S_BREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_ARID" DIR="I" MPD_INDEX="30" NAME="S_AXI_ARID" SIGNAME="axi_interconnect_periph_160_S_ARID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="31" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_ARADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="32" MSB="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_ARLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="33" MSB="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_ARSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="34" MSB="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_ARBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_ARLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="35" MSB="1" NAME="S_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_ARLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="36" MSB="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_ARCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="37" MSB="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_ARPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_ARQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="38" MSB="3" NAME="S_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_ARQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_ARUSER" DIR="I" MPD_INDEX="39" NAME="S_AXI_ARUSER" SIGNAME="axi_interconnect_periph_160_S_ARUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_ARVALID" DIR="I" MPD_INDEX="40" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_periph_160_S_ARVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_ARREADY" DIR="O" MPD_INDEX="41" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_periph_160_S_ARREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_RID" DIR="O" MPD_INDEX="42" NAME="S_AXI_RID" SIGNAME="axi_interconnect_periph_160_S_RID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="43" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_RDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="44" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_160_S_RRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_RLAST" DIR="O" MPD_INDEX="45" NAME="S_AXI_RLAST" SIGNAME="axi_interconnect_periph_160_S_RLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_RUSER" DIR="O" MPD_INDEX="46" NAME="S_AXI_RUSER" SIGNAME="axi_interconnect_periph_160_S_RUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_RVALID" DIR="O" MPD_INDEX="47" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_periph_160_S_RVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_S_RREADY" DIR="I" MPD_INDEX="48" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_periph_160_S_RREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="microblaze_0" PORT="M_AXI_DP_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="clk_80MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz" DIR="I" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="49" MSB="10" NAME="M_AXI_ACLK" RIGHT="0" SIGIS="CLK" SIGNAME="clk_80MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <SIGNALS>
            <SIGNAL NAME="clk_80MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
          </SIGNALS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_80mhz&amp;clk_160mhz&amp;clk_160mhz&amp;clk_160mhz&amp;clk_160mhz&amp;clk_160mhz&amp;clk_160mhz&amp;clk_160mhz&amp;clk_160mhz&amp;clk_160mhz&amp;clk_160mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_AWID" DIR="O" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="50" MSB="10" NAME="M_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_awid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_awid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_awid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_AWID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="351" LSB="0" MPD_INDEX="51" MSB="351" NAME="M_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_awaddr"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_awaddr"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_awaddr"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_intc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="axi_cdma_0" PORT="s_axi_lite_awaddr"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_a_mac" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_a_dma" PORT="s_axi_lite_awaddr"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_b_mac" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_b_dma" PORT="s_axi_lite_awaddr"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="87" LSB="0" MPD_INDEX="52" MSB="87" NAME="M_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_awlen"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_awlen"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_awlen"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_AWLEN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="32" LSB="0" MPD_INDEX="53" MSB="32" NAME="M_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_awsize"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_awsize"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_awsize"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_AWSIZE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="21" LSB="0" MPD_INDEX="54" MSB="21" NAME="M_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_awburst"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_awburst"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_awburst"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_AWBURST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_AWLOCK" DIR="O" ENDIAN="LITTLE" LEFT="21" LSB="0" MPD_INDEX="55" MSB="21" NAME="M_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_awlock"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_awlock"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_awlock"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_AWLOCK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="43" LSB="0" MPD_INDEX="56" MSB="43" NAME="M_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_awcache"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_awcache"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_awcache"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_AWCACHE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="32" LSB="0" MPD_INDEX="57" MSB="32" NAME="M_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_awprot"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_awprot"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_awprot"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_AWPROT"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_AWREGION" DIR="O" ENDIAN="LITTLE" LEFT="43" LSB="0" MPD_INDEX="58" MSB="43" NAME="M_AXI_AWREGION" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_AWREGION"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="43" LSB="0" MPD_INDEX="59" MSB="43" NAME="M_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_AWQOS"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_AWUSER" DIR="O" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="60" MSB="10" NAME="M_AXI_AWUSER" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_AWUSER"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_AWVALID" DIR="O" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="61" MSB="10" NAME="M_AXI_AWVALID" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_awvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_awvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_awvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_intc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="axi_cdma_0" PORT="s_axi_lite_awvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_a_mac" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_a_dma" PORT="s_axi_lite_awvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_b_mac" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_b_dma" PORT="s_axi_lite_awvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_AWREADY" DIR="I" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="62" MSB="10" NAME="M_AXI_AWREADY" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_awready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_awready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_awready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_intc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="axi_cdma_0" PORT="s_axi_lite_awready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_a_mac" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_a_dma" PORT="s_axi_lite_awready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_b_mac" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_b_dma" PORT="s_axi_lite_awready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_WID" DIR="O" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="63" MSB="10" NAME="M_AXI_WID" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_WID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="351" LSB="0" MPD_INDEX="64" MSB="351" NAME="M_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_wdata"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_wdata"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_wdata"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_intc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="axi_cdma_0" PORT="s_axi_lite_wdata"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_a_mac" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_a_dma" PORT="s_axi_lite_wdata"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_b_mac" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_b_dma" PORT="s_axi_lite_wdata"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="43" LSB="0" MPD_INDEX="65" MSB="43" NAME="M_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WSTRB" VECFORMULA="[(((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_wstrb"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_wstrb"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_wstrb"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_intc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_a_mac" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_b_mac" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_WLAST" DIR="O" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="66" MSB="10" NAME="M_AXI_WLAST" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_wlast"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_wlast"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_wlast"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_WLAST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_WUSER" DIR="O" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="67" MSB="10" NAME="M_AXI_WUSER" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_WUSER"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_WVALID" DIR="O" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="68" MSB="10" NAME="M_AXI_WVALID" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_wvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_wvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_wvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_intc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="axi_cdma_0" PORT="s_axi_lite_wvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_a_mac" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_a_dma" PORT="s_axi_lite_wvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_b_mac" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_b_dma" PORT="s_axi_lite_wvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_WREADY" DIR="I" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="69" MSB="10" NAME="M_AXI_WREADY" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_wready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_wready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_wready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_intc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="axi_cdma_0" PORT="s_axi_lite_wready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_a_mac" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_a_dma" PORT="s_axi_lite_wready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_b_mac" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_b_dma" PORT="s_axi_lite_wready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_BID" DIR="I" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="70" MSB="10" NAME="M_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_BID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_bid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_bid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_bid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_BID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="21" LSB="0" MPD_INDEX="71" MSB="21" NAME="M_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_BRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_bresp"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_bresp"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_bresp"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_intc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="axi_cdma_0" PORT="s_axi_lite_bresp"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_a_mac" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_a_dma" PORT="s_axi_lite_bresp"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_b_mac" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_b_dma" PORT="s_axi_lite_bresp"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_BUSER" DIR="I" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="72" MSB="10" NAME="M_AXI_BUSER" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_BUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_BUSER"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_BVALID" DIR="I" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="73" MSB="10" NAME="M_AXI_BVALID" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_BVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_bvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_bvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_bvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_intc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="axi_cdma_0" PORT="s_axi_lite_bvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_a_mac" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_a_dma" PORT="s_axi_lite_bvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_b_mac" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_b_dma" PORT="s_axi_lite_bvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_BREADY" DIR="O" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="74" MSB="10" NAME="M_AXI_BREADY" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_BREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_bready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_bready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_bready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_intc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="axi_cdma_0" PORT="s_axi_lite_bready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_a_mac" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_a_dma" PORT="s_axi_lite_bready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_b_mac" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_b_dma" PORT="s_axi_lite_bready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_ARID" DIR="O" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="75" MSB="10" NAME="M_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_arid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_arid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_arid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_ARID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="351" LSB="0" MPD_INDEX="76" MSB="351" NAME="M_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_araddr"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_araddr"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_araddr"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_intc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="axi_cdma_0" PORT="s_axi_lite_araddr"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_a_mac" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_a_dma" PORT="s_axi_lite_araddr"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_b_mac" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_b_dma" PORT="s_axi_lite_araddr"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="87" LSB="0" MPD_INDEX="77" MSB="87" NAME="M_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_arlen"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_arlen"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_arlen"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_ARLEN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="32" LSB="0" MPD_INDEX="78" MSB="32" NAME="M_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_arsize"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_arsize"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_arsize"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_ARSIZE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="21" LSB="0" MPD_INDEX="79" MSB="21" NAME="M_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_arburst"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_arburst"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_arburst"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_ARBURST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_ARLOCK" DIR="O" ENDIAN="LITTLE" LEFT="21" LSB="0" MPD_INDEX="80" MSB="21" NAME="M_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_arlock"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_arlock"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_arlock"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_ARLOCK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="43" LSB="0" MPD_INDEX="81" MSB="43" NAME="M_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_arcache"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_arcache"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_arcache"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_ARCACHE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="32" LSB="0" MPD_INDEX="82" MSB="32" NAME="M_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_arprot"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_arprot"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_arprot"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_ARPROT"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_ARREGION" DIR="O" ENDIAN="LITTLE" LEFT="43" LSB="0" MPD_INDEX="83" MSB="43" NAME="M_AXI_ARREGION" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_ARREGION"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="43" LSB="0" MPD_INDEX="84" MSB="43" NAME="M_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_ARQOS"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_ARUSER" DIR="O" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="85" MSB="10" NAME="M_AXI_ARUSER" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_ARUSER"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_ARVALID" DIR="O" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="86" MSB="10" NAME="M_AXI_ARVALID" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_arvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_arvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_arvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_intc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="axi_cdma_0" PORT="s_axi_lite_arvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_a_mac" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_a_dma" PORT="s_axi_lite_arvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_b_mac" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_b_dma" PORT="s_axi_lite_arvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_ARREADY" DIR="I" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="87" MSB="10" NAME="M_AXI_ARREADY" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_arready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_arready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_arready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_intc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="axi_cdma_0" PORT="s_axi_lite_arready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_a_mac" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_a_dma" PORT="s_axi_lite_arready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_b_mac" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_b_dma" PORT="s_axi_lite_arready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_RID" DIR="I" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="88" MSB="10" NAME="M_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_rid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_rid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_rid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_RID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="351" LSB="0" MPD_INDEX="89" MSB="351" NAME="M_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_rdata"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_rdata"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_rdata"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_intc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="axi_cdma_0" PORT="s_axi_lite_rdata"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_a_mac" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_a_dma" PORT="s_axi_lite_rdata"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_b_mac" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_b_dma" PORT="s_axi_lite_rdata"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="21" LSB="0" MPD_INDEX="90" MSB="21" NAME="M_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_rresp"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_rresp"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_rresp"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_intc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="axi_cdma_0" PORT="s_axi_lite_rresp"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_a_mac" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_a_dma" PORT="s_axi_lite_rresp"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_b_mac" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_b_dma" PORT="s_axi_lite_rresp"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_RLAST" DIR="I" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="91" MSB="10" NAME="M_AXI_RLAST" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_rlast"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_rlast"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_rlast"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_RLAST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_RUSER" DIR="I" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="92" MSB="10" NAME="M_AXI_RUSER" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_RUSER"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_RVALID" DIR="I" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="93" MSB="10" NAME="M_AXI_RVALID" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_rvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_rvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_rvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_intc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="axi_cdma_0" PORT="s_axi_lite_rvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_a_mac" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_a_dma" PORT="s_axi_lite_rvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_b_mac" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_b_dma" PORT="s_axi_lite_rvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_160_M_RREADY" DIR="O" ENDIAN="LITTLE" LEFT="10" LSB="0" MPD_INDEX="94" MSB="10" NAME="M_AXI_RREADY" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_trigger_proc" PORT="s_axi_rready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_agc" PORT="s_axi_rready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="warplab_buffers" PORT="s_axi_rready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_intc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="axi_cdma_0" PORT="s_axi_lite_rready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_a_mac" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_a_dma" PORT="s_axi_lite_rready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="eth_b_mac" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="eth_b_dma" PORT="s_axi_lite_rready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_2" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_5" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="95" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="96" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="97" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="98" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="99" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="100" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="101" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="102" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="103" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="104" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="105" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="106" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="107" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="108" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="109" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="110" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="111" NAME="INTERCONNECT_ARESET_OUT_N" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="112" MSB="7" NAME="DEBUG_AW_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="113" MSB="7" NAME="DEBUG_AW_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="114" MSB="7" NAME="DEBUG_AR_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="115" MSB="7" NAME="DEBUG_AR_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="116" NAME="DEBUG_AW_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="117" MSB="7" NAME="DEBUG_AW_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="118" MSB="15" NAME="DEBUG_AW_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="119" MSB="7" NAME="DEBUG_AW_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="120" MSB="7" NAME="DEBUG_AW_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="121" MSB="7" NAME="DEBUG_AW_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="122" MSB="7" NAME="DEBUG_AW_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="123" NAME="DEBUG_AR_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="124" MSB="7" NAME="DEBUG_AR_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="125" MSB="15" NAME="DEBUG_AR_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="126" MSB="7" NAME="DEBUG_AR_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="127" MSB="7" NAME="DEBUG_AR_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="128" MSB="7" NAME="DEBUG_AR_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="129" MSB="7" NAME="DEBUG_AR_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="130" MSB="7" NAME="DEBUG_B_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="131" MSB="7" NAME="DEBUG_R_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="132" MSB="7" NAME="DEBUG_R_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="133" MSB="7" NAME="DEBUG_AW_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="134" MSB="7" NAME="DEBUG_AR_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="135" MSB="7" NAME="DEBUG_W_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="136" MSB="7" NAME="DEBUG_W_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="137" MSB="7" NAME="DEBUG_BID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="138" NAME="DEBUG_BID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="139" MSB="7" NAME="DEBUG_RID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="140" NAME="DEBUG_RID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="141" MSB="31" NAME="DEBUG_SR_SC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="142" MSB="23" NAME="DEBUG_SR_SC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="143" MSB="31" NAME="DEBUG_SR_SC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="144" MSB="23" NAME="DEBUG_SR_SC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="145" MSB="4" NAME="DEBUG_SR_SC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="146" MSB="31" NAME="DEBUG_SR_SC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="147" MSB="5" NAME="DEBUG_SR_SC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="148" MSB="31" NAME="DEBUG_SR_SC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="149" MSB="6" NAME="DEBUG_SR_SC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="150" MSB="31" NAME="DEBUG_SC_SF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="151" MSB="23" NAME="DEBUG_SC_SF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="152" MSB="31" NAME="DEBUG_SC_SF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="153" MSB="23" NAME="DEBUG_SC_SF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="154" MSB="4" NAME="DEBUG_SC_SF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="155" MSB="31" NAME="DEBUG_SC_SF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="156" MSB="5" NAME="DEBUG_SC_SF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="157" MSB="31" NAME="DEBUG_SC_SF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="158" MSB="6" NAME="DEBUG_SC_SF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="159" MSB="31" NAME="DEBUG_SF_CB_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="160" MSB="23" NAME="DEBUG_SF_CB_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="161" MSB="31" NAME="DEBUG_SF_CB_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="162" MSB="23" NAME="DEBUG_SF_CB_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="163" MSB="4" NAME="DEBUG_SF_CB_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="164" MSB="31" NAME="DEBUG_SF_CB_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="165" MSB="5" NAME="DEBUG_SF_CB_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="166" MSB="31" NAME="DEBUG_SF_CB_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="167" MSB="6" NAME="DEBUG_SF_CB_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="168" MSB="31" NAME="DEBUG_CB_MF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="169" MSB="23" NAME="DEBUG_CB_MF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="170" MSB="31" NAME="DEBUG_CB_MF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="171" MSB="23" NAME="DEBUG_CB_MF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="172" MSB="4" NAME="DEBUG_CB_MF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="173" MSB="31" NAME="DEBUG_CB_MF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="174" MSB="5" NAME="DEBUG_CB_MF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="175" MSB="31" NAME="DEBUG_CB_MF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="176" MSB="6" NAME="DEBUG_CB_MF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="177" MSB="31" NAME="DEBUG_MF_MC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="178" MSB="23" NAME="DEBUG_MF_MC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="179" MSB="31" NAME="DEBUG_MF_MC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="180" MSB="23" NAME="DEBUG_MF_MC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="181" MSB="4" NAME="DEBUG_MF_MC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="182" MSB="31" NAME="DEBUG_MF_MC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="183" MSB="5" NAME="DEBUG_MF_MC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="184" MSB="31" NAME="DEBUG_MF_MC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="185" MSB="6" NAME="DEBUG_MF_MC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="186" MSB="31" NAME="DEBUG_MC_MP_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="187" MSB="23" NAME="DEBUG_MC_MP_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="188" MSB="31" NAME="DEBUG_MC_MP_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="189" MSB="23" NAME="DEBUG_MC_MP_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="190" MSB="4" NAME="DEBUG_MC_MP_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="191" MSB="31" NAME="DEBUG_MC_MP_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="192" MSB="5" NAME="DEBUG_MC_MP_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="193" MSB="31" NAME="DEBUG_MC_MP_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="194" MSB="6" NAME="DEBUG_MC_MP_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="195" MSB="31" NAME="DEBUG_MP_MR_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="196" MSB="23" NAME="DEBUG_MP_MR_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="197" MSB="31" NAME="DEBUG_MP_MR_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="198" MSB="23" NAME="DEBUG_MP_MR_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="199" MSB="4" NAME="DEBUG_MP_MR_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="200" MSB="31" NAME="DEBUG_MP_MR_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="201" MSB="5" NAME="DEBUG_MP_MR_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="202" MSB="31" NAME="DEBUG_MP_MR_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="203" MSB="6" NAME="DEBUG_MP_MR_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="0" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="INTERCONNECT_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE BUSSTD="AXI" BUSSTD_PSF="AXI" HWVERSION="1.06.a" INSTANCE="axi_interconnect_periph_80" IPTYPE="BUS" MHS_INDEX="50" MODCLASS="BUS" MODTYPE="axi_interconnect">
      <DESCRIPTION TYPE="SHORT">AXI Interconnect</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI4 Memory-Mapped Interconnect</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768_axi_interconnect.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_BASEFAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Base Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="2" NAME="C_NUM_SLAVE_SLOTS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of Slave Slots </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_NUM_MASTER_SLOTS" TYPE="INTEGER" VALUE="9">
          <DESCRIPTION>Number of Master Slots </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="4" NAME="C_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI ID Widgth </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="5" NAME="C_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Address Widgth </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="6" NAME="C_AXI_DATA_MAX_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Maximum Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="7" NAME="C_S_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020">
          <DESCRIPTION>Slave AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="8" NAME="C_M_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020">
          <DESCRIPTION>Master AXI Data Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="9" NAME="C_INTERCONNECT_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Interconnect Crossbar Data Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_S_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002">
          <DESCRIPTION>AXI Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="11" NAME="C_M_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000020000000200000002000000020000000200000002000000020000000200000002">
          <DESCRIPTION>Master AXI Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_M_AXI_BASE_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000020500000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000020600000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000020700000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000020800000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000020300000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000020200000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000020400000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000020100000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000020900000">
          <DESCRIPTION>Master AXI Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="13" NAME="C_M_AXI_HIGH_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002050ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002060ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002070ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002080ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002030ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002020ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002040ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002010ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002090ffff">
          <DESCRIPTION>Master AXI High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="14" NAME="C_S_AXI_BASE_ID" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI Base ID</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="15" NAME="C_S_AXI_THREAD_ID_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001">
          <DESCRIPTION>Slave AXI Thread ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="16" NAME="C_S_AXI_IS_INTERCONNECT" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Is Interconnect</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="17" NAME="C_S_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000104c4b400">
          <DESCRIPTION>Slave AXI ACLK Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="18" NAME="C_S_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slvave AXI Is ACLK ASYNC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="19" NAME="C_M_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x0000000100000001000000010000000100000001000000010000000104c4b40004c4b40004c4b40004c4b40004c4b40004c4b40004c4b40004c4b40004c4b400">
          <DESCRIPTION>Master AXI ACLK Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="20" NAME="C_M_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Is ACLK ASYNC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="21" NAME="C_INTERCONNECT_ACLK_RATIO" TYPE="INTEGER" VALUE="80000000">
          <DESCRIPTION>Interconnect Crossbar ACLK Frequency Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="22" NAME="C_S_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Supports Write</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="23" NAME="C_S_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Supports Read</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="24" NAME="C_M_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Write</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="25" NAME="C_M_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Read</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="26" NAME="C_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Propagate USER Signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="27" NAME="C_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AWUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="28" NAME="C_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>ARUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="29" NAME="C_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>WUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="30" NAME="C_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>RUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="31" NAME="C_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>BUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="32" NAME="C_AXI_CONNECTIVITY" TYPE="STD_LOGIC_VECTOR" VALUE="0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff">
          <DESCRIPTION>AXI Connectivity</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="33" NAME="C_S_AXI_SINGLE_THREAD" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Single Thread</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_M_AXI_SUPPORTS_REORDERING" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Reordering</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="35" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111110">
          <DESCRIPTION>Master generates narrow bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="36" NAME="C_M_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave accepts narrow bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="37" NAME="C_S_AXI_WRITE_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="38" NAME="C_S_AXI_READ_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="39" NAME="C_M_AXI_WRITE_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Master AXI Write Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="40" NAME="C_M_AXI_READ_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Master AXI Read Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="41" NAME="C_S_AXI_ARB_PRIORITY" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI ARB Priority</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="42" NAME="C_M_AXI_SECURE" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Secure</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="43" NAME="C_S_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="44" NAME="C_S_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Write FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="45" NAME="C_S_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Write FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="46" NAME="C_S_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI Read FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="47" NAME="C_S_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Read FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="48" NAME="C_S_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Read FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="49" NAME="C_M_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="50" NAME="C_M_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Write FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="51" NAME="C_M_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="52" NAME="C_M_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Read FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="53" NAME="C_M_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Read FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="54" NAME="C_M_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Read FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="55" NAME="C_S_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI AW Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="56" NAME="C_S_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI AR Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="57" NAME="C_S_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI W Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="58" NAME="C_S_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI R Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="59" NAME="C_S_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI B Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="60" NAME="C_M_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI AW Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="61" NAME="C_M_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI AR Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="62" NAME="C_M_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI W Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="63" NAME="C_M_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI R Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="64" NAME="C_M_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI B Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="65" NAME="C_INTERCONNECT_R_REGISTER" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_INTERCONNECT_R_REGISTER</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="66" NAME="C_INTERCONNECT_CONNECTIVITY_MODE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Interconnect Architecture</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="67" NAME="C_USE_CTRL_PORT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Diagnostic Slave Port</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="68" NAME="C_USE_INTERRUPT" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Generate Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="69" NAME="C_RANGE_CHECK" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Check for transaction errors (DECERR)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="70" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>Slave AXI CTRL Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="71" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Slave AXI CTRL Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="72" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Slave AXI CTRL Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="73" NAME="C_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Diagnostic Slave Port Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="74" NAME="C_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION>Diagnostic Slave Port High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="75" NAME="C_DEBUG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Simulation debug</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="76" NAME="C_S_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Select SI slot for DEBUG outputs</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="77" NAME="C_M_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Select MI slot for DEBUG outputs</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="78" NAME="C_MAX_DEBUG_THREADS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Thread depth of DEBUG signal</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI_CTRL" CLKFREQUENCY="80000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="INTERCONNECT_ACLK" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="INTERCONNECT_ARESETN" SIGIS="RST" SIGNAME="proc_sys_reset_0_Interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_ARESETN" DIR="O" MPD_INDEX="2" NAME="S_AXI_ARESET_OUT_N" SIGIS="RST" SIGNAME="axi_interconnect_periph_80_S_ARESETN" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_ARESETN" DIR="O" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="3" MSB="8" NAME="M_AXI_ARESET_OUT_N" RIGHT="0" SIGIS="RST" SIGNAME="axi_interconnect_periph_80_M_ARESETN" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_iic_eeprom_onboard" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_clock_controller_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_ad_controller_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_userio" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="radio_controller_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="usb_uart" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_timer_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_sysmon_adc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_gpio_0" PORT="S_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="4" NAME="IRQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="clk_80MHz" DIR="I" MPD_INDEX="5" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="clk_80MHz" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_AWID" DIR="I" MPD_INDEX="6" NAME="S_AXI_AWID" SIGNAME="axi_interconnect_periph_80_S_AWID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="7" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_AWADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="8" MSB="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_AWLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="9" MSB="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_AWSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="10" MSB="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_AWBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_AWLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="11" MSB="1" NAME="S_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_AWLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="12" MSB="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_AWCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="13" MSB="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_AWPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_AWQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="14" MSB="3" NAME="S_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_AWQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_AWUSER" DIR="I" MPD_INDEX="15" NAME="S_AXI_AWUSER" SIGNAME="axi_interconnect_periph_80_S_AWUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_AWVALID" DIR="I" MPD_INDEX="16" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_periph_80_S_AWVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_AWREADY" DIR="O" MPD_INDEX="17" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_periph_80_S_AWREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_WID" DIR="I" MPD_INDEX="18" NAME="S_AXI_WID" SIGNAME="axi_interconnect_periph_80_S_WID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="19" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_WDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="20" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_WSTRB" VECFORMULA="[(((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_WLAST" DIR="I" MPD_INDEX="21" NAME="S_AXI_WLAST" SIGNAME="axi_interconnect_periph_80_S_WLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_WUSER" DIR="I" MPD_INDEX="22" NAME="S_AXI_WUSER" SIGNAME="axi_interconnect_periph_80_S_WUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_WVALID" DIR="I" MPD_INDEX="23" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_periph_80_S_WVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_WREADY" DIR="O" MPD_INDEX="24" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_periph_80_S_WREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_BID" DIR="O" MPD_INDEX="25" NAME="S_AXI_BID" SIGNAME="axi_interconnect_periph_80_S_BID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="26" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_BRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_BUSER" DIR="O" MPD_INDEX="27" NAME="S_AXI_BUSER" SIGNAME="axi_interconnect_periph_80_S_BUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_BVALID" DIR="O" MPD_INDEX="28" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_periph_80_S_BVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_BREADY" DIR="I" MPD_INDEX="29" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_periph_80_S_BREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_ARID" DIR="I" MPD_INDEX="30" NAME="S_AXI_ARID" SIGNAME="axi_interconnect_periph_80_S_ARID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="31" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_ARADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="32" MSB="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_ARLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="33" MSB="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_ARSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="34" MSB="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_ARBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_ARLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="35" MSB="1" NAME="S_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_ARLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="36" MSB="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_ARCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="37" MSB="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_ARPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_ARQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="38" MSB="3" NAME="S_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_ARQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_ARUSER" DIR="I" MPD_INDEX="39" NAME="S_AXI_ARUSER" SIGNAME="axi_interconnect_periph_80_S_ARUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_ARVALID" DIR="I" MPD_INDEX="40" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_periph_80_S_ARVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_ARREADY" DIR="O" MPD_INDEX="41" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_periph_80_S_ARREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_RID" DIR="O" MPD_INDEX="42" NAME="S_AXI_RID" SIGNAME="axi_interconnect_periph_80_S_RID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="43" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_RDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="44" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_RRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_RLAST" DIR="O" MPD_INDEX="45" NAME="S_AXI_RLAST" SIGNAME="axi_interconnect_periph_80_S_RLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_RUSER" DIR="O" MPD_INDEX="46" NAME="S_AXI_RUSER" SIGNAME="axi_interconnect_periph_80_S_RUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_RVALID" DIR="O" MPD_INDEX="47" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_periph_80_S_RVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_S_RREADY" DIR="I" MPD_INDEX="48" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_periph_80_S_RREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI]" INSTANCE="axi2axi_connector_5" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="clk_80MHz&amp;clk_80MHz&amp;clk_80MHz&amp;clk_80MHz&amp;clk_80MHz&amp;clk_80MHz&amp;clk_80MHz&amp;clk_80MHz&amp;clk_80MHz" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="49" MSB="8" NAME="M_AXI_ACLK" RIGHT="0" SIGIS="CLK" SIGNAME="clk_80MHz&amp;clk_80MHz&amp;clk_80MHz&amp;clk_80MHz&amp;clk_80MHz&amp;clk_80MHz&amp;clk_80MHz&amp;clk_80MHz&amp;clk_80MHz" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <SIGNALS>
            <SIGNAL NAME="clk_80MHz"/>
            <SIGNAL NAME="clk_80MHz"/>
            <SIGNAL NAME="clk_80MHz"/>
            <SIGNAL NAME="clk_80MHz"/>
            <SIGNAL NAME="clk_80MHz"/>
            <SIGNAL NAME="clk_80MHz"/>
            <SIGNAL NAME="clk_80MHz"/>
            <SIGNAL NAME="clk_80MHz"/>
            <SIGNAL NAME="clk_80MHz"/>
          </SIGNALS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_80mhz&amp;clk_80mhz&amp;clk_80mhz&amp;clk_80mhz&amp;clk_80mhz&amp;clk_80mhz&amp;clk_80mhz&amp;clk_80mhz&amp;clk_80mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_AWID" DIR="O" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="50" MSB="8" NAME="M_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="287" LSB="0" MPD_INDEX="51" MSB="287" NAME="M_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_iic_eeprom_onboard" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_clock_controller_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_ad_controller_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_userio" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="radio_controller_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="usb_uart" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_timer_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_sysmon_adc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_gpio_0" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="71" LSB="0" MPD_INDEX="52" MSB="71" NAME="M_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="26" LSB="0" MPD_INDEX="53" MSB="26" NAME="M_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="54" MSB="17" NAME="M_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_AWLOCK" DIR="O" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="55" MSB="17" NAME="M_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="35" LSB="0" MPD_INDEX="56" MSB="35" NAME="M_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="26" LSB="0" MPD_INDEX="57" MSB="26" NAME="M_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_AWREGION" DIR="O" ENDIAN="LITTLE" LEFT="35" LSB="0" MPD_INDEX="58" MSB="35" NAME="M_AXI_AWREGION" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="35" LSB="0" MPD_INDEX="59" MSB="35" NAME="M_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_AWUSER" DIR="O" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="60" MSB="8" NAME="M_AXI_AWUSER" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_AWVALID" DIR="O" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="61" MSB="8" NAME="M_AXI_AWVALID" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_iic_eeprom_onboard" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_clock_controller_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_ad_controller_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_userio" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="radio_controller_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="usb_uart" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_timer_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_sysmon_adc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_gpio_0" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_AWREADY" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="62" MSB="8" NAME="M_AXI_AWREADY" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_AWREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_iic_eeprom_onboard" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_clock_controller_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_ad_controller_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_userio" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="radio_controller_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="usb_uart" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_timer_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_sysmon_adc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_gpio_0" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_WID" DIR="O" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="63" MSB="8" NAME="M_AXI_WID" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="287" LSB="0" MPD_INDEX="64" MSB="287" NAME="M_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_iic_eeprom_onboard" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_clock_controller_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_ad_controller_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_userio" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="radio_controller_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="usb_uart" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_timer_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_sysmon_adc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_gpio_0" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="35" LSB="0" MPD_INDEX="65" MSB="35" NAME="M_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WSTRB" VECFORMULA="[(((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_iic_eeprom_onboard" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_clock_controller_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_ad_controller_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_userio" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="radio_controller_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="usb_uart" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_timer_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_sysmon_adc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_gpio_0" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_WLAST" DIR="O" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="66" MSB="8" NAME="M_AXI_WLAST" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_WUSER" DIR="O" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="67" MSB="8" NAME="M_AXI_WUSER" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_WVALID" DIR="O" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="68" MSB="8" NAME="M_AXI_WVALID" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_iic_eeprom_onboard" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_clock_controller_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_ad_controller_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_userio" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="radio_controller_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="usb_uart" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_timer_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_sysmon_adc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_gpio_0" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_WREADY" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="69" MSB="8" NAME="M_AXI_WREADY" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_WREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_iic_eeprom_onboard" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_clock_controller_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_ad_controller_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_userio" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="radio_controller_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="usb_uart" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_timer_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_sysmon_adc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_gpio_0" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_BID" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="70" MSB="8" NAME="M_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_BID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="71" MSB="17" NAME="M_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_BRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_iic_eeprom_onboard" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_clock_controller_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_ad_controller_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_userio" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="radio_controller_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="usb_uart" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_timer_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_sysmon_adc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_gpio_0" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_BUSER" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="72" MSB="8" NAME="M_AXI_BUSER" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_BUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_BVALID" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="73" MSB="8" NAME="M_AXI_BVALID" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_BVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_iic_eeprom_onboard" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_clock_controller_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_ad_controller_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_userio" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="radio_controller_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="usb_uart" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_timer_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_sysmon_adc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_gpio_0" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_BREADY" DIR="O" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="74" MSB="8" NAME="M_AXI_BREADY" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_BREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_iic_eeprom_onboard" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_clock_controller_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_ad_controller_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_userio" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="radio_controller_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="usb_uart" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_timer_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_sysmon_adc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_gpio_0" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_ARID" DIR="O" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="75" MSB="8" NAME="M_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="287" LSB="0" MPD_INDEX="76" MSB="287" NAME="M_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_iic_eeprom_onboard" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_clock_controller_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_ad_controller_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_userio" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="radio_controller_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="usb_uart" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_timer_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_sysmon_adc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_gpio_0" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="71" LSB="0" MPD_INDEX="77" MSB="71" NAME="M_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="26" LSB="0" MPD_INDEX="78" MSB="26" NAME="M_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="79" MSB="17" NAME="M_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_ARLOCK" DIR="O" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="80" MSB="17" NAME="M_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="35" LSB="0" MPD_INDEX="81" MSB="35" NAME="M_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="26" LSB="0" MPD_INDEX="82" MSB="26" NAME="M_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_ARREGION" DIR="O" ENDIAN="LITTLE" LEFT="35" LSB="0" MPD_INDEX="83" MSB="35" NAME="M_AXI_ARREGION" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="35" LSB="0" MPD_INDEX="84" MSB="35" NAME="M_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_ARUSER" DIR="O" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="85" MSB="8" NAME="M_AXI_ARUSER" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_ARVALID" DIR="O" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="86" MSB="8" NAME="M_AXI_ARVALID" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_iic_eeprom_onboard" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_clock_controller_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_ad_controller_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_userio" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="radio_controller_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="usb_uart" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_timer_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_sysmon_adc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_gpio_0" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_ARREADY" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="87" MSB="8" NAME="M_AXI_ARREADY" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_ARREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_iic_eeprom_onboard" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_clock_controller_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_ad_controller_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_userio" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="radio_controller_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="usb_uart" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_timer_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_sysmon_adc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_gpio_0" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_RID" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="88" MSB="8" NAME="M_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="287" LSB="0" MPD_INDEX="89" MSB="287" NAME="M_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_iic_eeprom_onboard" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_clock_controller_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_ad_controller_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_userio" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="radio_controller_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="usb_uart" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_timer_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_sysmon_adc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_gpio_0" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="90" MSB="17" NAME="M_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_iic_eeprom_onboard" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_clock_controller_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_ad_controller_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_userio" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="radio_controller_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="usb_uart" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_timer_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_sysmon_adc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_gpio_0" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_RLAST" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="91" MSB="8" NAME="M_AXI_RLAST" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_RUSER" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="92" MSB="8" NAME="M_AXI_RUSER" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_RVALID" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="93" MSB="8" NAME="M_AXI_RVALID" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_iic_eeprom_onboard" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_clock_controller_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_ad_controller_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_userio" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="radio_controller_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="usb_uart" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_timer_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_sysmon_adc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_gpio_0" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_periph_80_M_RREADY" DIR="O" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="94" MSB="8" NAME="M_AXI_RREADY" RIGHT="0" SIGNAME="axi_interconnect_periph_80_M_RREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_iic_eeprom_onboard" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_clock_controller_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_ad_controller_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="w3_userio" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="radio_controller_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="usb_uart" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_timer_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_sysmon_adc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi_gpio_0" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="95" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="96" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="97" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="98" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="99" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="100" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="101" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="102" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="103" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="104" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="105" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="106" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="107" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="108" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="109" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="110" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="111" NAME="INTERCONNECT_ARESET_OUT_N" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="112" MSB="7" NAME="DEBUG_AW_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="113" MSB="7" NAME="DEBUG_AW_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="114" MSB="7" NAME="DEBUG_AR_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="115" MSB="7" NAME="DEBUG_AR_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="116" NAME="DEBUG_AW_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="117" MSB="7" NAME="DEBUG_AW_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="118" MSB="15" NAME="DEBUG_AW_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="119" MSB="7" NAME="DEBUG_AW_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="120" MSB="7" NAME="DEBUG_AW_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="121" MSB="7" NAME="DEBUG_AW_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="122" MSB="7" NAME="DEBUG_AW_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="123" NAME="DEBUG_AR_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="124" MSB="7" NAME="DEBUG_AR_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="125" MSB="15" NAME="DEBUG_AR_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="126" MSB="7" NAME="DEBUG_AR_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="127" MSB="7" NAME="DEBUG_AR_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="128" MSB="7" NAME="DEBUG_AR_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="129" MSB="7" NAME="DEBUG_AR_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="130" MSB="7" NAME="DEBUG_B_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="131" MSB="7" NAME="DEBUG_R_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="132" MSB="7" NAME="DEBUG_R_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="133" MSB="7" NAME="DEBUG_AW_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="134" MSB="7" NAME="DEBUG_AR_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="135" MSB="7" NAME="DEBUG_W_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="136" MSB="7" NAME="DEBUG_W_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="137" MSB="7" NAME="DEBUG_BID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="138" NAME="DEBUG_BID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="139" MSB="7" NAME="DEBUG_RID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="140" NAME="DEBUG_RID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="141" MSB="31" NAME="DEBUG_SR_SC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="142" MSB="23" NAME="DEBUG_SR_SC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="143" MSB="31" NAME="DEBUG_SR_SC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="144" MSB="23" NAME="DEBUG_SR_SC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="145" MSB="4" NAME="DEBUG_SR_SC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="146" MSB="31" NAME="DEBUG_SR_SC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="147" MSB="5" NAME="DEBUG_SR_SC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="148" MSB="31" NAME="DEBUG_SR_SC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="149" MSB="6" NAME="DEBUG_SR_SC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="150" MSB="31" NAME="DEBUG_SC_SF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="151" MSB="23" NAME="DEBUG_SC_SF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="152" MSB="31" NAME="DEBUG_SC_SF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="153" MSB="23" NAME="DEBUG_SC_SF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="154" MSB="4" NAME="DEBUG_SC_SF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="155" MSB="31" NAME="DEBUG_SC_SF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="156" MSB="5" NAME="DEBUG_SC_SF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="157" MSB="31" NAME="DEBUG_SC_SF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="158" MSB="6" NAME="DEBUG_SC_SF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="159" MSB="31" NAME="DEBUG_SF_CB_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="160" MSB="23" NAME="DEBUG_SF_CB_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="161" MSB="31" NAME="DEBUG_SF_CB_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="162" MSB="23" NAME="DEBUG_SF_CB_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="163" MSB="4" NAME="DEBUG_SF_CB_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="164" MSB="31" NAME="DEBUG_SF_CB_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="165" MSB="5" NAME="DEBUG_SF_CB_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="166" MSB="31" NAME="DEBUG_SF_CB_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="167" MSB="6" NAME="DEBUG_SF_CB_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="168" MSB="31" NAME="DEBUG_CB_MF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="169" MSB="23" NAME="DEBUG_CB_MF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="170" MSB="31" NAME="DEBUG_CB_MF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="171" MSB="23" NAME="DEBUG_CB_MF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="172" MSB="4" NAME="DEBUG_CB_MF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="173" MSB="31" NAME="DEBUG_CB_MF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="174" MSB="5" NAME="DEBUG_CB_MF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="175" MSB="31" NAME="DEBUG_CB_MF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="176" MSB="6" NAME="DEBUG_CB_MF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="177" MSB="31" NAME="DEBUG_MF_MC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="178" MSB="23" NAME="DEBUG_MF_MC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="179" MSB="31" NAME="DEBUG_MF_MC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="180" MSB="23" NAME="DEBUG_MF_MC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="181" MSB="4" NAME="DEBUG_MF_MC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="182" MSB="31" NAME="DEBUG_MF_MC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="183" MSB="5" NAME="DEBUG_MF_MC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="184" MSB="31" NAME="DEBUG_MF_MC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="185" MSB="6" NAME="DEBUG_MF_MC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="186" MSB="31" NAME="DEBUG_MC_MP_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="187" MSB="23" NAME="DEBUG_MC_MP_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="188" MSB="31" NAME="DEBUG_MC_MP_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="189" MSB="23" NAME="DEBUG_MC_MP_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="190" MSB="4" NAME="DEBUG_MC_MP_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="191" MSB="31" NAME="DEBUG_MC_MP_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="192" MSB="5" NAME="DEBUG_MC_MP_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="193" MSB="31" NAME="DEBUG_MC_MP_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="194" MSB="6" NAME="DEBUG_MC_MP_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="195" MSB="31" NAME="DEBUG_MP_MR_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="196" MSB="23" NAME="DEBUG_MP_MR_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="197" MSB="31" NAME="DEBUG_MP_MR_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="198" MSB="23" NAME="DEBUG_MP_MR_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="199" MSB="4" NAME="DEBUG_MP_MR_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="200" MSB="31" NAME="DEBUG_MP_MR_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="201" MSB="5" NAME="DEBUG_MP_MR_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="202" MSB="31" NAME="DEBUG_MP_MR_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="203" MSB="6" NAME="DEBUG_MP_MR_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="0" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="INTERCONNECT_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE BUSSTD="AXI" BUSSTD_PSF="AXI" HWVERSION="1.06.a" INSTANCE="axi_interconnect_dma" IPTYPE="BUS" IS_CROSSBAR="TRUE" MHS_INDEX="51" MODCLASS="BUS" MODTYPE="axi_interconnect">
      <DESCRIPTION TYPE="SHORT">AXI Interconnect</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI4 Memory-Mapped Interconnect</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768_axi_interconnect.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_BASEFAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Base Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_NUM_SLAVE_SLOTS" TYPE="INTEGER" VALUE="6">
          <DESCRIPTION>Number of Slave Slots </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_NUM_MASTER_SLOTS" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Number of Master Slots </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>AXI ID Widgth </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="5" NAME="C_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Address Widgth </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_AXI_DATA_MAX_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>AXI Data Maximum Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="7" NAME="C_S_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000400000004000000020000000400000004000000020">
          <DESCRIPTION>Slave AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="8" NAME="C_M_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000004000000040">
          <DESCRIPTION>Master AXI Data Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="9" NAME="C_INTERCONNECT_DATA_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>Interconnect Crossbar Data Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="10" NAME="C_S_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>AXI Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="11" NAME="C_M_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_M_AXI_BASE_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000000000000">
          <DESCRIPTION>Master AXI Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="13" NAME="C_M_AXI_HIGH_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffff00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffff">
          <DESCRIPTION>Master AXI High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="14" NAME="C_S_AXI_BASE_ID" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000050000000400000003000000020000000100000000">
          <DESCRIPTION>Slave AXI Base ID</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="15" NAME="C_S_AXI_THREAD_ID_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI Thread ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="16" NAME="C_S_AXI_IS_INTERCONNECT" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Is Interconnect</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="17" NAME="C_S_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001098968000989680009896800098968000989680009896800">
          <DESCRIPTION>Slave AXI ACLK Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="18" NAME="C_S_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slvave AXI Is ACLK ASYNC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="19" NAME="C_M_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010989680009896800">
          <DESCRIPTION>Master AXI ACLK Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="20" NAME="C_M_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Is ACLK ASYNC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="21" NAME="C_INTERCONNECT_ACLK_RATIO" TYPE="INTEGER" VALUE="160000000">
          <DESCRIPTION>Interconnect Crossbar ACLK Frequency Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="22" NAME="C_S_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111101101">
          <DESCRIPTION>Slave AXI Supports Write</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="23" NAME="C_S_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111011011">
          <DESCRIPTION>Slave AXI Supports Read</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="24" NAME="C_M_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Write</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="25" NAME="C_M_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Read</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="26" NAME="C_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Propagate USER Signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="27" NAME="C_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>AWUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="28" NAME="C_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>ARUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="29" NAME="C_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>WUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="30" NAME="C_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>RUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="31" NAME="C_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>BUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="32" NAME="C_AXI_CONNECTIVITY" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003800000007">
          <DESCRIPTION>AXI Connectivity</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="33" NAME="C_S_AXI_SINGLE_THREAD" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Single Thread</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_M_AXI_SUPPORTS_REORDERING" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Reordering</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="35" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111000000">
          <DESCRIPTION>Master generates narrow bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="36" NAME="C_M_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111100">
          <DESCRIPTION>Slave accepts narrow bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="37" NAME="C_S_AXI_WRITE_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000040000000100000001000000040000000100000001">
          <DESCRIPTION>Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="38" NAME="C_S_AXI_READ_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000400000001000000010000000400000001">
          <DESCRIPTION>Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="39" NAME="C_M_AXI_WRITE_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000800000008">
          <DESCRIPTION>Master AXI Write Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="40" NAME="C_M_AXI_READ_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000800000008">
          <DESCRIPTION>Master AXI Read Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="41" NAME="C_S_AXI_ARB_PRIORITY" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI ARB Priority</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="42" NAME="C_M_AXI_SECURE" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Secure</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="43" NAME="C_S_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000002000000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="44" NAME="C_S_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Write FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="45" NAME="C_S_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Write FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="46" NAME="C_S_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000020000000000">
          <DESCRIPTION>Slave AXI Read FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="47" NAME="C_S_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Read FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="48" NAME="C_S_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Read FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="49" NAME="C_M_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="50" NAME="C_M_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Write FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="51" NAME="C_M_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="52" NAME="C_M_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Read FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="53" NAME="C_M_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Read FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="54" NAME="C_M_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Read FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="55" NAME="C_S_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI AW Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="56" NAME="C_S_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI AR Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="57" NAME="C_S_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI W Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="58" NAME="C_S_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI R Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="59" NAME="C_S_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI B Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="60" NAME="C_M_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001">
          <DESCRIPTION>Master AXI AW Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="61" NAME="C_M_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001">
          <DESCRIPTION>Master AXI AR Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="62" NAME="C_M_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001">
          <DESCRIPTION>Master AXI W Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="63" NAME="C_M_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001">
          <DESCRIPTION>Master AXI R Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="64" NAME="C_M_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001">
          <DESCRIPTION>Master AXI B Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="65" NAME="C_INTERCONNECT_R_REGISTER" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_INTERCONNECT_R_REGISTER</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="66" NAME="C_INTERCONNECT_CONNECTIVITY_MODE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Interconnect Architecture</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="67" NAME="C_USE_CTRL_PORT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Diagnostic Slave Port</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="68" NAME="C_USE_INTERRUPT" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Generate Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="69" NAME="C_RANGE_CHECK" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Check for transaction errors (DECERR)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="70" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>Slave AXI CTRL Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="71" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Slave AXI CTRL Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="72" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Slave AXI CTRL Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="73" NAME="C_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Diagnostic Slave Port Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="74" NAME="C_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION>Diagnostic Slave Port High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="75" NAME="C_DEBUG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Simulation debug</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="76" NAME="C_S_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Select SI slot for DEBUG outputs</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="77" NAME="C_M_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Select MI slot for DEBUG outputs</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="78" NAME="C_MAX_DEBUG_THREADS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Thread depth of DEBUG signal</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI_CTRL" CLKFREQUENCY="160000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="INTERCONNECT_ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="INTERCONNECT_ARESETN" SIGIS="RST" SIGNAME="proc_sys_reset_0_Interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_ARESETN" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="2" MSB="5" NAME="S_AXI_ARESET_OUT_N" RIGHT="0" SIGIS="RST" SIGNAME="axi_interconnect_dma_S_ARESETN" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_ARESETN" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="3" MSB="1" NAME="M_AXI_ARESET_OUT_N" RIGHT="0" SIGIS="RST" SIGNAME="axi_interconnect_dma_M_ARESETN" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI:M_AXI]" INSTANCE="axi2axi_connector_3" PORT="ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI:M_AXI]" INSTANCE="axi2axi_connector_4" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="4" NAME="IRQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="5" MSB="5" NAME="S_AXI_ACLK" RIGHT="0" SIGIS="CLK" SIGNAME="clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz&amp;clk_160MHz" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <SIGNALS>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
          </SIGNALS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_160mhz&amp;clk_160mhz&amp;clk_160mhz&amp;clk_160mhz&amp;clk_160mhz&amp;clk_160mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_AWID" DIR="I" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="6" MSB="17" NAME="S_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="191" LSB="0" MPD_INDEX="7" MSB="191" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_awaddr"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_a_dma" PORT="m_axi_s2mm_awaddr"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_awaddr"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_b_dma" PORT="m_axi_s2mm_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="47" LSB="0" MPD_INDEX="8" MSB="47" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_awlen"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_a_dma" PORT="m_axi_s2mm_awlen"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_awlen"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_b_dma" PORT="m_axi_s2mm_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="9" MSB="17" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_awsize"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_a_dma" PORT="m_axi_s2mm_awsize"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_awsize"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_b_dma" PORT="m_axi_s2mm_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="10" MSB="11" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_awburst"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_a_dma" PORT="m_axi_s2mm_awburst"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_awburst"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_b_dma" PORT="m_axi_s2mm_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_AWLOCK" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="11" MSB="11" NAME="S_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="12" MSB="23" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_awcache"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_a_dma" PORT="m_axi_s2mm_awcache"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_awcache"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_b_dma" PORT="m_axi_s2mm_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="13" MSB="17" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_awprot"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_a_dma" PORT="m_axi_s2mm_awprot"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_awprot"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_b_dma" PORT="m_axi_s2mm_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_AWQOS" DIR="I" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="14" MSB="23" NAME="S_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_AWUSER" DIR="I" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="15" MSB="23" NAME="S_AXI_AWUSER" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_awuser"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_a_dma" PORT="m_axi_s2mm_awuser"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_awuser"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_b_dma" PORT="m_axi_s2mm_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_AWVALID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="16" MSB="5" NAME="S_AXI_AWVALID" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_awvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_a_dma" PORT="m_axi_s2mm_awvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_awvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_b_dma" PORT="m_axi_s2mm_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_AWREADY" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="17" MSB="5" NAME="S_AXI_AWREADY" RIGHT="0" SIGNAME="axi_interconnect_dma_S_AWREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_awready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_a_dma" PORT="m_axi_s2mm_awready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_awready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_b_dma" PORT="m_axi_s2mm_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_WID" DIR="I" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="18" MSB="17" NAME="S_AXI_WID" RIGHT="0" SIGNAME="axi_interconnect_dma_S_WID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="383" LSB="0" MPD_INDEX="19" MSB="383" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_dma_S_WDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_wdata"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_a_dma" PORT="m_axi_s2mm_wdata"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_wdata"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_b_dma" PORT="m_axi_s2mm_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="47" LSB="0" MPD_INDEX="20" MSB="47" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_dma_S_WSTRB" VECFORMULA="[(((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_wstrb"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_a_dma" PORT="m_axi_s2mm_wstrb"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_wstrb"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_b_dma" PORT="m_axi_s2mm_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_WLAST" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="21" MSB="5" NAME="S_AXI_WLAST" RIGHT="0" SIGNAME="axi_interconnect_dma_S_WLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_wlast"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_a_dma" PORT="m_axi_s2mm_wlast"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_wlast"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_b_dma" PORT="m_axi_s2mm_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_WUSER" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="22" MSB="5" NAME="S_AXI_WUSER" RIGHT="0" SIGNAME="axi_interconnect_dma_S_WUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_WVALID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="23" MSB="5" NAME="S_AXI_WVALID" RIGHT="0" SIGNAME="axi_interconnect_dma_S_WVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_wvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_a_dma" PORT="m_axi_s2mm_wvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_wvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_b_dma" PORT="m_axi_s2mm_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_WREADY" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="24" MSB="5" NAME="S_AXI_WREADY" RIGHT="0" SIGNAME="axi_interconnect_dma_S_WREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_wready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_a_dma" PORT="m_axi_s2mm_wready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_wready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_b_dma" PORT="m_axi_s2mm_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_BID" DIR="O" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="25" MSB="17" NAME="S_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_dma_S_BID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="26" MSB="11" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_dma_S_BRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_bresp"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_a_dma" PORT="m_axi_s2mm_bresp"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_bresp"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_b_dma" PORT="m_axi_s2mm_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_BUSER" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="27" MSB="5" NAME="S_AXI_BUSER" RIGHT="0" SIGNAME="axi_interconnect_dma_S_BUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_BVALID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="28" MSB="5" NAME="S_AXI_BVALID" RIGHT="0" SIGNAME="axi_interconnect_dma_S_BVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_bvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_a_dma" PORT="m_axi_s2mm_bvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_bvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_b_dma" PORT="m_axi_s2mm_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_BREADY" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="29" MSB="5" NAME="S_AXI_BREADY" RIGHT="0" SIGNAME="axi_interconnect_dma_S_BREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_bready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_a_dma" PORT="m_axi_s2mm_bready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_bready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="eth_b_dma" PORT="m_axi_s2mm_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_ARID" DIR="I" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="30" MSB="17" NAME="S_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="191" LSB="0" MPD_INDEX="31" MSB="191" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_araddr"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_a_dma" PORT="m_axi_mm2s_araddr"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_araddr"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_b_dma" PORT="m_axi_mm2s_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="47" LSB="0" MPD_INDEX="32" MSB="47" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_arlen"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_a_dma" PORT="m_axi_mm2s_arlen"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_arlen"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_b_dma" PORT="m_axi_mm2s_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="33" MSB="17" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_arsize"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_a_dma" PORT="m_axi_mm2s_arsize"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_arsize"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_b_dma" PORT="m_axi_mm2s_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="34" MSB="11" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_arburst"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_a_dma" PORT="m_axi_mm2s_arburst"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_arburst"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_b_dma" PORT="m_axi_mm2s_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_ARLOCK" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="35" MSB="11" NAME="S_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="36" MSB="23" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_arcache"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_a_dma" PORT="m_axi_mm2s_arcache"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_arcache"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_b_dma" PORT="m_axi_mm2s_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="37" MSB="17" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_arprot"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_a_dma" PORT="m_axi_mm2s_arprot"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_arprot"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_b_dma" PORT="m_axi_mm2s_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_ARQOS" DIR="I" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="38" MSB="23" NAME="S_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_ARUSER" DIR="I" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="39" MSB="23" NAME="S_AXI_ARUSER" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_aruser"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_a_dma" PORT="m_axi_mm2s_aruser"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_aruser"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_b_dma" PORT="m_axi_mm2s_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_ARVALID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="40" MSB="5" NAME="S_AXI_ARVALID" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_arvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_a_dma" PORT="m_axi_mm2s_arvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_arvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_b_dma" PORT="m_axi_mm2s_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_ARREADY" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="41" MSB="5" NAME="S_AXI_ARREADY" RIGHT="0" SIGNAME="axi_interconnect_dma_S_ARREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_arready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_a_dma" PORT="m_axi_mm2s_arready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_arready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_b_dma" PORT="m_axi_mm2s_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_RID" DIR="O" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="42" MSB="17" NAME="S_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_dma_S_RID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="383" LSB="0" MPD_INDEX="43" MSB="383" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_dma_S_RDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_rdata"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_a_dma" PORT="m_axi_mm2s_rdata"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_rdata"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_b_dma" PORT="m_axi_mm2s_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="44" MSB="11" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_dma_S_RRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_rresp"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_a_dma" PORT="m_axi_mm2s_rresp"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_rresp"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_b_dma" PORT="m_axi_mm2s_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_RLAST" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="45" MSB="5" NAME="S_AXI_RLAST" RIGHT="0" SIGNAME="axi_interconnect_dma_S_RLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_rlast"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_a_dma" PORT="m_axi_mm2s_rlast"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_rlast"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_b_dma" PORT="m_axi_mm2s_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_RUSER" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="46" MSB="5" NAME="S_AXI_RUSER" RIGHT="0" SIGNAME="axi_interconnect_dma_S_RUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_RVALID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="47" MSB="5" NAME="S_AXI_RVALID" RIGHT="0" SIGNAME="axi_interconnect_dma_S_RVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_rvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_a_dma" PORT="m_axi_mm2s_rvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_rvalid"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_b_dma" PORT="m_axi_mm2s_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_S_RREADY" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="48" MSB="5" NAME="S_AXI_RREADY" RIGHT="0" SIGNAME="axi_interconnect_dma_S_RREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_a_dma" PORT="m_axi_sg_rready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_a_dma" PORT="m_axi_mm2s_rready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_SG]" INSTANCE="eth_b_dma" PORT="m_axi_sg_rready"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="eth_b_dma" PORT="m_axi_mm2s_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="clk_160MHz&amp;clk_160MHz" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="49" MSB="1" NAME="M_AXI_ACLK" RIGHT="0" SIGIS="CLK" SIGNAME="clk_160MHz&amp;clk_160MHz" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <SIGNALS>
            <SIGNAL NAME="clk_160MHz"/>
            <SIGNAL NAME="clk_160MHz"/>
          </SIGNALS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_160mhz&amp;clk_160mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_AWID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="50" MSB="5" NAME="M_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_AWID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="51" MSB="63" NAME="M_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="52" MSB="15" NAME="M_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_AWLEN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="53" MSB="5" NAME="M_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_AWSIZE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="54" MSB="3" NAME="M_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_AWBURST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_AWLOCK" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="55" MSB="3" NAME="M_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_AWLOCK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="56" MSB="7" NAME="M_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_AWCACHE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="57" MSB="5" NAME="M_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_AWPROT"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_AWREGION" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="58" MSB="7" NAME="M_AXI_AWREGION" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_AWREGION"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="59" MSB="7" NAME="M_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_AWQOS"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_AWUSER" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="60" MSB="7" NAME="M_AXI_AWUSER" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_AWUSER"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_AWVALID" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="61" MSB="1" NAME="M_AXI_AWVALID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_AWREADY" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="62" MSB="1" NAME="M_AXI_AWREADY" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_WID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="63" MSB="5" NAME="M_AXI_WID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_WID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_WID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="64" MSB="127" NAME="M_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_dma_M_WDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="65" MSB="15" NAME="M_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_dma_M_WSTRB" VECFORMULA="[(((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_WLAST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="66" MSB="1" NAME="M_AXI_WLAST" RIGHT="0" SIGNAME="axi_interconnect_dma_M_WLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_WLAST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_WUSER" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="67" MSB="1" NAME="M_AXI_WUSER" RIGHT="0" SIGNAME="axi_interconnect_dma_M_WUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_WUSER"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_WVALID" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="68" MSB="1" NAME="M_AXI_WVALID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_WVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_WREADY" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="69" MSB="1" NAME="M_AXI_WREADY" RIGHT="0" SIGNAME="axi_interconnect_dma_M_WREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_BID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="70" MSB="5" NAME="M_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_BID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_BID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="71" MSB="3" NAME="M_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_dma_M_BRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_BUSER" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="72" MSB="1" NAME="M_AXI_BUSER" RIGHT="0" SIGNAME="axi_interconnect_dma_M_BUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_BUSER"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_BVALID" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="73" MSB="1" NAME="M_AXI_BVALID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_BVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_BREADY" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="74" MSB="1" NAME="M_AXI_BREADY" RIGHT="0" SIGNAME="axi_interconnect_dma_M_BREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_ARID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="75" MSB="5" NAME="M_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_ARID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="76" MSB="63" NAME="M_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="77" MSB="15" NAME="M_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_ARLEN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="78" MSB="5" NAME="M_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_ARSIZE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="79" MSB="3" NAME="M_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_ARBURST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_ARLOCK" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="80" MSB="3" NAME="M_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_ARLOCK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="81" MSB="7" NAME="M_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_ARCACHE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="82" MSB="5" NAME="M_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_ARPROT"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_ARREGION" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="83" MSB="7" NAME="M_AXI_ARREGION" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_ARREGION"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="84" MSB="7" NAME="M_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_ARQOS"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_ARUSER" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="85" MSB="7" NAME="M_AXI_ARUSER" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_ARUSER"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_ARVALID" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="86" MSB="1" NAME="M_AXI_ARVALID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_ARREADY" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="87" MSB="1" NAME="M_AXI_ARREADY" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_RID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="88" MSB="5" NAME="M_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_RID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_RID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="89" MSB="127" NAME="M_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_dma_M_RDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="90" MSB="3" NAME="M_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_dma_M_RRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_RLAST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="91" MSB="1" NAME="M_AXI_RLAST" RIGHT="0" SIGNAME="axi_interconnect_dma_M_RLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_RLAST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_RUSER" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="92" MSB="1" NAME="M_AXI_RUSER" RIGHT="0" SIGNAME="axi_interconnect_dma_M_RUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_RUSER"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_RVALID" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="93" MSB="1" NAME="M_AXI_RVALID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_RVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi_interconnect_dma_M_RREADY" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="94" MSB="1" NAME="M_AXI_RREADY" RIGHT="0" SIGNAME="axi_interconnect_dma_M_RREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_3" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="axi2axi_connector_4" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="95" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="96" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="97" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="98" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="99" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="100" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="101" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="102" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="103" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="104" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="105" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="106" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="107" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="108" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="109" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="110" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="111" NAME="INTERCONNECT_ARESET_OUT_N" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="112" MSB="7" NAME="DEBUG_AW_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="113" MSB="7" NAME="DEBUG_AW_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="114" MSB="7" NAME="DEBUG_AR_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="115" MSB="7" NAME="DEBUG_AR_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="116" NAME="DEBUG_AW_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="117" MSB="7" NAME="DEBUG_AW_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="118" MSB="15" NAME="DEBUG_AW_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="119" MSB="7" NAME="DEBUG_AW_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="120" MSB="7" NAME="DEBUG_AW_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="121" MSB="7" NAME="DEBUG_AW_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="122" MSB="7" NAME="DEBUG_AW_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="123" NAME="DEBUG_AR_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="124" MSB="7" NAME="DEBUG_AR_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="125" MSB="15" NAME="DEBUG_AR_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="126" MSB="7" NAME="DEBUG_AR_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="127" MSB="7" NAME="DEBUG_AR_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="128" MSB="7" NAME="DEBUG_AR_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="129" MSB="7" NAME="DEBUG_AR_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="130" MSB="7" NAME="DEBUG_B_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="131" MSB="7" NAME="DEBUG_R_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="132" MSB="7" NAME="DEBUG_R_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="133" MSB="7" NAME="DEBUG_AW_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="134" MSB="7" NAME="DEBUG_AR_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="135" MSB="7" NAME="DEBUG_W_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="136" MSB="7" NAME="DEBUG_W_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="137" MSB="7" NAME="DEBUG_BID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="138" NAME="DEBUG_BID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="139" MSB="7" NAME="DEBUG_RID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="140" NAME="DEBUG_RID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="141" MSB="31" NAME="DEBUG_SR_SC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="25" LSB="0" MPD_INDEX="142" MSB="25" NAME="DEBUG_SR_SC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="143" MSB="31" NAME="DEBUG_SR_SC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="25" LSB="0" MPD_INDEX="144" MSB="25" NAME="DEBUG_SR_SC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="145" MSB="6" NAME="DEBUG_SR_SC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="146" MSB="63" NAME="DEBUG_SR_SC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="147" MSB="7" NAME="DEBUG_SR_SC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="148" MSB="63" NAME="DEBUG_SR_SC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="149" MSB="10" NAME="DEBUG_SR_SC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="150" MSB="31" NAME="DEBUG_SC_SF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="25" LSB="0" MPD_INDEX="151" MSB="25" NAME="DEBUG_SC_SF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="152" MSB="31" NAME="DEBUG_SC_SF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="25" LSB="0" MPD_INDEX="153" MSB="25" NAME="DEBUG_SC_SF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="154" MSB="6" NAME="DEBUG_SC_SF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="155" MSB="63" NAME="DEBUG_SC_SF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="156" MSB="7" NAME="DEBUG_SC_SF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="157" MSB="63" NAME="DEBUG_SC_SF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="158" MSB="10" NAME="DEBUG_SC_SF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="159" MSB="31" NAME="DEBUG_SF_CB_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="25" LSB="0" MPD_INDEX="160" MSB="25" NAME="DEBUG_SF_CB_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="161" MSB="31" NAME="DEBUG_SF_CB_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="25" LSB="0" MPD_INDEX="162" MSB="25" NAME="DEBUG_SF_CB_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="163" MSB="6" NAME="DEBUG_SF_CB_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="164" MSB="63" NAME="DEBUG_SF_CB_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="165" MSB="7" NAME="DEBUG_SF_CB_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="166" MSB="63" NAME="DEBUG_SF_CB_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="167" MSB="10" NAME="DEBUG_SF_CB_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="168" MSB="31" NAME="DEBUG_CB_MF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="25" LSB="0" MPD_INDEX="169" MSB="25" NAME="DEBUG_CB_MF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="170" MSB="31" NAME="DEBUG_CB_MF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="25" LSB="0" MPD_INDEX="171" MSB="25" NAME="DEBUG_CB_MF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="172" MSB="6" NAME="DEBUG_CB_MF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="173" MSB="63" NAME="DEBUG_CB_MF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="174" MSB="7" NAME="DEBUG_CB_MF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="175" MSB="63" NAME="DEBUG_CB_MF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="176" MSB="10" NAME="DEBUG_CB_MF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="177" MSB="31" NAME="DEBUG_MF_MC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="25" LSB="0" MPD_INDEX="178" MSB="25" NAME="DEBUG_MF_MC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="179" MSB="31" NAME="DEBUG_MF_MC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="25" LSB="0" MPD_INDEX="180" MSB="25" NAME="DEBUG_MF_MC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="181" MSB="6" NAME="DEBUG_MF_MC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="182" MSB="63" NAME="DEBUG_MF_MC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="183" MSB="7" NAME="DEBUG_MF_MC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="184" MSB="63" NAME="DEBUG_MF_MC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="185" MSB="10" NAME="DEBUG_MF_MC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="186" MSB="31" NAME="DEBUG_MC_MP_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="25" LSB="0" MPD_INDEX="187" MSB="25" NAME="DEBUG_MC_MP_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="188" MSB="31" NAME="DEBUG_MC_MP_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="25" LSB="0" MPD_INDEX="189" MSB="25" NAME="DEBUG_MC_MP_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="190" MSB="6" NAME="DEBUG_MC_MP_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="191" MSB="63" NAME="DEBUG_MC_MP_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="192" MSB="7" NAME="DEBUG_MC_MP_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="193" MSB="63" NAME="DEBUG_MC_MP_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="194" MSB="10" NAME="DEBUG_MC_MP_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="195" MSB="31" NAME="DEBUG_MP_MR_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="25" LSB="0" MPD_INDEX="196" MSB="25" NAME="DEBUG_MP_MR_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="197" MSB="31" NAME="DEBUG_MP_MR_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="25" LSB="0" MPD_INDEX="198" MSB="25" NAME="DEBUG_MP_MR_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="199" MSB="6" NAME="DEBUG_MP_MR_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="200" MSB="63" NAME="DEBUG_MP_MR_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="201" MSB="7" NAME="DEBUG_MP_MR_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="202" MSB="63" NAME="DEBUG_MP_MR_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="203" MSB="10" NAME="DEBUG_MP_MR_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="0" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="INTERCONNECT_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="axi2axi_connector_1" IPTYPE="PERIPHERAL" MHS_INDEX="52" MODCLASS="BUS_BRIDGE" MODTYPE="axi2axi_connector">
      <DESCRIPTION TYPE="SHORT">AXI to AXI Connector</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Wire Bridge Between Two AXI Interconnects</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi2axi_connector;v=v1_00_a;d=ds803_axi2axi_connector.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="0" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Addr Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>Data Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_S_AXI_ACLK_FREQ_HZ" TYPE="integer" VALUE="160000000">
          <DESCRIPTION>ACLK Frequency(HZ) </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_S_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="6">
          <DESCRIPTION>ID Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_S_AXI_PROTOCOL" TYPE="string" VALUE="AXI4">
          <DESCRIPTION>Protocol </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0">
          <DESCRIPTION>Supports Narrow Burst </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="6" NAME="C_S_AXI_SUPPORTS_READ" TYPE="integer" VALUE="1">
          <DESCRIPTION>Supports Read </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="7" NAME="C_S_AXI_SUPPORTS_WRITE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Supports Write </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_S_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Supports User Signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_S_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AWUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_S_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>ARUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_S_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>WUSER Signal Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_S_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>RUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_S_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>BUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="14" NAME="C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>Interconnect Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="15" NAME="C_INTERCONNECT_S_AXI_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>Interconnect Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_M_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Master AXI Addr Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="17" NAME="C_M_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>Master AXI Data Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="18" NAME="C_M_AXI_PROTOCOL" TYPE="string" VALUE="AXI4">
          <DESCRIPTION>Master AXI Protocol </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="19" NAME="C_M_AXI_ACLK_FREQ_HZ" TYPE="integer" VALUE="160000000">
          <DESCRIPTION>Master AXI ACLK Frequency(HZ)  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="20" NAME="C_M_AXI_SUPPORTS_THREADS" TYPE="integer" VALUE="1">
          <DESCRIPTION>Master AXI Supports Threads </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="21" NAME="C_M_AXI_THREAD_ID_WIDTH" TYPE="integer" VALUE="6">
          <DESCRIPTION>Master AXI Thread ID Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="22" NAME="C_M_AXI_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0">
          <DESCRIPTION>Master AXI Supports Narrow Burst  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="23" NAME="C_M_AXI_SUPPORTS_READ" TYPE="integer" VALUE="1">
          <DESCRIPTION>Master AXI Supports Read </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="24" NAME="C_M_AXI_SUPPORTS_WRITE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Master AXI Supports Write </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="25" NAME="C_M_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Master AXI Supports User Signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="26" NAME="C_M_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI AWUSER Signal Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="27" NAME="C_M_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI ARUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="28" NAME="C_M_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI WUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="29" NAME="C_M_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI RUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="30" NAME="C_M_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI BUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="31" NAME="C_INTERCONNECT_M_AXI_WRITE_ISSUING" TYPE="integer" VALUE="8">
          <DESCRIPTION>Interconnect Master AXI Write Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="32" NAME="C_INTERCONNECT_M_AXI_READ_ISSUING" TYPE="integer" VALUE="8">
          <DESCRIPTION>Interconnect Master AXI Read Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="33" NAME="C_S_AXI_NUM_ADDR_RANGES" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Slave AXI Number of ADDR Ranges </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="34" NAME="C_S_AXI_RNG00_BASEADDR" TYPE="std_logic_vector" VALUE="0x40000000">
          <DESCRIPTION>Slave AXI RNG00 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="35" NAME="C_S_AXI_RNG01_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG01 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="36" NAME="C_S_AXI_RNG02_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG02 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="37" NAME="C_S_AXI_RNG03_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG03 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="38" NAME="C_S_AXI_RNG04_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG04 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="39" NAME="C_S_AXI_RNG05_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG05 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="40" NAME="C_S_AXI_RNG06_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG06 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="41" NAME="C_S_AXI_RNG07_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG07 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="42" NAME="C_S_AXI_RNG08_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG08 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="43" NAME="C_S_AXI_RNG09_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG09 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="44" NAME="C_S_AXI_RNG10_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG10 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="45" NAME="C_S_AXI_RNG11_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG11 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="46" NAME="C_S_AXI_RNG12_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG12 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="47" NAME="C_S_AXI_RNG13_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG13 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="48" NAME="C_S_AXI_RNG14_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG14 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="49" NAME="C_S_AXI_RNG15_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG15 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="50" NAME="C_S_AXI_RNG00_HIGHADDR" TYPE="std_logic_vector" VALUE="0x4FFFFFFF">
          <DESCRIPTION>Slave AXI RNG00 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="51" NAME="C_S_AXI_RNG01_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG01 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="52" NAME="C_S_AXI_RNG02_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG02 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="53" NAME="C_S_AXI_RNG03_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG03 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="54" NAME="C_S_AXI_RNG04_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG04 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="55" NAME="C_S_AXI_RNG05_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG05 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="56" NAME="C_S_AXI_RNG06_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG06 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="57" NAME="C_S_AXI_RNG07_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG07 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="58" NAME="C_S_AXI_RNG08_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG08 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="59" NAME="C_S_AXI_RNG09_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG09 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="60" NAME="C_S_AXI_RNG10_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG10 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="61" NAME="C_S_AXI_RNG11_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG11 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="62" NAME="C_S_AXI_RNG12_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG12 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="63" NAME="C_S_AXI_RNG13_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG13 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="64" NAME="C_S_AXI_RNG14_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG14 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="65" NAME="C_S_AXI_RNG15_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG15 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="axi_cdma_0.M_AXI &amp; axi2axi_connector_2.M_AXI &amp; axi2axi_connector_3.M_AXI &amp; axi2axi_connector_4.M_AXI"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="5" NAME="C_INTERCONNECT_S_AXI_AW_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="6" NAME="C_INTERCONNECT_S_AXI_AR_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="7" NAME="C_INTERCONNECT_S_AXI_W_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="8" NAME="C_INTERCONNECT_S_AXI_R_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="9" NAME="C_INTERCONNECT_S_AXI_B_REGISTER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI:M_AXI" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI:M_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_core_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="2" MSB="5" NAME="S_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="3" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="4" MSB="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="5" MSB="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="6" MSB="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="7" MSB="1" NAME="S_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="8" MSB="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="9" MSB="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWREGION" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="10" MSB="3" NAME="S_AXI_AWREGION" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="11" MSB="3" NAME="S_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_core_M_AWQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWUSER" DIR="I" MPD_INDEX="12" NAME="S_AXI_AWUSER" SIGNAME="axi_interconnect_core_M_AWUSER" VECFORMULA="[(C_S_AXI_AWUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_core_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_AWREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_core_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_WID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="15" MSB="5" NAME="S_AXI_WID" RIGHT="0" SIGNAME="axi_interconnect_core_M_WID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="16" MSB="127" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_core_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="17" MSB="15" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_core_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_WLAST" DIR="I" MPD_INDEX="18" NAME="S_AXI_WLAST" SIGNAME="axi_interconnect_core_M_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_WUSER" DIR="I" MPD_INDEX="19" NAME="S_AXI_WUSER" SIGNAME="axi_interconnect_core_M_WUSER" VECFORMULA="[(C_S_AXI_WUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_WVALID" DIR="I" MPD_INDEX="20" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_core_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_WREADY" DIR="O" MPD_INDEX="21" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_core_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_BID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="22" MSB="5" NAME="S_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_core_M_BID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="23" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_core_M_BRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_BUSER" DIR="O" MPD_INDEX="24" NAME="S_AXI_BUSER" SIGNAME="axi_interconnect_core_M_BUSER" VECFORMULA="[(C_S_AXI_BUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_BVALID" DIR="O" MPD_INDEX="25" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_core_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_BREADY" DIR="I" MPD_INDEX="26" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_core_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="27" MSB="5" NAME="S_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="28" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="29" MSB="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="30" MSB="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="31" MSB="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="32" MSB="1" NAME="S_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="33" MSB="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="34" MSB="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARREGION" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="35" MSB="3" NAME="S_AXI_ARREGION" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="36" MSB="3" NAME="S_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_core_M_ARQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARUSER" DIR="I" MPD_INDEX="37" NAME="S_AXI_ARUSER" SIGNAME="axi_interconnect_core_M_ARUSER" VECFORMULA="[(C_S_AXI_ARUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARVALID" DIR="I" MPD_INDEX="38" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_core_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_ARREADY" DIR="O" MPD_INDEX="39" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_core_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_RID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="40" MSB="5" NAME="S_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_core_M_RID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="41" MSB="127" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_core_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="42" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_core_M_RRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_RLAST" DIR="O" MPD_INDEX="43" NAME="S_AXI_RLAST" SIGNAME="axi_interconnect_core_M_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_RUSER" DIR="O" MPD_INDEX="44" NAME="S_AXI_RUSER" SIGNAME="axi_interconnect_core_M_RUSER" VECFORMULA="[(C_S_AXI_RUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_RVALID" DIR="O" MPD_INDEX="45" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_core_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_core_M_RREADY" DIR="I" MPD_INDEX="46" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_core_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_AWID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="47" MSB="5" NAME="M_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_AWID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="48" MSB="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="49" MSB="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_AWLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="50" MSB="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_AWSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="51" MSB="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_AWBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_AWLOCK" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="52" MSB="1" NAME="M_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_AWLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="53" MSB="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_AWCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="54" MSB="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_AWPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_AWREGION" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="55" MSB="3" NAME="M_AXI_AWREGION" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_AWREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="56" MSB="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_AWQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_AWUSER" DIR="O" MPD_INDEX="57" NAME="M_AXI_AWUSER" SIGNAME="axi_interconnect_buffers_S_AWUSER" VECFORMULA="[(C_S_AXI_AWUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_AWVALID" DIR="O" MPD_INDEX="58" NAME="M_AXI_AWVALID" SIGNAME="axi_interconnect_buffers_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_AWREADY" DIR="I" MPD_INDEX="59" NAME="M_AXI_AWREADY" SIGNAME="axi_interconnect_buffers_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_WID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="60" MSB="5" NAME="M_AXI_WID" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_WID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="61" MSB="127" NAME="M_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="62" MSB="15" NAME="M_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_WLAST" DIR="O" MPD_INDEX="63" NAME="M_AXI_WLAST" SIGNAME="axi_interconnect_buffers_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_WUSER" DIR="O" MPD_INDEX="64" NAME="M_AXI_WUSER" SIGNAME="axi_interconnect_buffers_S_WUSER" VECFORMULA="[(C_S_AXI_WUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_WVALID" DIR="O" MPD_INDEX="65" NAME="M_AXI_WVALID" SIGNAME="axi_interconnect_buffers_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_WREADY" DIR="I" MPD_INDEX="66" NAME="M_AXI_WREADY" SIGNAME="axi_interconnect_buffers_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_BID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="67" MSB="5" NAME="M_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_BID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="68" MSB="1" NAME="M_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_BRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_BUSER" DIR="I" MPD_INDEX="69" NAME="M_AXI_BUSER" SIGNAME="axi_interconnect_buffers_S_BUSER" VECFORMULA="[(C_S_AXI_BUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_BVALID" DIR="I" MPD_INDEX="70" NAME="M_AXI_BVALID" SIGNAME="axi_interconnect_buffers_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_BREADY" DIR="O" MPD_INDEX="71" NAME="M_AXI_BREADY" SIGNAME="axi_interconnect_buffers_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_ARID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="72" MSB="5" NAME="M_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_ARID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="73" MSB="31" NAME="M_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="74" MSB="7" NAME="M_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_ARLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="75" MSB="2" NAME="M_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_ARSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="76" MSB="1" NAME="M_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_ARBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_ARLOCK" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="77" MSB="1" NAME="M_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_ARLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="78" MSB="3" NAME="M_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_ARCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="79" MSB="2" NAME="M_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_ARPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_ARREGION" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="80" MSB="3" NAME="M_AXI_ARREGION" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_ARREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="81" MSB="3" NAME="M_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_ARQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_ARUSER" DIR="O" MPD_INDEX="82" NAME="M_AXI_ARUSER" SIGNAME="axi_interconnect_buffers_S_ARUSER" VECFORMULA="[(C_S_AXI_ARUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_ARVALID" DIR="O" MPD_INDEX="83" NAME="M_AXI_ARVALID" SIGNAME="axi_interconnect_buffers_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_ARREADY" DIR="I" MPD_INDEX="84" NAME="M_AXI_ARREADY" SIGNAME="axi_interconnect_buffers_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_RID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="85" MSB="5" NAME="M_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_RID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="86" MSB="127" NAME="M_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="87" MSB="1" NAME="M_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_buffers_S_RRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_RLAST" DIR="I" MPD_INDEX="88" NAME="M_AXI_RLAST" SIGNAME="axi_interconnect_buffers_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_RUSER" DIR="I" MPD_INDEX="89" NAME="M_AXI_RUSER" SIGNAME="axi_interconnect_buffers_S_RUSER" VECFORMULA="[(C_S_AXI_RUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_RVALID" DIR="I" MPD_INDEX="90" NAME="M_AXI_RVALID" SIGNAME="axi_interconnect_buffers_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_buffers_S_RREADY" DIR="O" MPD_INDEX="91" NAME="M_AXI_RREADY" SIGNAME="axi_interconnect_buffers_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_buffers" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_core" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWREGION"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWUSER"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WUSER"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BUSER"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARREGION"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARUSER"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RUSER"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI" INSTANCE="axi_cdma_0"/>
            <MASTER BUSINTERFACE="M_AXI" INSTANCE="axi2axi_connector_2"/>
            <MASTER BUSINTERFACE="M_AXI" INSTANCE="axi2axi_connector_3"/>
            <MASTER BUSINTERFACE="M_AXI" INSTANCE="axi2axi_connector_4"/>
          </MASTERS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_buffers" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="M_AXI" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWREGION"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARREGION"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1073741824" BASENAME="C_S_AXI_RNG00_BASEADDR" BASEVALUE="0x40000000" BRIDGE_TO="M_AXI" HIGHDECIMAL="1342177279" HIGHNAME="C_S_AXI_RNG00_HIGHADDR" HIGHVALUE="0x4FFFFFFF" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="268435456" SIZEABRV="256M">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG01_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG01_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG02_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG02_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG03_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG03_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG04_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG04_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG05_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG05_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG06_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG06_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG07_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG07_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG08_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG08_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG09_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG09_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG10_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG10_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG11_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG11_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG12_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG12_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG13_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG13_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG14_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG14_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG15_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG15_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="axi2axi_connector_2" IPTYPE="PERIPHERAL" MHS_INDEX="53" MODCLASS="BUS_BRIDGE" MODTYPE="axi2axi_connector">
      <DESCRIPTION TYPE="SHORT">AXI to AXI Connector</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Wire Bridge Between Two AXI Interconnects</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi2axi_connector;v=v1_00_a;d=ds803_axi2axi_connector.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="0" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Addr Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="1" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Data Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_S_AXI_ACLK_FREQ_HZ" TYPE="integer" VALUE="160000000">
          <DESCRIPTION>ACLK Frequency(HZ) </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="3" NAME="C_S_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>ID Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="4" NAME="C_S_AXI_PROTOCOL" TYPE="string" VALUE="AXI4LITE">
          <DESCRIPTION>Protocol </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0">
          <DESCRIPTION>Supports Narrow Burst </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="6" NAME="C_S_AXI_SUPPORTS_READ" TYPE="integer" VALUE="1">
          <DESCRIPTION>Supports Read </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="7" NAME="C_S_AXI_SUPPORTS_WRITE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Supports Write </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_S_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Supports User Signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_S_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AWUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_S_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>ARUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_S_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>WUSER Signal Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_S_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>RUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_S_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>BUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="14" NAME="C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Interconnect Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="15" NAME="C_INTERCONNECT_S_AXI_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Interconnect Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_M_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Master AXI Addr Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="17" NAME="C_M_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Master AXI Data Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="18" NAME="C_M_AXI_PROTOCOL" TYPE="string" VALUE="AXI4LITE">
          <DESCRIPTION>Master AXI Protocol </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="19" NAME="C_M_AXI_ACLK_FREQ_HZ" TYPE="integer" VALUE="160000000">
          <DESCRIPTION>Master AXI ACLK Frequency(HZ)  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="20" NAME="C_M_AXI_SUPPORTS_THREADS" TYPE="integer" VALUE="1">
          <DESCRIPTION>Master AXI Supports Threads </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="21" NAME="C_M_AXI_THREAD_ID_WIDTH" TYPE="integer" VALUE="1">
          <DESCRIPTION>Master AXI Thread ID Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="22" NAME="C_M_AXI_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0">
          <DESCRIPTION>Master AXI Supports Narrow Burst  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="23" NAME="C_M_AXI_SUPPORTS_READ" TYPE="integer" VALUE="1">
          <DESCRIPTION>Master AXI Supports Read </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="24" NAME="C_M_AXI_SUPPORTS_WRITE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Master AXI Supports Write </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="25" NAME="C_M_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Master AXI Supports User Signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="26" NAME="C_M_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI AWUSER Signal Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="27" NAME="C_M_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI ARUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="28" NAME="C_M_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI WUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="29" NAME="C_M_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI RUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="30" NAME="C_M_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI BUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="31" NAME="C_INTERCONNECT_M_AXI_WRITE_ISSUING" TYPE="integer" VALUE="1">
          <DESCRIPTION>Interconnect Master AXI Write Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="32" NAME="C_INTERCONNECT_M_AXI_READ_ISSUING" TYPE="integer" VALUE="1">
          <DESCRIPTION>Interconnect Master AXI Read Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="33" NAME="C_S_AXI_NUM_ADDR_RANGES" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Slave AXI Number of ADDR Ranges </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="34" NAME="C_S_AXI_RNG00_BASEADDR" TYPE="std_logic_vector" VALUE="0x40000000">
          <DESCRIPTION>Slave AXI RNG00 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="35" NAME="C_S_AXI_RNG01_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG01 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="36" NAME="C_S_AXI_RNG02_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG02 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="37" NAME="C_S_AXI_RNG03_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG03 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="38" NAME="C_S_AXI_RNG04_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG04 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="39" NAME="C_S_AXI_RNG05_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG05 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="40" NAME="C_S_AXI_RNG06_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG06 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="41" NAME="C_S_AXI_RNG07_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG07 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="42" NAME="C_S_AXI_RNG08_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG08 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="43" NAME="C_S_AXI_RNG09_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG09 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="44" NAME="C_S_AXI_RNG10_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG10 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="45" NAME="C_S_AXI_RNG11_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG11 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="46" NAME="C_S_AXI_RNG12_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG12 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="47" NAME="C_S_AXI_RNG13_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG13 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="48" NAME="C_S_AXI_RNG14_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG14 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="49" NAME="C_S_AXI_RNG15_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG15 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="50" NAME="C_S_AXI_RNG00_HIGHADDR" TYPE="std_logic_vector" VALUE="0x7FFFFFFF">
          <DESCRIPTION>Slave AXI RNG00 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="51" NAME="C_S_AXI_RNG01_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG01 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="52" NAME="C_S_AXI_RNG02_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG02 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="53" NAME="C_S_AXI_RNG03_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG03 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="54" NAME="C_S_AXI_RNG04_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG04 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="55" NAME="C_S_AXI_RNG05_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG05 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="56" NAME="C_S_AXI_RNG06_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG06 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="57" NAME="C_S_AXI_RNG07_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG07 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="58" NAME="C_S_AXI_RNG08_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG08 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="59" NAME="C_S_AXI_RNG09_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG09 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="60" NAME="C_S_AXI_RNG10_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG10 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="61" NAME="C_S_AXI_RNG11_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG11 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="62" NAME="C_S_AXI_RNG12_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG12 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="63" NAME="C_S_AXI_RNG13_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG13 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="64" NAME="C_S_AXI_RNG14_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG14 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="65" NAME="C_S_AXI_RNG15_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG15 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="4" NAME="C_INTERCONNECT_S_AXI_AW_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="5" NAME="C_INTERCONNECT_S_AXI_AR_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="6" NAME="C_INTERCONNECT_S_AXI_W_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="7" NAME="C_INTERCONNECT_S_AXI_R_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="8" NAME="C_INTERCONNECT_S_AXI_B_REGISTER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI:M_AXI" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI:M_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWID" DIR="I" MPD_INDEX="2" NAME="S_AXI_AWID" SIGNAME="axi_interconnect_periph_160_M_AWID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="3" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="4" MSB="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="5" MSB="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="6" MSB="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="7" MSB="1" NAME="S_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="8" MSB="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="9" MSB="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWREGION" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="10" MSB="3" NAME="S_AXI_AWREGION" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="11" MSB="3" NAME="S_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWUSER" DIR="I" MPD_INDEX="12" NAME="S_AXI_AWUSER" SIGNAME="axi_interconnect_periph_160_M_AWUSER" VECFORMULA="[(C_S_AXI_AWUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_periph_160_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_periph_160_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WID" DIR="I" MPD_INDEX="15" NAME="S_AXI_WID" SIGNAME="axi_interconnect_periph_160_M_WID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="16" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="17" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WLAST" DIR="I" MPD_INDEX="18" NAME="S_AXI_WLAST" SIGNAME="axi_interconnect_periph_160_M_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WUSER" DIR="I" MPD_INDEX="19" NAME="S_AXI_WUSER" SIGNAME="axi_interconnect_periph_160_M_WUSER" VECFORMULA="[(C_S_AXI_WUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WVALID" DIR="I" MPD_INDEX="20" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_periph_160_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WREADY" DIR="O" MPD_INDEX="21" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_periph_160_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_BID" DIR="O" MPD_INDEX="22" NAME="S_AXI_BID" SIGNAME="axi_interconnect_periph_160_M_BID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="23" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_BRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_BUSER" DIR="O" MPD_INDEX="24" NAME="S_AXI_BUSER" SIGNAME="axi_interconnect_periph_160_M_BUSER" VECFORMULA="[(C_S_AXI_BUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_BVALID" DIR="O" MPD_INDEX="25" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_periph_160_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_BREADY" DIR="I" MPD_INDEX="26" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_periph_160_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARID" DIR="I" MPD_INDEX="27" NAME="S_AXI_ARID" SIGNAME="axi_interconnect_periph_160_M_ARID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="28" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="29" MSB="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="30" MSB="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="31" MSB="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="32" MSB="1" NAME="S_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="33" MSB="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="34" MSB="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARREGION" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="35" MSB="3" NAME="S_AXI_ARREGION" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="36" MSB="3" NAME="S_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARUSER" DIR="I" MPD_INDEX="37" NAME="S_AXI_ARUSER" SIGNAME="axi_interconnect_periph_160_M_ARUSER" VECFORMULA="[(C_S_AXI_ARUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARVALID" DIR="I" MPD_INDEX="38" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_periph_160_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARREADY" DIR="O" MPD_INDEX="39" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_periph_160_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RID" DIR="O" MPD_INDEX="40" NAME="S_AXI_RID" SIGNAME="axi_interconnect_periph_160_M_RID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="41" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="42" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RLAST" DIR="O" MPD_INDEX="43" NAME="S_AXI_RLAST" SIGNAME="axi_interconnect_periph_160_M_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RUSER" DIR="O" MPD_INDEX="44" NAME="S_AXI_RUSER" SIGNAME="axi_interconnect_periph_160_M_RUSER" VECFORMULA="[(C_S_AXI_RUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RVALID" DIR="O" MPD_INDEX="45" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_periph_160_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RREADY" DIR="I" MPD_INDEX="46" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_periph_160_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWID" DIR="O" MPD_INDEX="47" NAME="M_AXI_AWID" SIGNAME="axi_interconnect_core_S_AWID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="48" MSB="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="49" MSB="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="50" MSB="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="51" MSB="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWLOCK" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="52" MSB="1" NAME="M_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="53" MSB="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="54" MSB="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWREGION" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="55" MSB="3" NAME="M_AXI_AWREGION" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="56" MSB="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWUSER" DIR="O" MPD_INDEX="57" NAME="M_AXI_AWUSER" SIGNAME="axi_interconnect_core_S_AWUSER" VECFORMULA="[(C_S_AXI_AWUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWVALID" DIR="O" MPD_INDEX="58" NAME="M_AXI_AWVALID" SIGNAME="axi_interconnect_core_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWREADY" DIR="I" MPD_INDEX="59" NAME="M_AXI_AWREADY" SIGNAME="axi_interconnect_core_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WID" DIR="O" MPD_INDEX="60" NAME="M_AXI_WID" SIGNAME="axi_interconnect_core_S_WID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="61" MSB="31" NAME="M_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_core_S_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="62" MSB="3" NAME="M_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_core_S_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WLAST" DIR="O" MPD_INDEX="63" NAME="M_AXI_WLAST" SIGNAME="axi_interconnect_core_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WUSER" DIR="O" MPD_INDEX="64" NAME="M_AXI_WUSER" SIGNAME="axi_interconnect_core_S_WUSER" VECFORMULA="[(C_S_AXI_WUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WVALID" DIR="O" MPD_INDEX="65" NAME="M_AXI_WVALID" SIGNAME="axi_interconnect_core_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WREADY" DIR="I" MPD_INDEX="66" NAME="M_AXI_WREADY" SIGNAME="axi_interconnect_core_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_BID" DIR="I" MPD_INDEX="67" NAME="M_AXI_BID" SIGNAME="axi_interconnect_core_S_BID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="68" MSB="1" NAME="M_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_core_S_BRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_BUSER" DIR="I" MPD_INDEX="69" NAME="M_AXI_BUSER" SIGNAME="axi_interconnect_core_S_BUSER" VECFORMULA="[(C_S_AXI_BUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_BVALID" DIR="I" MPD_INDEX="70" NAME="M_AXI_BVALID" SIGNAME="axi_interconnect_core_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_BREADY" DIR="O" MPD_INDEX="71" NAME="M_AXI_BREADY" SIGNAME="axi_interconnect_core_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARID" DIR="O" MPD_INDEX="72" NAME="M_AXI_ARID" SIGNAME="axi_interconnect_core_S_ARID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="73" MSB="31" NAME="M_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="74" MSB="7" NAME="M_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="75" MSB="2" NAME="M_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="76" MSB="1" NAME="M_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARLOCK" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="77" MSB="1" NAME="M_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="78" MSB="3" NAME="M_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="79" MSB="2" NAME="M_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARREGION" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="80" MSB="3" NAME="M_AXI_ARREGION" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="81" MSB="3" NAME="M_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARUSER" DIR="O" MPD_INDEX="82" NAME="M_AXI_ARUSER" SIGNAME="axi_interconnect_core_S_ARUSER" VECFORMULA="[(C_S_AXI_ARUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARVALID" DIR="O" MPD_INDEX="83" NAME="M_AXI_ARVALID" SIGNAME="axi_interconnect_core_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARREADY" DIR="I" MPD_INDEX="84" NAME="M_AXI_ARREADY" SIGNAME="axi_interconnect_core_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RID" DIR="I" MPD_INDEX="85" NAME="M_AXI_RID" SIGNAME="axi_interconnect_core_S_RID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="86" MSB="31" NAME="M_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_core_S_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="87" MSB="1" NAME="M_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_core_S_RRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RLAST" DIR="I" MPD_INDEX="88" NAME="M_AXI_RLAST" SIGNAME="axi_interconnect_core_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RUSER" DIR="I" MPD_INDEX="89" NAME="M_AXI_RUSER" SIGNAME="axi_interconnect_core_S_RUSER" VECFORMULA="[(C_S_AXI_RUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RVALID" DIR="I" MPD_INDEX="90" NAME="M_AXI_RVALID" SIGNAME="axi_interconnect_core_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RREADY" DIR="O" MPD_INDEX="91" NAME="M_AXI_RREADY" SIGNAME="axi_interconnect_core_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_160" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWREGION"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWUSER"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WUSER"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BUSER"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARREGION"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARUSER"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RUSER"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_core" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1" NAME="M_AXI" PROTOCOL="AXI4LITE" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWREGION"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARREGION"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1073741824" BASENAME="C_S_AXI_RNG00_BASEADDR" BASEVALUE="0x40000000" BRIDGE_TO="M_AXI" HIGHDECIMAL="2147483647" HIGHNAME="C_S_AXI_RNG00_HIGHADDR" HIGHVALUE="0x7FFFFFFF" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="1073741824" SIZEABRV="1G">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG01_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG01_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG02_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG02_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG03_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG03_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG04_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG04_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG05_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG05_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG06_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG06_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG07_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG07_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG08_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG08_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG09_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG09_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG10_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG10_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG11_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG11_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG12_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG12_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG13_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG13_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG14_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG14_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG15_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG15_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="axi2axi_connector_3" IPTYPE="PERIPHERAL" MHS_INDEX="54" MODCLASS="BUS_BRIDGE" MODTYPE="axi2axi_connector">
      <DESCRIPTION TYPE="SHORT">AXI to AXI Connector</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Wire Bridge Between Two AXI Interconnects</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi2axi_connector;v=v1_00_a;d=ds803_axi2axi_connector.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="0" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Addr Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>Data Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_S_AXI_ACLK_FREQ_HZ" TYPE="integer" VALUE="160000000">
          <DESCRIPTION>ACLK Frequency(HZ) </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_S_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>ID Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_S_AXI_PROTOCOL" TYPE="string" VALUE="AXI4">
          <DESCRIPTION>Protocol </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0">
          <DESCRIPTION>Supports Narrow Burst </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="6" NAME="C_S_AXI_SUPPORTS_READ" TYPE="integer" VALUE="1">
          <DESCRIPTION>Supports Read </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="7" NAME="C_S_AXI_SUPPORTS_WRITE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Supports Write </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_S_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Supports User Signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_S_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AWUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_S_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>ARUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_S_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>WUSER Signal Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_S_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>RUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_S_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>BUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="14" NAME="C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>Interconnect Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="15" NAME="C_INTERCONNECT_S_AXI_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>Interconnect Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_M_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Master AXI Addr Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="17" NAME="C_M_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>Master AXI Data Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="18" NAME="C_M_AXI_PROTOCOL" TYPE="string" VALUE="AXI4">
          <DESCRIPTION>Master AXI Protocol </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="19" NAME="C_M_AXI_ACLK_FREQ_HZ" TYPE="integer" VALUE="160000000">
          <DESCRIPTION>Master AXI ACLK Frequency(HZ)  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="20" NAME="C_M_AXI_SUPPORTS_THREADS" TYPE="integer" VALUE="1">
          <DESCRIPTION>Master AXI Supports Threads </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="21" NAME="C_M_AXI_THREAD_ID_WIDTH" TYPE="integer" VALUE="3">
          <DESCRIPTION>Master AXI Thread ID Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="22" NAME="C_M_AXI_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0">
          <DESCRIPTION>Master AXI Supports Narrow Burst  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="23" NAME="C_M_AXI_SUPPORTS_READ" TYPE="integer" VALUE="1">
          <DESCRIPTION>Master AXI Supports Read </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="24" NAME="C_M_AXI_SUPPORTS_WRITE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Master AXI Supports Write </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="25" NAME="C_M_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Master AXI Supports User Signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="26" NAME="C_M_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI AWUSER Signal Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="27" NAME="C_M_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI ARUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="28" NAME="C_M_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI WUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="29" NAME="C_M_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI RUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="30" NAME="C_M_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI BUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="31" NAME="C_INTERCONNECT_M_AXI_WRITE_ISSUING" TYPE="integer" VALUE="8">
          <DESCRIPTION>Interconnect Master AXI Write Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="32" NAME="C_INTERCONNECT_M_AXI_READ_ISSUING" TYPE="integer" VALUE="8">
          <DESCRIPTION>Interconnect Master AXI Read Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="33" NAME="C_S_AXI_NUM_ADDR_RANGES" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Slave AXI Number of ADDR Ranges </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="34" NAME="C_S_AXI_RNG00_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG00 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="35" NAME="C_S_AXI_RNG01_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG01 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="36" NAME="C_S_AXI_RNG02_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG02 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="37" NAME="C_S_AXI_RNG03_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG03 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="38" NAME="C_S_AXI_RNG04_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG04 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="39" NAME="C_S_AXI_RNG05_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG05 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="40" NAME="C_S_AXI_RNG06_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG06 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="41" NAME="C_S_AXI_RNG07_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG07 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="42" NAME="C_S_AXI_RNG08_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG08 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="43" NAME="C_S_AXI_RNG09_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG09 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="44" NAME="C_S_AXI_RNG10_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG10 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="45" NAME="C_S_AXI_RNG11_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG11 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="46" NAME="C_S_AXI_RNG12_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG12 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="47" NAME="C_S_AXI_RNG13_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG13 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="48" NAME="C_S_AXI_RNG14_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG14 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="49" NAME="C_S_AXI_RNG15_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG15 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="50" NAME="C_S_AXI_RNG00_HIGHADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG00 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="51" NAME="C_S_AXI_RNG01_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG01 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="52" NAME="C_S_AXI_RNG02_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG02 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="53" NAME="C_S_AXI_RNG03_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG03 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="54" NAME="C_S_AXI_RNG04_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG04 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="55" NAME="C_S_AXI_RNG05_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG05 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="56" NAME="C_S_AXI_RNG06_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG06 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="57" NAME="C_S_AXI_RNG07_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG07 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="58" NAME="C_S_AXI_RNG08_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG08 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="59" NAME="C_S_AXI_RNG09_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG09 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="60" NAME="C_S_AXI_RNG10_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG10 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="61" NAME="C_S_AXI_RNG11_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG11 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="62" NAME="C_S_AXI_RNG12_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG12 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="63" NAME="C_S_AXI_RNG13_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG13 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="64" NAME="C_S_AXI_RNG14_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG14 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="65" NAME="C_S_AXI_RNG15_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG15 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ETH_A_DMA.M_AXI_SG &amp; ETH_A_DMA.M_AXI_MM2S &amp; ETH_A_DMA.M_AXI_S2MM"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="5" NAME="C_INTERCONNECT_S_AXI_AW_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="6" NAME="C_INTERCONNECT_S_AXI_AR_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="7" NAME="C_INTERCONNECT_S_AXI_W_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="8" NAME="C_INTERCONNECT_S_AXI_R_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="9" NAME="C_INTERCONNECT_S_AXI_B_REGISTER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI:M_AXI" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI:M_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_dma_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWID" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="2" MSB="2" NAME="S_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="3" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="4" MSB="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="5" MSB="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="6" MSB="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="7" MSB="1" NAME="S_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="8" MSB="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="9" MSB="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWREGION" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="10" MSB="3" NAME="S_AXI_AWREGION" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="11" MSB="3" NAME="S_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWUSER" DIR="I" MPD_INDEX="12" NAME="S_AXI_AWUSER" SIGNAME="axi_interconnect_dma_M_AWUSER" VECFORMULA="[(C_S_AXI_AWUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_dma_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_dma_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_WID" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="15" MSB="2" NAME="S_AXI_WID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_WID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="16" MSB="63" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_dma_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="17" MSB="7" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_dma_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_WLAST" DIR="I" MPD_INDEX="18" NAME="S_AXI_WLAST" SIGNAME="axi_interconnect_dma_M_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_WUSER" DIR="I" MPD_INDEX="19" NAME="S_AXI_WUSER" SIGNAME="axi_interconnect_dma_M_WUSER" VECFORMULA="[(C_S_AXI_WUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_WVALID" DIR="I" MPD_INDEX="20" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_dma_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_WREADY" DIR="O" MPD_INDEX="21" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_dma_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_BID" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="22" MSB="2" NAME="S_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_BID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="23" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_dma_M_BRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_BUSER" DIR="O" MPD_INDEX="24" NAME="S_AXI_BUSER" SIGNAME="axi_interconnect_dma_M_BUSER" VECFORMULA="[(C_S_AXI_BUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_BVALID" DIR="O" MPD_INDEX="25" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_dma_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_BREADY" DIR="I" MPD_INDEX="26" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_dma_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARID" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="27" MSB="2" NAME="S_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="28" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="29" MSB="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="30" MSB="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="31" MSB="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="32" MSB="1" NAME="S_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="33" MSB="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="34" MSB="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARREGION" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="35" MSB="3" NAME="S_AXI_ARREGION" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="36" MSB="3" NAME="S_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARUSER" DIR="I" MPD_INDEX="37" NAME="S_AXI_ARUSER" SIGNAME="axi_interconnect_dma_M_ARUSER" VECFORMULA="[(C_S_AXI_ARUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARVALID" DIR="I" MPD_INDEX="38" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_dma_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARREADY" DIR="O" MPD_INDEX="39" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_dma_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_RID" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="40" MSB="2" NAME="S_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_RID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="41" MSB="63" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_dma_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="42" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_dma_M_RRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_RLAST" DIR="O" MPD_INDEX="43" NAME="S_AXI_RLAST" SIGNAME="axi_interconnect_dma_M_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_RUSER" DIR="O" MPD_INDEX="44" NAME="S_AXI_RUSER" SIGNAME="axi_interconnect_dma_M_RUSER" VECFORMULA="[(C_S_AXI_RUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_RVALID" DIR="O" MPD_INDEX="45" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_dma_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_RREADY" DIR="I" MPD_INDEX="46" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_dma_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWID" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="47" MSB="2" NAME="M_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="48" MSB="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="49" MSB="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="50" MSB="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="51" MSB="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWLOCK" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="52" MSB="1" NAME="M_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="53" MSB="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="54" MSB="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWREGION" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="55" MSB="3" NAME="M_AXI_AWREGION" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="56" MSB="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWUSER" DIR="O" MPD_INDEX="57" NAME="M_AXI_AWUSER" SIGNAME="axi_interconnect_core_S_AWUSER" VECFORMULA="[(C_S_AXI_AWUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWVALID" DIR="O" MPD_INDEX="58" NAME="M_AXI_AWVALID" SIGNAME="axi_interconnect_core_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWREADY" DIR="I" MPD_INDEX="59" NAME="M_AXI_AWREADY" SIGNAME="axi_interconnect_core_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WID" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="60" MSB="2" NAME="M_AXI_WID" RIGHT="0" SIGNAME="axi_interconnect_core_S_WID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="61" MSB="63" NAME="M_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_core_S_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="62" MSB="7" NAME="M_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_core_S_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WLAST" DIR="O" MPD_INDEX="63" NAME="M_AXI_WLAST" SIGNAME="axi_interconnect_core_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WUSER" DIR="O" MPD_INDEX="64" NAME="M_AXI_WUSER" SIGNAME="axi_interconnect_core_S_WUSER" VECFORMULA="[(C_S_AXI_WUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WVALID" DIR="O" MPD_INDEX="65" NAME="M_AXI_WVALID" SIGNAME="axi_interconnect_core_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WREADY" DIR="I" MPD_INDEX="66" NAME="M_AXI_WREADY" SIGNAME="axi_interconnect_core_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_BID" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="67" MSB="2" NAME="M_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_core_S_BID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="68" MSB="1" NAME="M_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_core_S_BRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_BUSER" DIR="I" MPD_INDEX="69" NAME="M_AXI_BUSER" SIGNAME="axi_interconnect_core_S_BUSER" VECFORMULA="[(C_S_AXI_BUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_BVALID" DIR="I" MPD_INDEX="70" NAME="M_AXI_BVALID" SIGNAME="axi_interconnect_core_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_BREADY" DIR="O" MPD_INDEX="71" NAME="M_AXI_BREADY" SIGNAME="axi_interconnect_core_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARID" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="72" MSB="2" NAME="M_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="73" MSB="31" NAME="M_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="74" MSB="7" NAME="M_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="75" MSB="2" NAME="M_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="76" MSB="1" NAME="M_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARLOCK" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="77" MSB="1" NAME="M_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="78" MSB="3" NAME="M_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="79" MSB="2" NAME="M_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARREGION" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="80" MSB="3" NAME="M_AXI_ARREGION" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="81" MSB="3" NAME="M_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARUSER" DIR="O" MPD_INDEX="82" NAME="M_AXI_ARUSER" SIGNAME="axi_interconnect_core_S_ARUSER" VECFORMULA="[(C_S_AXI_ARUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARVALID" DIR="O" MPD_INDEX="83" NAME="M_AXI_ARVALID" SIGNAME="axi_interconnect_core_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARREADY" DIR="I" MPD_INDEX="84" NAME="M_AXI_ARREADY" SIGNAME="axi_interconnect_core_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RID" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="85" MSB="2" NAME="M_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_core_S_RID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="86" MSB="63" NAME="M_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_core_S_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="87" MSB="1" NAME="M_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_core_S_RRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RLAST" DIR="I" MPD_INDEX="88" NAME="M_AXI_RLAST" SIGNAME="axi_interconnect_core_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RUSER" DIR="I" MPD_INDEX="89" NAME="M_AXI_RUSER" SIGNAME="axi_interconnect_core_S_RUSER" VECFORMULA="[(C_S_AXI_RUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RVALID" DIR="I" MPD_INDEX="90" NAME="M_AXI_RVALID" SIGNAME="axi_interconnect_core_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RREADY" DIR="O" MPD_INDEX="91" NAME="M_AXI_RREADY" SIGNAME="axi_interconnect_core_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_dma" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWREGION"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWUSER"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WUSER"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BUSER"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARREGION"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARUSER"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RUSER"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_SG" INSTANCE="ETH_A_DMA"/>
            <MASTER BUSINTERFACE="M_AXI_MM2S" INSTANCE="ETH_A_DMA"/>
            <MASTER BUSINTERFACE="M_AXI_S2MM" INSTANCE="ETH_A_DMA"/>
          </MASTERS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_core" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="M_AXI" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWREGION"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARREGION"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_S_AXI_RNG00_BASEADDR" BASEVALUE="0x00000000" BRIDGE_TO="M_AXI" HIGHDECIMAL="4294967295" HIGHNAME="C_S_AXI_RNG00_HIGHADDR" HIGHVALUE="0xFFFFFFFF" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG01_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG01_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG02_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG02_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG03_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG03_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG04_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG04_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG05_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG05_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG06_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG06_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG07_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG07_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG08_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG08_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG09_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG09_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG10_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG10_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG11_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG11_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG12_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG12_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG13_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG13_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG14_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG14_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG15_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG15_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="axi2axi_connector_4" IPTYPE="PERIPHERAL" MHS_INDEX="55" MODCLASS="BUS_BRIDGE" MODTYPE="axi2axi_connector">
      <DESCRIPTION TYPE="SHORT">AXI to AXI Connector</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Wire Bridge Between Two AXI Interconnects</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi2axi_connector;v=v1_00_a;d=ds803_axi2axi_connector.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="0" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Addr Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>Data Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_S_AXI_ACLK_FREQ_HZ" TYPE="integer" VALUE="160000000">
          <DESCRIPTION>ACLK Frequency(HZ) </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_S_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>ID Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_S_AXI_PROTOCOL" TYPE="string" VALUE="AXI4">
          <DESCRIPTION>Protocol </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0">
          <DESCRIPTION>Supports Narrow Burst </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="6" NAME="C_S_AXI_SUPPORTS_READ" TYPE="integer" VALUE="1">
          <DESCRIPTION>Supports Read </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="7" NAME="C_S_AXI_SUPPORTS_WRITE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Supports Write </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_S_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Supports User Signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_S_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AWUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_S_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>ARUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_S_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>WUSER Signal Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_S_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>RUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_S_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>BUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="14" NAME="C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>Interconnect Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="15" NAME="C_INTERCONNECT_S_AXI_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>Interconnect Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_M_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Master AXI Addr Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="17" NAME="C_M_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>Master AXI Data Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="18" NAME="C_M_AXI_PROTOCOL" TYPE="string" VALUE="AXI4">
          <DESCRIPTION>Master AXI Protocol </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="19" NAME="C_M_AXI_ACLK_FREQ_HZ" TYPE="integer" VALUE="160000000">
          <DESCRIPTION>Master AXI ACLK Frequency(HZ)  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="20" NAME="C_M_AXI_SUPPORTS_THREADS" TYPE="integer" VALUE="1">
          <DESCRIPTION>Master AXI Supports Threads </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="21" NAME="C_M_AXI_THREAD_ID_WIDTH" TYPE="integer" VALUE="3">
          <DESCRIPTION>Master AXI Thread ID Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="22" NAME="C_M_AXI_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0">
          <DESCRIPTION>Master AXI Supports Narrow Burst  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="23" NAME="C_M_AXI_SUPPORTS_READ" TYPE="integer" VALUE="1">
          <DESCRIPTION>Master AXI Supports Read </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="24" NAME="C_M_AXI_SUPPORTS_WRITE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Master AXI Supports Write </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="25" NAME="C_M_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Master AXI Supports User Signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="26" NAME="C_M_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI AWUSER Signal Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="27" NAME="C_M_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI ARUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="28" NAME="C_M_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI WUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="29" NAME="C_M_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI RUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="30" NAME="C_M_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI BUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="31" NAME="C_INTERCONNECT_M_AXI_WRITE_ISSUING" TYPE="integer" VALUE="8">
          <DESCRIPTION>Interconnect Master AXI Write Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="32" NAME="C_INTERCONNECT_M_AXI_READ_ISSUING" TYPE="integer" VALUE="8">
          <DESCRIPTION>Interconnect Master AXI Read Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="33" NAME="C_S_AXI_NUM_ADDR_RANGES" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Slave AXI Number of ADDR Ranges </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="34" NAME="C_S_AXI_RNG00_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG00 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="35" NAME="C_S_AXI_RNG01_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG01 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="36" NAME="C_S_AXI_RNG02_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG02 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="37" NAME="C_S_AXI_RNG03_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG03 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="38" NAME="C_S_AXI_RNG04_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG04 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="39" NAME="C_S_AXI_RNG05_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG05 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="40" NAME="C_S_AXI_RNG06_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG06 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="41" NAME="C_S_AXI_RNG07_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG07 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="42" NAME="C_S_AXI_RNG08_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG08 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="43" NAME="C_S_AXI_RNG09_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG09 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="44" NAME="C_S_AXI_RNG10_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG10 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="45" NAME="C_S_AXI_RNG11_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG11 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="46" NAME="C_S_AXI_RNG12_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG12 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="47" NAME="C_S_AXI_RNG13_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG13 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="48" NAME="C_S_AXI_RNG14_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG14 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="49" NAME="C_S_AXI_RNG15_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG15 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="50" NAME="C_S_AXI_RNG00_HIGHADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG00 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="51" NAME="C_S_AXI_RNG01_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG01 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="52" NAME="C_S_AXI_RNG02_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG02 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="53" NAME="C_S_AXI_RNG03_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG03 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="54" NAME="C_S_AXI_RNG04_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG04 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="55" NAME="C_S_AXI_RNG05_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG05 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="56" NAME="C_S_AXI_RNG06_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG06 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="57" NAME="C_S_AXI_RNG07_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG07 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="58" NAME="C_S_AXI_RNG08_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG08 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="59" NAME="C_S_AXI_RNG09_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG09 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="60" NAME="C_S_AXI_RNG10_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG10 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="61" NAME="C_S_AXI_RNG11_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG11 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="62" NAME="C_S_AXI_RNG12_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG12 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="63" NAME="C_S_AXI_RNG13_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG13 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="64" NAME="C_S_AXI_RNG14_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG14 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="65" NAME="C_S_AXI_RNG15_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG15 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ETH_B_DMA.M_AXI_SG &amp; ETH_B_DMA.M_AXI_MM2S &amp; ETH_B_DMA.M_AXI_S2MM"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="3" NAME="C_INTERCONNECT_S_AXI_AW_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="4" NAME="C_INTERCONNECT_S_AXI_AR_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="5" NAME="C_INTERCONNECT_S_AXI_W_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="6" NAME="C_INTERCONNECT_S_AXI_R_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="7" NAME="C_INTERCONNECT_S_AXI_B_REGISTER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI:M_AXI" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="ACLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI:M_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_dma_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWID" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="2" MSB="2" NAME="S_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="3" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="4" MSB="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="5" MSB="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="6" MSB="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="7" MSB="1" NAME="S_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="8" MSB="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="9" MSB="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWREGION" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="10" MSB="3" NAME="S_AXI_AWREGION" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="11" MSB="3" NAME="S_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_dma_M_AWQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWUSER" DIR="I" MPD_INDEX="12" NAME="S_AXI_AWUSER" SIGNAME="axi_interconnect_dma_M_AWUSER" VECFORMULA="[(C_S_AXI_AWUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_dma_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_AWREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_dma_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_WID" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="15" MSB="2" NAME="S_AXI_WID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_WID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="16" MSB="63" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_dma_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="17" MSB="7" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_dma_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_WLAST" DIR="I" MPD_INDEX="18" NAME="S_AXI_WLAST" SIGNAME="axi_interconnect_dma_M_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_WUSER" DIR="I" MPD_INDEX="19" NAME="S_AXI_WUSER" SIGNAME="axi_interconnect_dma_M_WUSER" VECFORMULA="[(C_S_AXI_WUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_WVALID" DIR="I" MPD_INDEX="20" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_dma_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_WREADY" DIR="O" MPD_INDEX="21" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_dma_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_BID" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="22" MSB="2" NAME="S_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_BID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="23" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_dma_M_BRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_BUSER" DIR="O" MPD_INDEX="24" NAME="S_AXI_BUSER" SIGNAME="axi_interconnect_dma_M_BUSER" VECFORMULA="[(C_S_AXI_BUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_BVALID" DIR="O" MPD_INDEX="25" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_dma_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_BREADY" DIR="I" MPD_INDEX="26" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_dma_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARID" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="27" MSB="2" NAME="S_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="28" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="29" MSB="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="30" MSB="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="31" MSB="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="32" MSB="1" NAME="S_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="33" MSB="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="34" MSB="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARREGION" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="35" MSB="3" NAME="S_AXI_ARREGION" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="36" MSB="3" NAME="S_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_dma_M_ARQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARUSER" DIR="I" MPD_INDEX="37" NAME="S_AXI_ARUSER" SIGNAME="axi_interconnect_dma_M_ARUSER" VECFORMULA="[(C_S_AXI_ARUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARVALID" DIR="I" MPD_INDEX="38" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_dma_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_ARREADY" DIR="O" MPD_INDEX="39" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_dma_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_RID" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="40" MSB="2" NAME="S_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_dma_M_RID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="41" MSB="63" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_dma_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="42" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_dma_M_RRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_RLAST" DIR="O" MPD_INDEX="43" NAME="S_AXI_RLAST" SIGNAME="axi_interconnect_dma_M_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_RUSER" DIR="O" MPD_INDEX="44" NAME="S_AXI_RUSER" SIGNAME="axi_interconnect_dma_M_RUSER" VECFORMULA="[(C_S_AXI_RUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_RVALID" DIR="O" MPD_INDEX="45" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_dma_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_dma_M_RREADY" DIR="I" MPD_INDEX="46" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_dma_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_dma" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWID" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="47" MSB="2" NAME="M_AXI_AWID" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="48" MSB="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="49" MSB="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="50" MSB="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="51" MSB="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWLOCK" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="52" MSB="1" NAME="M_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="53" MSB="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="54" MSB="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWREGION" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="55" MSB="3" NAME="M_AXI_AWREGION" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="56" MSB="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_core_S_AWQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWUSER" DIR="O" MPD_INDEX="57" NAME="M_AXI_AWUSER" SIGNAME="axi_interconnect_core_S_AWUSER" VECFORMULA="[(C_S_AXI_AWUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWVALID" DIR="O" MPD_INDEX="58" NAME="M_AXI_AWVALID" SIGNAME="axi_interconnect_core_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_AWREADY" DIR="I" MPD_INDEX="59" NAME="M_AXI_AWREADY" SIGNAME="axi_interconnect_core_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WID" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="60" MSB="2" NAME="M_AXI_WID" RIGHT="0" SIGNAME="axi_interconnect_core_S_WID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="61" MSB="63" NAME="M_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_core_S_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="62" MSB="7" NAME="M_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_core_S_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WLAST" DIR="O" MPD_INDEX="63" NAME="M_AXI_WLAST" SIGNAME="axi_interconnect_core_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WUSER" DIR="O" MPD_INDEX="64" NAME="M_AXI_WUSER" SIGNAME="axi_interconnect_core_S_WUSER" VECFORMULA="[(C_S_AXI_WUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WVALID" DIR="O" MPD_INDEX="65" NAME="M_AXI_WVALID" SIGNAME="axi_interconnect_core_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_WREADY" DIR="I" MPD_INDEX="66" NAME="M_AXI_WREADY" SIGNAME="axi_interconnect_core_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_BID" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="67" MSB="2" NAME="M_AXI_BID" RIGHT="0" SIGNAME="axi_interconnect_core_S_BID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="68" MSB="1" NAME="M_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_core_S_BRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_BUSER" DIR="I" MPD_INDEX="69" NAME="M_AXI_BUSER" SIGNAME="axi_interconnect_core_S_BUSER" VECFORMULA="[(C_S_AXI_BUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_BVALID" DIR="I" MPD_INDEX="70" NAME="M_AXI_BVALID" SIGNAME="axi_interconnect_core_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_BREADY" DIR="O" MPD_INDEX="71" NAME="M_AXI_BREADY" SIGNAME="axi_interconnect_core_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARID" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="72" MSB="2" NAME="M_AXI_ARID" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="73" MSB="31" NAME="M_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="74" MSB="7" NAME="M_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="75" MSB="2" NAME="M_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="76" MSB="1" NAME="M_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARLOCK" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="77" MSB="1" NAME="M_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="78" MSB="3" NAME="M_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="79" MSB="2" NAME="M_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARREGION" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="80" MSB="3" NAME="M_AXI_ARREGION" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="81" MSB="3" NAME="M_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_core_S_ARQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARUSER" DIR="O" MPD_INDEX="82" NAME="M_AXI_ARUSER" SIGNAME="axi_interconnect_core_S_ARUSER" VECFORMULA="[(C_S_AXI_ARUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARVALID" DIR="O" MPD_INDEX="83" NAME="M_AXI_ARVALID" SIGNAME="axi_interconnect_core_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_ARREADY" DIR="I" MPD_INDEX="84" NAME="M_AXI_ARREADY" SIGNAME="axi_interconnect_core_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RID" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="85" MSB="2" NAME="M_AXI_RID" RIGHT="0" SIGNAME="axi_interconnect_core_S_RID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="86" MSB="63" NAME="M_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_core_S_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="87" MSB="1" NAME="M_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_core_S_RRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RLAST" DIR="I" MPD_INDEX="88" NAME="M_AXI_RLAST" SIGNAME="axi_interconnect_core_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RUSER" DIR="I" MPD_INDEX="89" NAME="M_AXI_RUSER" SIGNAME="axi_interconnect_core_S_RUSER" VECFORMULA="[(C_S_AXI_RUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RVALID" DIR="I" MPD_INDEX="90" NAME="M_AXI_RVALID" SIGNAME="axi_interconnect_core_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_core_S_RREADY" DIR="O" MPD_INDEX="91" NAME="M_AXI_RREADY" SIGNAME="axi_interconnect_core_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_core" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_dma" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWREGION"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWUSER"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WUSER"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BUSER"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARREGION"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARUSER"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RUSER"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_SG" INSTANCE="ETH_B_DMA"/>
            <MASTER BUSINTERFACE="M_AXI_MM2S" INSTANCE="ETH_B_DMA"/>
            <MASTER BUSINTERFACE="M_AXI_S2MM" INSTANCE="ETH_B_DMA"/>
          </MASTERS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_core" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="M_AXI" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWREGION"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARREGION"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_S_AXI_RNG00_BASEADDR" BASEVALUE="0x00000000" BRIDGE_TO="M_AXI" HIGHDECIMAL="4294967295" HIGHNAME="C_S_AXI_RNG00_HIGHADDR" HIGHVALUE="0xFFFFFFFF" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG01_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG01_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG02_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG02_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG03_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG03_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG04_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG04_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG05_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG05_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG06_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG06_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG07_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG07_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG08_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG08_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG09_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG09_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG10_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG10_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG11_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG11_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG12_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG12_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG13_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG13_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG14_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG14_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG15_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG15_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="axi2axi_connector_5" IPTYPE="PERIPHERAL" MHS_INDEX="56" MODCLASS="BUS_BRIDGE" MODTYPE="axi2axi_connector">
      <DESCRIPTION TYPE="SHORT">AXI to AXI Connector</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Wire Bridge Between Two AXI Interconnects</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi2axi_connector;v=v1_00_a;d=ds803_axi2axi_connector.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="0" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Addr Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="1" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Data Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_S_AXI_ACLK_FREQ_HZ" TYPE="integer" VALUE="80000000">
          <DESCRIPTION>ACLK Frequency(HZ) </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="3" NAME="C_S_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>ID Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="4" NAME="C_S_AXI_PROTOCOL" TYPE="string" VALUE="AXI4LITE">
          <DESCRIPTION>Protocol </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0">
          <DESCRIPTION>Supports Narrow Burst </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="6" NAME="C_S_AXI_SUPPORTS_READ" TYPE="integer" VALUE="1">
          <DESCRIPTION>Supports Read </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="7" NAME="C_S_AXI_SUPPORTS_WRITE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Supports Write </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_S_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Supports User Signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_S_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AWUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_S_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>ARUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_S_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>WUSER Signal Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_S_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>RUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_S_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>BUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="14" NAME="C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Interconnect Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="15" NAME="C_INTERCONNECT_S_AXI_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Interconnect Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_M_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Master AXI Addr Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="17" NAME="C_M_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Master AXI Data Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="18" NAME="C_M_AXI_PROTOCOL" TYPE="string" VALUE="AXI4LITE">
          <DESCRIPTION>Master AXI Protocol </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="19" NAME="C_M_AXI_ACLK_FREQ_HZ" TYPE="integer" VALUE="80000000">
          <DESCRIPTION>Master AXI ACLK Frequency(HZ)  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="20" NAME="C_M_AXI_SUPPORTS_THREADS" TYPE="integer" VALUE="1">
          <DESCRIPTION>Master AXI Supports Threads </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="21" NAME="C_M_AXI_THREAD_ID_WIDTH" TYPE="integer" VALUE="1">
          <DESCRIPTION>Master AXI Thread ID Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="22" NAME="C_M_AXI_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0">
          <DESCRIPTION>Master AXI Supports Narrow Burst  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="23" NAME="C_M_AXI_SUPPORTS_READ" TYPE="integer" VALUE="1">
          <DESCRIPTION>Master AXI Supports Read </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="24" NAME="C_M_AXI_SUPPORTS_WRITE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Master AXI Supports Write </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="25" NAME="C_M_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Master AXI Supports User Signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="26" NAME="C_M_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI AWUSER Signal Width  </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="27" NAME="C_M_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI ARUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="28" NAME="C_M_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI WUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="29" NAME="C_M_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI RUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="30" NAME="C_M_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master AXI BUSER Signal Width   </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="31" NAME="C_INTERCONNECT_M_AXI_WRITE_ISSUING" TYPE="integer" VALUE="1">
          <DESCRIPTION>Interconnect Master AXI Write Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="32" NAME="C_INTERCONNECT_M_AXI_READ_ISSUING" TYPE="integer" VALUE="1">
          <DESCRIPTION>Interconnect Master AXI Read Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="33" NAME="C_S_AXI_NUM_ADDR_RANGES" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Slave AXI Number of ADDR Ranges </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="34" NAME="C_S_AXI_RNG00_BASEADDR" TYPE="std_logic_vector" VALUE="0x20000000">
          <DESCRIPTION>Slave AXI RNG00 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="35" NAME="C_S_AXI_RNG01_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG01 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="36" NAME="C_S_AXI_RNG02_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG02 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="37" NAME="C_S_AXI_RNG03_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG03 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="38" NAME="C_S_AXI_RNG04_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG04 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="39" NAME="C_S_AXI_RNG05_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG05 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="40" NAME="C_S_AXI_RNG06_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG06 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="41" NAME="C_S_AXI_RNG07_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG07 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="42" NAME="C_S_AXI_RNG08_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG08 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="43" NAME="C_S_AXI_RNG09_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG09 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="44" NAME="C_S_AXI_RNG10_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG10 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="45" NAME="C_S_AXI_RNG11_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG11 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="46" NAME="C_S_AXI_RNG12_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG12 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="47" NAME="C_S_AXI_RNG13_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG13 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="48" NAME="C_S_AXI_RNG14_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG14 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="49" NAME="C_S_AXI_RNG15_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Slave AXI RNG15 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="50" NAME="C_S_AXI_RNG00_HIGHADDR" TYPE="std_logic_vector" VALUE="0x2FFFFFFF">
          <DESCRIPTION>Slave AXI RNG00 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="51" NAME="C_S_AXI_RNG01_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG01 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="52" NAME="C_S_AXI_RNG02_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG02 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="53" NAME="C_S_AXI_RNG03_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG03 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="54" NAME="C_S_AXI_RNG04_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG04 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="55" NAME="C_S_AXI_RNG05_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG05 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="56" NAME="C_S_AXI_RNG06_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG06 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="57" NAME="C_S_AXI_RNG07_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG07 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="58" NAME="C_S_AXI_RNG08_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG08 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="59" NAME="C_S_AXI_RNG09_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG09 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="60" NAME="C_S_AXI_RNG10_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG10 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="61" NAME="C_S_AXI_RNG11_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG11 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="62" NAME="C_S_AXI_RNG12_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG12 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="63" NAME="C_S_AXI_RNG13_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG13 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="64" NAME="C_S_AXI_RNG14_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG14 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="M_AXI" MPD_INDEX="65" NAME="C_S_AXI_RNG15_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Slave AXI RNG15 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="4" NAME="C_INTERCONNECT_S_AXI_AW_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="5" NAME="C_INTERCONNECT_S_AXI_AR_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="6" NAME="C_INTERCONNECT_S_AXI_W_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="7" NAME="C_INTERCONNECT_S_AXI_R_REGISTER" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="8" NAME="C_INTERCONNECT_S_AXI_B_REGISTER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI:M_AXI" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_80MHz" DIR="I" MPD_INDEX="0" NAME="ACLK" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_procbussamp_clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI:M_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="ARESETN" SIGIS="RST" SIGNAME="axi_interconnect_periph_160_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWID" DIR="I" MPD_INDEX="2" NAME="S_AXI_AWID" SIGNAME="axi_interconnect_periph_160_M_AWID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="3" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="4" MSB="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="5" MSB="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="6" MSB="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="7" MSB="1" NAME="S_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="8" MSB="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="9" MSB="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWREGION" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="10" MSB="3" NAME="S_AXI_AWREGION" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="11" MSB="3" NAME="S_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_AWQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWUSER" DIR="I" MPD_INDEX="12" NAME="S_AXI_AWUSER" SIGNAME="axi_interconnect_periph_160_M_AWUSER" VECFORMULA="[(C_S_AXI_AWUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_AWVALID" SIGNAME="axi_interconnect_periph_160_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_AWREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_AWREADY" SIGNAME="axi_interconnect_periph_160_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WID" DIR="I" MPD_INDEX="15" NAME="S_AXI_WID" SIGNAME="axi_interconnect_periph_160_M_WID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="16" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="17" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WLAST" DIR="I" MPD_INDEX="18" NAME="S_AXI_WLAST" SIGNAME="axi_interconnect_periph_160_M_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WUSER" DIR="I" MPD_INDEX="19" NAME="S_AXI_WUSER" SIGNAME="axi_interconnect_periph_160_M_WUSER" VECFORMULA="[(C_S_AXI_WUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WVALID" DIR="I" MPD_INDEX="20" NAME="S_AXI_WVALID" SIGNAME="axi_interconnect_periph_160_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_WREADY" DIR="O" MPD_INDEX="21" NAME="S_AXI_WREADY" SIGNAME="axi_interconnect_periph_160_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_BID" DIR="O" MPD_INDEX="22" NAME="S_AXI_BID" SIGNAME="axi_interconnect_periph_160_M_BID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="23" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_BRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_BUSER" DIR="O" MPD_INDEX="24" NAME="S_AXI_BUSER" SIGNAME="axi_interconnect_periph_160_M_BUSER" VECFORMULA="[(C_S_AXI_BUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_BVALID" DIR="O" MPD_INDEX="25" NAME="S_AXI_BVALID" SIGNAME="axi_interconnect_periph_160_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_BREADY" DIR="I" MPD_INDEX="26" NAME="S_AXI_BREADY" SIGNAME="axi_interconnect_periph_160_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARID" DIR="I" MPD_INDEX="27" NAME="S_AXI_ARID" SIGNAME="axi_interconnect_periph_160_M_ARID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="28" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="29" MSB="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="30" MSB="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="31" MSB="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="32" MSB="1" NAME="S_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="33" MSB="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="34" MSB="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARREGION" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="35" MSB="3" NAME="S_AXI_ARREGION" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="36" MSB="3" NAME="S_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_ARQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARUSER" DIR="I" MPD_INDEX="37" NAME="S_AXI_ARUSER" SIGNAME="axi_interconnect_periph_160_M_ARUSER" VECFORMULA="[(C_S_AXI_ARUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARVALID" DIR="I" MPD_INDEX="38" NAME="S_AXI_ARVALID" SIGNAME="axi_interconnect_periph_160_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_ARREADY" DIR="O" MPD_INDEX="39" NAME="S_AXI_ARREADY" SIGNAME="axi_interconnect_periph_160_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RID" DIR="O" MPD_INDEX="40" NAME="S_AXI_RID" SIGNAME="axi_interconnect_periph_160_M_RID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="41" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="42" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_160_M_RRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RLAST" DIR="O" MPD_INDEX="43" NAME="S_AXI_RLAST" SIGNAME="axi_interconnect_periph_160_M_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RUSER" DIR="O" MPD_INDEX="44" NAME="S_AXI_RUSER" SIGNAME="axi_interconnect_periph_160_M_RUSER" VECFORMULA="[(C_S_AXI_RUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RVALID" DIR="O" MPD_INDEX="45" NAME="S_AXI_RVALID" SIGNAME="axi_interconnect_periph_160_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi_interconnect_periph_160_M_RREADY" DIR="I" MPD_INDEX="46" NAME="S_AXI_RREADY" SIGNAME="axi_interconnect_periph_160_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_160" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_AWID" DIR="O" MPD_INDEX="47" NAME="M_AXI_AWID" SIGNAME="axi_interconnect_periph_80_S_AWID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="48" MSB="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="49" MSB="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_AWLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="50" MSB="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_AWSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="51" MSB="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_AWBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_AWLOCK" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="52" MSB="1" NAME="M_AXI_AWLOCK" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_AWLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="53" MSB="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_AWCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="54" MSB="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_AWPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_AWREGION" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="55" MSB="3" NAME="M_AXI_AWREGION" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_AWREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="56" MSB="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_AWQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_AWUSER" DIR="O" MPD_INDEX="57" NAME="M_AXI_AWUSER" SIGNAME="axi_interconnect_periph_80_S_AWUSER" VECFORMULA="[(C_S_AXI_AWUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_AWVALID" DIR="O" MPD_INDEX="58" NAME="M_AXI_AWVALID" SIGNAME="axi_interconnect_periph_80_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_AWREADY" DIR="I" MPD_INDEX="59" NAME="M_AXI_AWREADY" SIGNAME="axi_interconnect_periph_80_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_WID" DIR="O" MPD_INDEX="60" NAME="M_AXI_WID" SIGNAME="axi_interconnect_periph_80_S_WID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="61" MSB="31" NAME="M_AXI_WDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="62" MSB="3" NAME="M_AXI_WSTRB" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_WLAST" DIR="O" MPD_INDEX="63" NAME="M_AXI_WLAST" SIGNAME="axi_interconnect_periph_80_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_WUSER" DIR="O" MPD_INDEX="64" NAME="M_AXI_WUSER" SIGNAME="axi_interconnect_periph_80_S_WUSER" VECFORMULA="[(C_S_AXI_WUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_WVALID" DIR="O" MPD_INDEX="65" NAME="M_AXI_WVALID" SIGNAME="axi_interconnect_periph_80_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_WREADY" DIR="I" MPD_INDEX="66" NAME="M_AXI_WREADY" SIGNAME="axi_interconnect_periph_80_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_BID" DIR="I" MPD_INDEX="67" NAME="M_AXI_BID" SIGNAME="axi_interconnect_periph_80_S_BID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="68" MSB="1" NAME="M_AXI_BRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_BRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_BUSER" DIR="I" MPD_INDEX="69" NAME="M_AXI_BUSER" SIGNAME="axi_interconnect_periph_80_S_BUSER" VECFORMULA="[(C_S_AXI_BUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_BVALID" DIR="I" MPD_INDEX="70" NAME="M_AXI_BVALID" SIGNAME="axi_interconnect_periph_80_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_BREADY" DIR="O" MPD_INDEX="71" NAME="M_AXI_BREADY" SIGNAME="axi_interconnect_periph_80_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_ARID" DIR="O" MPD_INDEX="72" NAME="M_AXI_ARID" SIGNAME="axi_interconnect_periph_80_S_ARID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="73" MSB="31" NAME="M_AXI_ARADDR" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="74" MSB="7" NAME="M_AXI_ARLEN" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_ARLEN" VECFORMULA="[(8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="75" MSB="2" NAME="M_AXI_ARSIZE" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_ARSIZE" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="76" MSB="1" NAME="M_AXI_ARBURST" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_ARBURST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_ARLOCK" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="77" MSB="1" NAME="M_AXI_ARLOCK" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_ARLOCK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="78" MSB="3" NAME="M_AXI_ARCACHE" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_ARCACHE" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="79" MSB="2" NAME="M_AXI_ARPROT" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_ARPROT" VECFORMULA="[(3-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_ARREGION" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="80" MSB="3" NAME="M_AXI_ARREGION" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_ARREGION" VECFORMULA="[(4-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="81" MSB="3" NAME="M_AXI_ARQOS" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_ARQOS" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_ARUSER" DIR="O" MPD_INDEX="82" NAME="M_AXI_ARUSER" SIGNAME="axi_interconnect_periph_80_S_ARUSER" VECFORMULA="[(C_S_AXI_ARUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_ARVALID" DIR="O" MPD_INDEX="83" NAME="M_AXI_ARVALID" SIGNAME="axi_interconnect_periph_80_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_ARREADY" DIR="I" MPD_INDEX="84" NAME="M_AXI_ARREADY" SIGNAME="axi_interconnect_periph_80_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_RID" DIR="I" MPD_INDEX="85" NAME="M_AXI_RID" SIGNAME="axi_interconnect_periph_80_S_RID" VECFORMULA="[(C_S_AXI_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="86" MSB="31" NAME="M_AXI_RDATA" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="87" MSB="1" NAME="M_AXI_RRESP" RIGHT="0" SIGNAME="axi_interconnect_periph_80_S_RRESP" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_RLAST" DIR="I" MPD_INDEX="88" NAME="M_AXI_RLAST" SIGNAME="axi_interconnect_periph_80_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_RUSER" DIR="I" MPD_INDEX="89" NAME="M_AXI_RUSER" SIGNAME="axi_interconnect_periph_80_S_RUSER" VECFORMULA="[(C_S_AXI_RUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_RVALID" DIR="I" MPD_INDEX="90" NAME="M_AXI_RVALID" SIGNAME="axi_interconnect_periph_80_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="axi_interconnect_periph_80_S_RREADY" DIR="O" MPD_INDEX="91" NAME="M_AXI_RREADY" SIGNAME="axi_interconnect_periph_80_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_periph_80" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_160" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWREGION"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWUSER"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WUSER"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BUSER"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARREGION"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARUSER"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RUSER"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_periph_80" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="M_AXI" PROTOCOL="AXI4LITE" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWREGION"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARREGION"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="536870912" BASENAME="C_S_AXI_RNG00_BASEADDR" BASEVALUE="0x20000000" BRIDGE_TO="M_AXI" HIGHDECIMAL="805306367" HIGHNAME="C_S_AXI_RNG00_HIGHADDR" HIGHVALUE="0x2FFFFFFF" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="268435456" SIZEABRV="256M">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG01_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG01_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG02_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG02_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG03_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG03_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG04_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG04_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG05_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG05_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG06_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG06_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG07_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG07_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG08_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG08_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG09_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG09_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG10_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG10_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG11_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG11_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG12_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG12_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG13_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG13_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG14_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG14_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_RNG15_BASEADDR" BASEVALUE="0xFFFFFFFF" BRIDGE_TO="M_AXI" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_RNG15_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x1000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
  </MODULES>

</EDKSYSTEM>