<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4777" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4777{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4777{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4777{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4777{left:209px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#t5_4777{left:294px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t6_4777{left:100px;bottom:1045px;letter-spacing:-0.11px;}
#t7_4777{left:101px;bottom:1028px;letter-spacing:-0.13px;}
#t8_4777{left:238px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t9_4777{left:478px;bottom:1028px;letter-spacing:-0.14px;}
#ta_4777{left:651px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tb_4777{left:87px;bottom:1004px;letter-spacing:-0.16px;}
#tc_4777{left:142px;bottom:1004px;letter-spacing:-0.15px;}
#td_4777{left:81px;bottom:979px;letter-spacing:-0.17px;}
#te_4777{left:137px;bottom:979px;letter-spacing:-0.17px;}
#tf_4777{left:188px;bottom:979px;letter-spacing:-0.15px;}
#tg_4777{left:462px;bottom:979px;letter-spacing:-0.13px;}
#th_4777{left:544px;bottom:979px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_4777{left:81px;bottom:955px;letter-spacing:-0.16px;}
#tj_4777{left:137px;bottom:955px;letter-spacing:-0.16px;}
#tk_4777{left:188px;bottom:955px;letter-spacing:-0.16px;}
#tl_4777{left:462px;bottom:955px;letter-spacing:-0.14px;}
#tm_4777{left:544px;bottom:955px;letter-spacing:-0.12px;}
#tn_4777{left:81px;bottom:930px;letter-spacing:-0.16px;}
#to_4777{left:137px;bottom:930px;letter-spacing:-0.16px;}
#tp_4777{left:188px;bottom:930px;letter-spacing:-0.15px;}
#tq_4777{left:462px;bottom:930px;letter-spacing:-0.14px;}
#tr_4777{left:544px;bottom:930px;letter-spacing:-0.12px;}
#ts_4777{left:81px;bottom:906px;letter-spacing:-0.17px;}
#tt_4777{left:137px;bottom:906px;letter-spacing:-0.16px;}
#tu_4777{left:188px;bottom:906px;letter-spacing:-0.15px;}
#tv_4777{left:462px;bottom:906px;letter-spacing:-0.13px;}
#tw_4777{left:544px;bottom:906px;letter-spacing:-0.12px;}
#tx_4777{left:81px;bottom:881px;letter-spacing:-0.17px;}
#ty_4777{left:137px;bottom:881px;letter-spacing:-0.16px;}
#tz_4777{left:188px;bottom:881px;letter-spacing:-0.15px;}
#t10_4777{left:462px;bottom:881px;letter-spacing:-0.13px;}
#t11_4777{left:544px;bottom:881px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_4777{left:81px;bottom:857px;letter-spacing:-0.17px;}
#t13_4777{left:137px;bottom:857px;letter-spacing:-0.17px;}
#t14_4777{left:188px;bottom:857px;letter-spacing:-0.15px;}
#t15_4777{left:462px;bottom:857px;letter-spacing:-0.14px;}
#t16_4777{left:544px;bottom:857px;letter-spacing:-0.12px;}
#t17_4777{left:544px;bottom:840px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_4777{left:81px;bottom:816px;letter-spacing:-0.17px;}
#t19_4777{left:137px;bottom:816px;letter-spacing:-0.17px;}
#t1a_4777{left:188px;bottom:816px;letter-spacing:-0.15px;}
#t1b_4777{left:462px;bottom:816px;letter-spacing:-0.14px;}
#t1c_4777{left:544px;bottom:816px;letter-spacing:-0.12px;}
#t1d_4777{left:544px;bottom:799px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_4777{left:81px;bottom:774px;letter-spacing:-0.17px;}
#t1f_4777{left:137px;bottom:774px;letter-spacing:-0.16px;}
#t1g_4777{left:188px;bottom:774px;letter-spacing:-0.15px;}
#t1h_4777{left:462px;bottom:774px;letter-spacing:-0.13px;}
#t1i_4777{left:544px;bottom:774px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1j_4777{left:81px;bottom:750px;letter-spacing:-0.17px;}
#t1k_4777{left:137px;bottom:750px;letter-spacing:-0.16px;}
#t1l_4777{left:188px;bottom:750px;letter-spacing:-0.15px;}
#t1m_4777{left:462px;bottom:750px;letter-spacing:-0.13px;}
#t1n_4777{left:544px;bottom:750px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_4777{left:81px;bottom:726px;letter-spacing:-0.17px;}
#t1p_4777{left:137px;bottom:726px;letter-spacing:-0.17px;}
#t1q_4777{left:188px;bottom:726px;letter-spacing:-0.16px;}
#t1r_4777{left:462px;bottom:726px;letter-spacing:-0.14px;}
#t1s_4777{left:544px;bottom:726px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_4777{left:81px;bottom:701px;letter-spacing:-0.17px;}
#t1u_4777{left:137px;bottom:701px;letter-spacing:-0.16px;}
#t1v_4777{left:188px;bottom:701px;letter-spacing:-0.15px;}
#t1w_4777{left:462px;bottom:701px;letter-spacing:-0.14px;}
#t1x_4777{left:544px;bottom:701px;letter-spacing:-0.13px;}
#t1y_4777{left:81px;bottom:677px;letter-spacing:-0.17px;}
#t1z_4777{left:137px;bottom:677px;letter-spacing:-0.17px;}
#t20_4777{left:188px;bottom:677px;letter-spacing:-0.15px;}
#t21_4777{left:462px;bottom:677px;letter-spacing:-0.13px;}
#t22_4777{left:544px;bottom:677px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t23_4777{left:81px;bottom:652px;letter-spacing:-0.17px;}
#t24_4777{left:137px;bottom:652px;letter-spacing:-0.17px;}
#t25_4777{left:188px;bottom:652px;letter-spacing:-0.15px;}
#t26_4777{left:462px;bottom:652px;letter-spacing:-0.13px;}
#t27_4777{left:544px;bottom:652px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t28_4777{left:81px;bottom:628px;letter-spacing:-0.17px;}
#t29_4777{left:137px;bottom:628px;letter-spacing:-0.17px;}
#t2a_4777{left:188px;bottom:628px;letter-spacing:-0.15px;}
#t2b_4777{left:462px;bottom:628px;letter-spacing:-0.13px;}
#t2c_4777{left:544px;bottom:628px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t2d_4777{left:81px;bottom:603px;letter-spacing:-0.17px;}
#t2e_4777{left:137px;bottom:603px;letter-spacing:-0.17px;}
#t2f_4777{left:188px;bottom:603px;letter-spacing:-0.15px;}
#t2g_4777{left:462px;bottom:603px;letter-spacing:-0.13px;}
#t2h_4777{left:544px;bottom:603px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t2i_4777{left:81px;bottom:579px;letter-spacing:-0.17px;}
#t2j_4777{left:137px;bottom:579px;letter-spacing:-0.16px;}
#t2k_4777{left:188px;bottom:579px;letter-spacing:-0.15px;}
#t2l_4777{left:462px;bottom:579px;letter-spacing:-0.13px;}
#t2m_4777{left:544px;bottom:579px;letter-spacing:-0.12px;}
#t2n_4777{left:81px;bottom:554px;letter-spacing:-0.17px;}
#t2o_4777{left:137px;bottom:554px;letter-spacing:-0.16px;}
#t2p_4777{left:188px;bottom:554px;letter-spacing:-0.15px;}
#t2q_4777{left:462px;bottom:554px;letter-spacing:-0.13px;}
#t2r_4777{left:544px;bottom:554px;letter-spacing:-0.13px;}
#t2s_4777{left:81px;bottom:530px;letter-spacing:-0.17px;}
#t2t_4777{left:137px;bottom:530px;letter-spacing:-0.16px;}
#t2u_4777{left:188px;bottom:530px;letter-spacing:-0.15px;}
#t2v_4777{left:462px;bottom:530px;letter-spacing:-0.13px;}
#t2w_4777{left:544px;bottom:530px;letter-spacing:-0.13px;}
#t2x_4777{left:81px;bottom:506px;letter-spacing:-0.17px;}
#t2y_4777{left:137px;bottom:506px;letter-spacing:-0.16px;}
#t2z_4777{left:188px;bottom:506px;letter-spacing:-0.15px;}
#t30_4777{left:462px;bottom:506px;letter-spacing:-0.13px;}
#t31_4777{left:544px;bottom:506px;letter-spacing:-0.13px;}
#t32_4777{left:81px;bottom:481px;letter-spacing:-0.17px;}
#t33_4777{left:137px;bottom:481px;letter-spacing:-0.16px;}
#t34_4777{left:188px;bottom:481px;letter-spacing:-0.15px;}
#t35_4777{left:462px;bottom:481px;letter-spacing:-0.13px;}
#t36_4777{left:544px;bottom:481px;letter-spacing:-0.13px;}
#t37_4777{left:81px;bottom:457px;letter-spacing:-0.17px;}
#t38_4777{left:137px;bottom:457px;letter-spacing:-0.17px;}
#t39_4777{left:188px;bottom:457px;letter-spacing:-0.16px;}
#t3a_4777{left:462px;bottom:457px;letter-spacing:-0.14px;}
#t3b_4777{left:544px;bottom:457px;letter-spacing:-0.13px;}
#t3c_4777{left:81px;bottom:432px;letter-spacing:-0.17px;}
#t3d_4777{left:137px;bottom:432px;letter-spacing:-0.16px;}
#t3e_4777{left:188px;bottom:432px;letter-spacing:-0.15px;}
#t3f_4777{left:462px;bottom:432px;letter-spacing:-0.13px;}
#t3g_4777{left:544px;bottom:432px;letter-spacing:-0.12px;}
#t3h_4777{left:81px;bottom:408px;letter-spacing:-0.15px;}
#t3i_4777{left:137px;bottom:408px;letter-spacing:-0.15px;}
#t3j_4777{left:188px;bottom:408px;letter-spacing:-0.17px;}
#t3k_4777{left:462px;bottom:408px;letter-spacing:-0.14px;}
#t3l_4777{left:544px;bottom:408px;letter-spacing:-0.12px;}
#t3m_4777{left:544px;bottom:391px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3n_4777{left:81px;bottom:367px;letter-spacing:-0.15px;}
#t3o_4777{left:137px;bottom:367px;letter-spacing:-0.15px;}
#t3p_4777{left:188px;bottom:367px;letter-spacing:-0.17px;}
#t3q_4777{left:462px;bottom:367px;letter-spacing:-0.14px;}
#t3r_4777{left:544px;bottom:367px;letter-spacing:-0.12px;}
#t3s_4777{left:544px;bottom:350px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3t_4777{left:81px;bottom:325px;letter-spacing:-0.15px;}
#t3u_4777{left:137px;bottom:325px;letter-spacing:-0.15px;}
#t3v_4777{left:188px;bottom:325px;letter-spacing:-0.17px;}
#t3w_4777{left:462px;bottom:325px;letter-spacing:-0.14px;}
#t3x_4777{left:544px;bottom:325px;letter-spacing:-0.12px;}
#t3y_4777{left:544px;bottom:309px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3z_4777{left:81px;bottom:284px;letter-spacing:-0.15px;}
#t40_4777{left:137px;bottom:284px;letter-spacing:-0.15px;}
#t41_4777{left:188px;bottom:284px;letter-spacing:-0.17px;}
#t42_4777{left:462px;bottom:284px;letter-spacing:-0.14px;}
#t43_4777{left:544px;bottom:284px;letter-spacing:-0.12px;}
#t44_4777{left:544px;bottom:267px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t45_4777{left:81px;bottom:243px;letter-spacing:-0.17px;}
#t46_4777{left:137px;bottom:243px;letter-spacing:-0.16px;}
#t47_4777{left:188px;bottom:243px;letter-spacing:-0.14px;}
#t48_4777{left:462px;bottom:243px;letter-spacing:-0.13px;}
#t49_4777{left:544px;bottom:243px;letter-spacing:-0.12px;}
#t4a_4777{left:81px;bottom:218px;letter-spacing:-0.17px;}
#t4b_4777{left:137px;bottom:218px;letter-spacing:-0.16px;}
#t4c_4777{left:188px;bottom:218px;letter-spacing:-0.15px;}
#t4d_4777{left:462px;bottom:218px;letter-spacing:-0.14px;}
#t4e_4777{left:544px;bottom:218px;letter-spacing:-0.13px;}
#t4f_4777{left:81px;bottom:194px;letter-spacing:-0.17px;}
#t4g_4777{left:137px;bottom:194px;letter-spacing:-0.16px;}
#t4h_4777{left:188px;bottom:194px;letter-spacing:-0.15px;}
#t4i_4777{left:462px;bottom:194px;letter-spacing:-0.14px;}
#t4j_4777{left:544px;bottom:194px;letter-spacing:-0.13px;}
#t4k_4777{left:81px;bottom:169px;letter-spacing:-0.17px;}
#t4l_4777{left:137px;bottom:169px;letter-spacing:-0.16px;}
#t4m_4777{left:188px;bottom:169px;letter-spacing:-0.15px;}
#t4n_4777{left:462px;bottom:169px;letter-spacing:-0.14px;}
#t4o_4777{left:544px;bottom:169px;letter-spacing:-0.13px;}
#t4p_4777{left:81px;bottom:145px;letter-spacing:-0.17px;}
#t4q_4777{left:137px;bottom:145px;letter-spacing:-0.16px;}
#t4r_4777{left:188px;bottom:145px;letter-spacing:-0.15px;}
#t4s_4777{left:462px;bottom:145px;letter-spacing:-0.14px;}
#t4t_4777{left:544px;bottom:145px;letter-spacing:-0.13px;}
#t4u_4777{left:81px;bottom:121px;letter-spacing:-0.17px;}
#t4v_4777{left:137px;bottom:121px;letter-spacing:-0.15px;}
#t4w_4777{left:188px;bottom:121px;letter-spacing:-0.17px;}
#t4x_4777{left:462px;bottom:121px;letter-spacing:-0.14px;}
#t4y_4777{left:544px;bottom:121px;letter-spacing:-0.12px;}

.s1_4777{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4777{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4777{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4777{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s5_4777{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4777" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4777Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4777" style="-webkit-user-select: none;"><object width="935" height="1210" data="4777/4777.svg" type="image/svg+xml" id="pdf4777" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4777" class="t s1_4777">Vol. 4 </span><span id="t2_4777" class="t s1_4777">2-255 </span>
<span id="t3_4777" class="t s2_4777">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4777" class="t s3_4777">Table 2-33. </span><span id="t5_4777" class="t s3_4777">Uncore PMU MSRs in the Intel® Xeon® Processor E5 v3 Family </span>
<span id="t6_4777" class="t s4_4777">Register </span>
<span id="t7_4777" class="t s4_4777">Address </span><span id="t8_4777" class="t s4_4777">Register Name / Bit Fields </span><span id="t9_4777" class="t s4_4777">Scope </span><span id="ta_4777" class="t s4_4777">Bit Description </span>
<span id="tb_4777" class="t s4_4777">Hex </span><span id="tc_4777" class="t s4_4777">Dec </span>
<span id="td_4777" class="t s5_4777">700H </span><span id="te_4777" class="t s5_4777">1792 </span><span id="tf_4777" class="t s5_4777">MSR_PMON_GLOBAL_CTL </span><span id="tg_4777" class="t s5_4777">Package </span><span id="th_4777" class="t s5_4777">Uncore Perfmon Per-Socket Global Control </span>
<span id="ti_4777" class="t s5_4777">701H </span><span id="tj_4777" class="t s5_4777">1793 </span><span id="tk_4777" class="t s5_4777">MSR_PMON_GLOBAL_STATUS </span><span id="tl_4777" class="t s5_4777">Package </span><span id="tm_4777" class="t s5_4777">Uncore Perfmon Per-Socket Global Status </span>
<span id="tn_4777" class="t s5_4777">702H </span><span id="to_4777" class="t s5_4777">1794 </span><span id="tp_4777" class="t s5_4777">MSR_PMON_GLOBAL_CONFIG </span><span id="tq_4777" class="t s5_4777">Package </span><span id="tr_4777" class="t s5_4777">Uncore Perfmon Per-Socket Global Configuration </span>
<span id="ts_4777" class="t s5_4777">703H </span><span id="tt_4777" class="t s5_4777">1795 </span><span id="tu_4777" class="t s5_4777">MSR_U_PMON_UCLK_FIXED_CTL </span><span id="tv_4777" class="t s5_4777">Package </span><span id="tw_4777" class="t s5_4777">Uncore U-Box UCLK Fixed Counter Control </span>
<span id="tx_4777" class="t s5_4777">704H </span><span id="ty_4777" class="t s5_4777">1796 </span><span id="tz_4777" class="t s5_4777">MSR_U_PMON_UCLK_FIXED_CTR </span><span id="t10_4777" class="t s5_4777">Package </span><span id="t11_4777" class="t s5_4777">Uncore U-Box UCLK Fixed Counter </span>
<span id="t12_4777" class="t s5_4777">705H </span><span id="t13_4777" class="t s5_4777">1797 </span><span id="t14_4777" class="t s5_4777">MSR_U_PMON_EVNTSEL0 </span><span id="t15_4777" class="t s5_4777">Package </span><span id="t16_4777" class="t s5_4777">Uncore U-Box Perfmon Event Select for U-Box </span>
<span id="t17_4777" class="t s5_4777">Counter 0 </span>
<span id="t18_4777" class="t s5_4777">706H </span><span id="t19_4777" class="t s5_4777">1798 </span><span id="t1a_4777" class="t s5_4777">MSR_U_PMON_EVNTSEL1 </span><span id="t1b_4777" class="t s5_4777">Package </span><span id="t1c_4777" class="t s5_4777">Uncore U-Box Perfmon Event Select for U-Box </span>
<span id="t1d_4777" class="t s5_4777">Counter 1 </span>
<span id="t1e_4777" class="t s5_4777">708H </span><span id="t1f_4777" class="t s5_4777">1800 </span><span id="t1g_4777" class="t s5_4777">MSR_U_PMON_BOX_STATUS </span><span id="t1h_4777" class="t s5_4777">Package </span><span id="t1i_4777" class="t s5_4777">Uncore U-Box Perfmon U-Box Wide Status </span>
<span id="t1j_4777" class="t s5_4777">709H </span><span id="t1k_4777" class="t s5_4777">1801 </span><span id="t1l_4777" class="t s5_4777">MSR_U_PMON_CTR0 </span><span id="t1m_4777" class="t s5_4777">Package </span><span id="t1n_4777" class="t s5_4777">Uncore U-Box Perfmon Counter 0 </span>
<span id="t1o_4777" class="t s5_4777">70AH </span><span id="t1p_4777" class="t s5_4777">1802 </span><span id="t1q_4777" class="t s5_4777">MSR_U_PMON_CTR1 </span><span id="t1r_4777" class="t s5_4777">Package </span><span id="t1s_4777" class="t s5_4777">Uncore U-Box Perfmon Counter 1 </span>
<span id="t1t_4777" class="t s5_4777">710H </span><span id="t1u_4777" class="t s5_4777">1808 </span><span id="t1v_4777" class="t s5_4777">MSR_PCU_PMON_BOX_CTL </span><span id="t1w_4777" class="t s5_4777">Package </span><span id="t1x_4777" class="t s5_4777">Uncore PCU Perfmon for PCU-Box-Wide Control </span>
<span id="t1y_4777" class="t s5_4777">711H </span><span id="t1z_4777" class="t s5_4777">1809 </span><span id="t20_4777" class="t s5_4777">MSR_PCU_PMON_EVNTSEL0 </span><span id="t21_4777" class="t s5_4777">Package </span><span id="t22_4777" class="t s5_4777">Uncore PCU Perfmon Event Select for PCU Counter 0 </span>
<span id="t23_4777" class="t s5_4777">712H </span><span id="t24_4777" class="t s5_4777">1810 </span><span id="t25_4777" class="t s5_4777">MSR_PCU_PMON_EVNTSEL1 </span><span id="t26_4777" class="t s5_4777">Package </span><span id="t27_4777" class="t s5_4777">Uncore PCU Perfmon Event Select for PCU Counter 1 </span>
<span id="t28_4777" class="t s5_4777">713H </span><span id="t29_4777" class="t s5_4777">1811 </span><span id="t2a_4777" class="t s5_4777">MSR_PCU_PMON_EVNTSEL2 </span><span id="t2b_4777" class="t s5_4777">Package </span><span id="t2c_4777" class="t s5_4777">Uncore PCU Perfmon Event Select for PCU Counter 2 </span>
<span id="t2d_4777" class="t s5_4777">714H </span><span id="t2e_4777" class="t s5_4777">1812 </span><span id="t2f_4777" class="t s5_4777">MSR_PCU_PMON_EVNTSEL3 </span><span id="t2g_4777" class="t s5_4777">Package </span><span id="t2h_4777" class="t s5_4777">Uncore PCU Perfmon Event Select for PCU Counter 3 </span>
<span id="t2i_4777" class="t s5_4777">715H </span><span id="t2j_4777" class="t s5_4777">1813 </span><span id="t2k_4777" class="t s5_4777">MSR_PCU_PMON_BOX_FILTER </span><span id="t2l_4777" class="t s5_4777">Package </span><span id="t2m_4777" class="t s5_4777">Uncore PCU Perfmon Box-Wide Filter </span>
<span id="t2n_4777" class="t s5_4777">716H </span><span id="t2o_4777" class="t s5_4777">1814 </span><span id="t2p_4777" class="t s5_4777">MSR_PCU_PMON_BOX_STATUS </span><span id="t2q_4777" class="t s5_4777">Package </span><span id="t2r_4777" class="t s5_4777">Uncore PCU Perfmon Box Wide Status </span>
<span id="t2s_4777" class="t s5_4777">717H </span><span id="t2t_4777" class="t s5_4777">1815 </span><span id="t2u_4777" class="t s5_4777">MSR_PCU_PMON_CTR0 </span><span id="t2v_4777" class="t s5_4777">Package </span><span id="t2w_4777" class="t s5_4777">Uncore PCU Perfmon Counter 0 </span>
<span id="t2x_4777" class="t s5_4777">718H </span><span id="t2y_4777" class="t s5_4777">1816 </span><span id="t2z_4777" class="t s5_4777">MSR_PCU_PMON_CTR1 </span><span id="t30_4777" class="t s5_4777">Package </span><span id="t31_4777" class="t s5_4777">Uncore PCU Perfmon Counter 1 </span>
<span id="t32_4777" class="t s5_4777">719H </span><span id="t33_4777" class="t s5_4777">1817 </span><span id="t34_4777" class="t s5_4777">MSR_PCU_PMON_CTR2 </span><span id="t35_4777" class="t s5_4777">Package </span><span id="t36_4777" class="t s5_4777">Uncore PCU Perfmon Counter 2 </span>
<span id="t37_4777" class="t s5_4777">71AH </span><span id="t38_4777" class="t s5_4777">1818 </span><span id="t39_4777" class="t s5_4777">MSR_PCU_PMON_CTR3 </span><span id="t3a_4777" class="t s5_4777">Package </span><span id="t3b_4777" class="t s5_4777">Uncore PCU Perfmon Counter 3 </span>
<span id="t3c_4777" class="t s5_4777">720H </span><span id="t3d_4777" class="t s5_4777">1824 </span><span id="t3e_4777" class="t s5_4777">MSR_S0_PMON_BOX_CTL </span><span id="t3f_4777" class="t s5_4777">Package </span><span id="t3g_4777" class="t s5_4777">Uncore SBo 0 Perfmon for SBo 0 Box-Wide Control </span>
<span id="t3h_4777" class="t s5_4777">721H </span><span id="t3i_4777" class="t s5_4777">1825 </span><span id="t3j_4777" class="t s5_4777">MSR_S0_PMON_EVNTSEL0 </span><span id="t3k_4777" class="t s5_4777">Package </span><span id="t3l_4777" class="t s5_4777">Uncore SBo 0 Perfmon Event Select for SBo 0 </span>
<span id="t3m_4777" class="t s5_4777">Counter 0 </span>
<span id="t3n_4777" class="t s5_4777">722H </span><span id="t3o_4777" class="t s5_4777">1826 </span><span id="t3p_4777" class="t s5_4777">MSR_S0_PMON_EVNTSEL1 </span><span id="t3q_4777" class="t s5_4777">Package </span><span id="t3r_4777" class="t s5_4777">Uncore SBo 0 Perfmon Event Select for SBo 0 </span>
<span id="t3s_4777" class="t s5_4777">Counter 1 </span>
<span id="t3t_4777" class="t s5_4777">723H </span><span id="t3u_4777" class="t s5_4777">1827 </span><span id="t3v_4777" class="t s5_4777">MSR_S0_PMON_EVNTSEL2 </span><span id="t3w_4777" class="t s5_4777">Package </span><span id="t3x_4777" class="t s5_4777">Uncore SBo 0 Perfmon Event Select for SBo 0 </span>
<span id="t3y_4777" class="t s5_4777">Counter 2 </span>
<span id="t3z_4777" class="t s5_4777">724H </span><span id="t40_4777" class="t s5_4777">1828 </span><span id="t41_4777" class="t s5_4777">MSR_S0_PMON_EVNTSEL3 </span><span id="t42_4777" class="t s5_4777">Package </span><span id="t43_4777" class="t s5_4777">Uncore SBo 0 Perfmon Event Select for SBo 0 </span>
<span id="t44_4777" class="t s5_4777">Counter 3 </span>
<span id="t45_4777" class="t s5_4777">725H </span><span id="t46_4777" class="t s5_4777">1829 </span><span id="t47_4777" class="t s5_4777">MSR_S0_PMON_BOX_FILTER </span><span id="t48_4777" class="t s5_4777">Package </span><span id="t49_4777" class="t s5_4777">Uncore SBo 0 Perfmon Box-Wide Filter </span>
<span id="t4a_4777" class="t s5_4777">726H </span><span id="t4b_4777" class="t s5_4777">1830 </span><span id="t4c_4777" class="t s5_4777">MSR_S0_PMON_CTR0 </span><span id="t4d_4777" class="t s5_4777">Package </span><span id="t4e_4777" class="t s5_4777">Uncore SBo 0 Perfmon Counter 0 </span>
<span id="t4f_4777" class="t s5_4777">727H </span><span id="t4g_4777" class="t s5_4777">1831 </span><span id="t4h_4777" class="t s5_4777">MSR_S0_PMON_CTR1 </span><span id="t4i_4777" class="t s5_4777">Package </span><span id="t4j_4777" class="t s5_4777">Uncore SBo 0 Perfmon Counter 1 </span>
<span id="t4k_4777" class="t s5_4777">728H </span><span id="t4l_4777" class="t s5_4777">1832 </span><span id="t4m_4777" class="t s5_4777">MSR_S0_PMON_CTR2 </span><span id="t4n_4777" class="t s5_4777">Package </span><span id="t4o_4777" class="t s5_4777">Uncore SBo 0 Perfmon Counter 2 </span>
<span id="t4p_4777" class="t s5_4777">729H </span><span id="t4q_4777" class="t s5_4777">1833 </span><span id="t4r_4777" class="t s5_4777">MSR_S0_PMON_CTR3 </span><span id="t4s_4777" class="t s5_4777">Package </span><span id="t4t_4777" class="t s5_4777">Uncore SBo 0 Perfmon Counter 3 </span>
<span id="t4u_4777" class="t s5_4777">72AH </span><span id="t4v_4777" class="t s5_4777">1834 </span><span id="t4w_4777" class="t s5_4777">MSR_S1_PMON_BOX_CTL </span><span id="t4x_4777" class="t s5_4777">Package </span><span id="t4y_4777" class="t s5_4777">Uncore SBo 1 Perfmon for SBo 1 Box-Wide Control </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
