--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf -ucf constraints.ucf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1009912 paths analyzed, 7429 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.399ns.
--------------------------------------------------------------------------------

Paths for end point comm/g_6 (SLICE_X1Y114.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd3 (FF)
  Destination:          comm/g_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.367ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.495 - 0.492)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd3 to comm/g_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y122.CQ     Tcko                  0.447   comm_fpga/state_FSM_FFd3
                                                       comm_fpga/state_FSM_FFd3
    SLICE_X25Y113.B2     net (fanout=13)       1.592   comm_fpga/state_FSM_FFd3
    SLICE_X25Y113.B      Tilo                  0.259   comm/h2fReady_out
                                                       comm_fpga/Mmux_h2fValid_out11
    SLICE_X13Y111.C5     net (fanout=6)        2.866   h2fValid
    SLICE_X13Y111.C      Tilo                  0.259   comm/_n0421_inv1
                                                       comm/_n0421_inv11
    SLICE_X24Y112.D5     net (fanout=6)        2.729   comm/_n0421_inv1
    SLICE_X24Y112.DMUX   Tilo                  0.251   comm_fpga/chanAddr<6>
                                                       comm/_n0775_inv1
    SLICE_X1Y114.CE      net (fanout=2)        3.624   comm/_n0775_inv
    SLICE_X1Y114.CLK     Tceck                 0.340   comm/g<7>
                                                       comm/g_6
    -------------------------------------------------  ---------------------------
    Total                                     12.367ns (1.556ns logic, 10.811ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd1 (FF)
  Destination:          comm/g_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.333ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.495 - 0.492)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd1 to comm/g_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y122.AQ     Tcko                  0.447   comm_fpga/state_FSM_FFd3
                                                       comm_fpga/state_FSM_FFd1
    SLICE_X25Y113.B4     net (fanout=12)       1.558   comm_fpga/state_FSM_FFd1
    SLICE_X25Y113.B      Tilo                  0.259   comm/h2fReady_out
                                                       comm_fpga/Mmux_h2fValid_out11
    SLICE_X13Y111.C5     net (fanout=6)        2.866   h2fValid
    SLICE_X13Y111.C      Tilo                  0.259   comm/_n0421_inv1
                                                       comm/_n0421_inv11
    SLICE_X24Y112.D5     net (fanout=6)        2.729   comm/_n0421_inv1
    SLICE_X24Y112.DMUX   Tilo                  0.251   comm_fpga/chanAddr<6>
                                                       comm/_n0775_inv1
    SLICE_X1Y114.CE      net (fanout=2)        3.624   comm/_n0775_inv
    SLICE_X1Y114.CLK     Tceck                 0.340   comm/g<7>
                                                       comm/g_6
    -------------------------------------------------  ---------------------------
    Total                                     12.333ns (1.556ns logic, 10.777ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd4 (FF)
  Destination:          comm/g_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.113ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.242 - 0.249)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd4 to comm/g_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y122.AQ     Tcko                  0.391   comm_fpga/state_FSM_FFd4
                                                       comm_fpga/state_FSM_FFd4
    SLICE_X25Y113.B3     net (fanout=32)       1.394   comm_fpga/state_FSM_FFd4
    SLICE_X25Y113.B      Tilo                  0.259   comm/h2fReady_out
                                                       comm_fpga/Mmux_h2fValid_out11
    SLICE_X13Y111.C5     net (fanout=6)        2.866   h2fValid
    SLICE_X13Y111.C      Tilo                  0.259   comm/_n0421_inv1
                                                       comm/_n0421_inv11
    SLICE_X24Y112.D5     net (fanout=6)        2.729   comm/_n0421_inv1
    SLICE_X24Y112.DMUX   Tilo                  0.251   comm_fpga/chanAddr<6>
                                                       comm/_n0775_inv1
    SLICE_X1Y114.CE      net (fanout=2)        3.624   comm/_n0775_inv
    SLICE_X1Y114.CLK     Tceck                 0.340   comm/g<7>
                                                       comm/g_6
    -------------------------------------------------  ---------------------------
    Total                                     12.113ns (1.500ns logic, 10.613ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point comm/g_5 (SLICE_X1Y114.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd3 (FF)
  Destination:          comm/g_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.351ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.495 - 0.492)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd3 to comm/g_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y122.CQ     Tcko                  0.447   comm_fpga/state_FSM_FFd3
                                                       comm_fpga/state_FSM_FFd3
    SLICE_X25Y113.B2     net (fanout=13)       1.592   comm_fpga/state_FSM_FFd3
    SLICE_X25Y113.B      Tilo                  0.259   comm/h2fReady_out
                                                       comm_fpga/Mmux_h2fValid_out11
    SLICE_X13Y111.C5     net (fanout=6)        2.866   h2fValid
    SLICE_X13Y111.C      Tilo                  0.259   comm/_n0421_inv1
                                                       comm/_n0421_inv11
    SLICE_X24Y112.D5     net (fanout=6)        2.729   comm/_n0421_inv1
    SLICE_X24Y112.DMUX   Tilo                  0.251   comm_fpga/chanAddr<6>
                                                       comm/_n0775_inv1
    SLICE_X1Y114.CE      net (fanout=2)        3.624   comm/_n0775_inv
    SLICE_X1Y114.CLK     Tceck                 0.324   comm/g<7>
                                                       comm/g_5
    -------------------------------------------------  ---------------------------
    Total                                     12.351ns (1.540ns logic, 10.811ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd1 (FF)
  Destination:          comm/g_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.317ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.495 - 0.492)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd1 to comm/g_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y122.AQ     Tcko                  0.447   comm_fpga/state_FSM_FFd3
                                                       comm_fpga/state_FSM_FFd1
    SLICE_X25Y113.B4     net (fanout=12)       1.558   comm_fpga/state_FSM_FFd1
    SLICE_X25Y113.B      Tilo                  0.259   comm/h2fReady_out
                                                       comm_fpga/Mmux_h2fValid_out11
    SLICE_X13Y111.C5     net (fanout=6)        2.866   h2fValid
    SLICE_X13Y111.C      Tilo                  0.259   comm/_n0421_inv1
                                                       comm/_n0421_inv11
    SLICE_X24Y112.D5     net (fanout=6)        2.729   comm/_n0421_inv1
    SLICE_X24Y112.DMUX   Tilo                  0.251   comm_fpga/chanAddr<6>
                                                       comm/_n0775_inv1
    SLICE_X1Y114.CE      net (fanout=2)        3.624   comm/_n0775_inv
    SLICE_X1Y114.CLK     Tceck                 0.324   comm/g<7>
                                                       comm/g_5
    -------------------------------------------------  ---------------------------
    Total                                     12.317ns (1.540ns logic, 10.777ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd4 (FF)
  Destination:          comm/g_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.097ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.242 - 0.249)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd4 to comm/g_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y122.AQ     Tcko                  0.391   comm_fpga/state_FSM_FFd4
                                                       comm_fpga/state_FSM_FFd4
    SLICE_X25Y113.B3     net (fanout=32)       1.394   comm_fpga/state_FSM_FFd4
    SLICE_X25Y113.B      Tilo                  0.259   comm/h2fReady_out
                                                       comm_fpga/Mmux_h2fValid_out11
    SLICE_X13Y111.C5     net (fanout=6)        2.866   h2fValid
    SLICE_X13Y111.C      Tilo                  0.259   comm/_n0421_inv1
                                                       comm/_n0421_inv11
    SLICE_X24Y112.D5     net (fanout=6)        2.729   comm/_n0421_inv1
    SLICE_X24Y112.DMUX   Tilo                  0.251   comm_fpga/chanAddr<6>
                                                       comm/_n0775_inv1
    SLICE_X1Y114.CE      net (fanout=2)        3.624   comm/_n0775_inv
    SLICE_X1Y114.CLK     Tceck                 0.324   comm/g<7>
                                                       comm/g_5
    -------------------------------------------------  ---------------------------
    Total                                     12.097ns (1.484ns logic, 10.613ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point comm/g_7 (SLICE_X1Y114.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd3 (FF)
  Destination:          comm/g_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.343ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.495 - 0.492)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd3 to comm/g_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y122.CQ     Tcko                  0.447   comm_fpga/state_FSM_FFd3
                                                       comm_fpga/state_FSM_FFd3
    SLICE_X25Y113.B2     net (fanout=13)       1.592   comm_fpga/state_FSM_FFd3
    SLICE_X25Y113.B      Tilo                  0.259   comm/h2fReady_out
                                                       comm_fpga/Mmux_h2fValid_out11
    SLICE_X13Y111.C5     net (fanout=6)        2.866   h2fValid
    SLICE_X13Y111.C      Tilo                  0.259   comm/_n0421_inv1
                                                       comm/_n0421_inv11
    SLICE_X24Y112.D5     net (fanout=6)        2.729   comm/_n0421_inv1
    SLICE_X24Y112.DMUX   Tilo                  0.251   comm_fpga/chanAddr<6>
                                                       comm/_n0775_inv1
    SLICE_X1Y114.CE      net (fanout=2)        3.624   comm/_n0775_inv
    SLICE_X1Y114.CLK     Tceck                 0.316   comm/g<7>
                                                       comm/g_7
    -------------------------------------------------  ---------------------------
    Total                                     12.343ns (1.532ns logic, 10.811ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd1 (FF)
  Destination:          comm/g_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.309ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.495 - 0.492)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd1 to comm/g_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y122.AQ     Tcko                  0.447   comm_fpga/state_FSM_FFd3
                                                       comm_fpga/state_FSM_FFd1
    SLICE_X25Y113.B4     net (fanout=12)       1.558   comm_fpga/state_FSM_FFd1
    SLICE_X25Y113.B      Tilo                  0.259   comm/h2fReady_out
                                                       comm_fpga/Mmux_h2fValid_out11
    SLICE_X13Y111.C5     net (fanout=6)        2.866   h2fValid
    SLICE_X13Y111.C      Tilo                  0.259   comm/_n0421_inv1
                                                       comm/_n0421_inv11
    SLICE_X24Y112.D5     net (fanout=6)        2.729   comm/_n0421_inv1
    SLICE_X24Y112.DMUX   Tilo                  0.251   comm_fpga/chanAddr<6>
                                                       comm/_n0775_inv1
    SLICE_X1Y114.CE      net (fanout=2)        3.624   comm/_n0775_inv
    SLICE_X1Y114.CLK     Tceck                 0.316   comm/g<7>
                                                       comm/g_7
    -------------------------------------------------  ---------------------------
    Total                                     12.309ns (1.532ns logic, 10.777ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd4 (FF)
  Destination:          comm/g_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.089ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.242 - 0.249)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd4 to comm/g_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y122.AQ     Tcko                  0.391   comm_fpga/state_FSM_FFd4
                                                       comm_fpga/state_FSM_FFd4
    SLICE_X25Y113.B3     net (fanout=32)       1.394   comm_fpga/state_FSM_FFd4
    SLICE_X25Y113.B      Tilo                  0.259   comm/h2fReady_out
                                                       comm_fpga/Mmux_h2fValid_out11
    SLICE_X13Y111.C5     net (fanout=6)        2.866   h2fValid
    SLICE_X13Y111.C      Tilo                  0.259   comm/_n0421_inv1
                                                       comm/_n0421_inv11
    SLICE_X24Y112.D5     net (fanout=6)        2.729   comm/_n0421_inv1
    SLICE_X24Y112.DMUX   Tilo                  0.251   comm_fpga/chanAddr<6>
                                                       comm/_n0775_inv1
    SLICE_X1Y114.CE      net (fanout=2)        3.624   comm/_n0775_inv
    SLICE_X1Y114.CLK     Tceck                 0.316   comm/g<7>
                                                       comm/g_7
    -------------------------------------------------  ---------------------------
    Total                                     12.089ns (1.476ns logic, 10.613ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point comm/data_recieved_34 (SLICE_X5Y113.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm/d_2 (FF)
  Destination:          comm/data_recieved_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm/d_2 to comm/data_recieved_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y113.CQ      Tcko                  0.200   comm/d<3>
                                                       comm/d_2
    SLICE_X5Y113.CX      net (fanout=1)        0.138   comm/d<2>
    SLICE_X5Y113.CLK     Tckdi       (-Th)    -0.059   comm/data_recieved<35>
                                                       comm/data_recieved_34
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point comm/data_recieved_2 (SLICE_X5Y118.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm/h_2 (FF)
  Destination:          comm/data_recieved_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm/h_2 to comm/data_recieved_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y118.CQ      Tcko                  0.200   comm/h<3>
                                                       comm/h_2
    SLICE_X5Y118.CX      net (fanout=1)        0.138   comm/h<2>
    SLICE_X5Y118.CLK     Tckdi       (-Th)    -0.059   comm/data_recieved<3>
                                                       comm/data_recieved_2
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point comm/data_recieved_58 (SLICE_X5Y121.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm/a_2 (FF)
  Destination:          comm/data_recieved_58 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm/a_2 to comm/data_recieved_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y121.CQ      Tcko                  0.200   comm/a<3>
                                                       comm/a_2
    SLICE_X5Y121.CX      net (fanout=1)        0.138   comm/a<2>
    SLICE_X5Y121.CLK     Tckdi       (-Th)    -0.059   comm/data_recieved<59>
                                                       comm/data_recieved_58
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: debouncer5/count<3>/CLK
  Logical resource: debouncer5/count_0/CK
  Location pin: SLICE_X0Y83.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: debouncer5/count<3>/CLK
  Logical resource: debouncer5/count_1/CK
  Location pin: SLICE_X0Y83.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   12.399|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1009912 paths, 0 nets, and 9098 connections

Design statistics:
   Minimum period:  12.399ns{1}   (Maximum frequency:  80.652MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr 30 14:05:07 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 481 MB



