$date
	Thu May 23 19:32:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_tb $end
$var wire 4 ! counter_sig [3:0] $end
$var parameter 32 " NUM $end
$var parameter 32 # PERIOD $end
$var reg 1 $ clk_sig $end
$var reg 1 % reset_sig $end
$scope module u_counter $end
$var wire 1 $ clk_sig $end
$var wire 1 % reset_sig $end
$var parameter 32 & NUM $end
$var reg 4 ' counter_sig [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 &
b110010 #
b10000 "
$end
#0
$dumpvars
b0 '
0%
0$
b0 !
$end
#25000
1$
#50000
0$
#75000
1$
#100000
0$
1%
#125000
b1 !
b1 '
1$
#150000
0$
#175000
b10 !
b10 '
1$
#200000
0$
#225000
b11 !
b11 '
1$
#250000
0$
#275000
b100 !
b100 '
1$
#300000
0$
#325000
b101 !
b101 '
1$
#350000
0$
#375000
b110 !
b110 '
1$
#400000
0$
#425000
b111 !
b111 '
1$
#450000
0$
#475000
b1000 !
b1000 '
1$
#500000
0$
#525000
b1001 !
b1001 '
1$
#550000
0$
#575000
b1010 !
b1010 '
1$
#600000
0$
#625000
b1011 !
b1011 '
1$
#650000
0$
#675000
b1100 !
b1100 '
1$
#700000
0$
#725000
b1101 !
b1101 '
1$
#750000
0$
#775000
b1110 !
b1110 '
1$
#800000
0$
#825000
b1111 !
b1111 '
1$
#850000
0$
#875000
b0 !
b0 '
1$
#900000
0$
#925000
b1 !
b1 '
1$
#950000
0$
#975000
b10 !
b10 '
1$
#1000000
0$
#1025000
b11 !
b11 '
1$
#1050000
0$
#1075000
b100 !
b100 '
1$
#1100000
0$
#1125000
b101 !
b101 '
1$
#1150000
0$
#1175000
b110 !
b110 '
1$
#1200000
0$
#1225000
b111 !
b111 '
1$
#1250000
0$
#1275000
b1000 !
b1000 '
1$
#1300000
0$
#1325000
b1001 !
b1001 '
1$
#1350000
0$
#1375000
b1010 !
b1010 '
1$
#1400000
0$
#1425000
b1011 !
b1011 '
1$
#1450000
0$
#1475000
b1100 !
b1100 '
1$
#1500000
0$
#1525000
b1101 !
b1101 '
1$
#1550000
0$
#1575000
b1110 !
b1110 '
1$
#1600000
0$
