

================================================================
== Synthesis Summary Report of 'hand_num_nn'
================================================================
+ General Information: 
    * Date:           Wed Nov  9 20:50:04 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        gp5
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+--------+-------+---------+---------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |    Modules    |  Issue |       | Latency | Latency | Iteration|         | Trip |          |      |          |           |           |     |
    |    & Loops    |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |    LUT    | URAM|
    +---------------+--------+-------+---------+---------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |+ hand_num_nn  |  Timing|  -1.17|       46|  460.000|         -|       47|     -|        no|     -|  25 (11%)|  1681 (1%)|  2640 (4%)|    -|
    +---------------+--------+-------+---------+---------+----------+---------+------+----------+------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+----------+
| Interface        | Bitwidth |
+------------------+----------+
| input_r_address0 | 3        |
| input_r_address1 | 3        |
| input_r_q0       | 32       |
| input_r_q1       | 32       |
+------------------+----------+

* Other Ports
+-----------+----------+
| Interface | Bitwidth |
+-----------+----------+
| ap_return | 32       |
+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | float*   |
| return   | out       | float    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| input    | input_r_address0 | port    | offset   |
| input    | input_r_ce0      | port    |          |
| input    | input_r_q0       | port    |          |
| input    | input_r_address1 | port    | offset   |
| input    | input_r_ce1      | port    |          |
| input    | input_r_q1       | port    |          |
| return   | ap_return        | port    |          |
+----------+------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                | DSP | Pragma | Variable | Op   | Impl    | Latency |
+-------------------------------------+-----+--------+----------+------+---------+---------+
| + hand_num_nn                       | 25  |        |          |      |         |         |
|   dmul_64ns_64ns_64_7_max_dsp_1_U5  | 11  |        | mul      | dmul | maxdsp  | 6       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U6  | 11  |        | mul3     | dmul | maxdsp  | 6       |
|   dadd_64ns_64ns_64_7_full_dsp_1_U4 | 3   |        | add      | dadd | fulldsp | 6       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U5  | 11  |        | mul6     | dmul | maxdsp  | 6       |
|   dadd_64ns_64ns_64_7_full_dsp_1_U4 | 3   |        | add7     | dadd | fulldsp | 6       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U5  | 11  |        | mul1     | dmul | maxdsp  | 6       |
|   dadd_64ns_64ns_64_7_full_dsp_1_U4 | 3   |        | add1     | dadd | fulldsp | 6       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U5  | 11  |        | mul2     | dmul | maxdsp  | 6       |
|   dadd_64ns_64ns_64_7_full_dsp_1_U4 | 3   |        | add2     | dadd | fulldsp | 6       |
|   dadd_64ns_64ns_64_7_full_dsp_1_U4 | 3   |        | sub      | dadd | fulldsp | 6       |
+-------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

