  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /primary/HLS/Alex_Net/Alex_Net 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h' from /primary/HLS/Alex_Net/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h' from /primary/HLS/Alex_Net/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h' from /primary/HLS/Alex_Net/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/testbench.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(15)
INFO: [HLS 200-10] Adding test bench file '/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/testbench.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=conv1' from /primary/HLS/Alex_Net/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /primary/HLS/Alex_Net/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu7ev-fbvb900-3-e' from /primary/HLS/Alex_Net/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-fbvb900-3-e'
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /primary/HLS/Alex_Net/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /primary/HLS/Alex_Net/hls_config.cfg(5)
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp as test bench code with instrumentation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp as test bench code with instrumentation
INFO: [HLS 211-200] Linking hardware code
INFO: [HLS 211-200] Transforming hardware bitcode
INFO: [HLS 211-200] Linking executable
INFO: [HLS 211-200] Computing HLS IR Information
INFO: [HLS 211-200] Determining source code dependencies
INFO: [SIM 211-200] Running executable
can open the text file
inp_image[0] = -59.763
Start calling the conv1 HW function
After calling the conv1 HW function
Functionality pass
INFO: [SIM 211-200] Analyzing trace data
INFO: [SIM 211-208] Running Code Analyzer
WARNING: [SIM 211-206] Code Analyzer does not display the impact of the partition pragma for dataflow channels (/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:50:1)
WARNING: [SIM 211-206] Code Analyzer does not display the impact of the partition pragma for dataflow channels (/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:65:1)
INFO: [SIM 211-210] Code Analyzer finished
INFO: [HLS 200-112] Total CPU user time: 62.97 seconds. Total CPU system time: 2.31 seconds. Total elapsed time: 56.61 seconds; peak allocated memory: 326.816 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 1m 1s
