--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_M3_MARKING.twx CNC2_FC_M3_MARKING.ncd -o CNC2_FC_M3_MARKING.twr
CNC2_FC_M3_MARKING.pcf -ucf CNC2_FC_M3_MARKING.ucf

Design file:              CNC2_FC_M3_MARKING.ncd
Physical constraint file: CNC2_FC_M3_MARKING.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFGMUX_X3Y14.I0                 0.681  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFGMUX_X2Y10.I0                 0.739  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 269861372 paths analyzed, 15899 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.956ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA (SLICE_X26Y55.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.792ns (Levels of Logic = 6)
  Clock Path Skew:      1.724ns (1.236 - -0.488)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y54.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X32Y49.B4      net (fanout=21)       1.263   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X32Y49.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_RDState_FSM_FFd1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X41Y55.A5      net (fanout=9)        0.867   AddressDecoderCS0n
    SLICE_X41Y55.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X35Y59.A5      net (fanout=6)        0.815   CNC2_FC_M3_MARKING/SacnHead_Select
    SLICE_X35Y59.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_364_o1
    SLICE_X35Y59.B6      net (fanout=9)        0.134   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_364_o
    SLICE_X35Y59.B       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X23Y61.C5      net (fanout=16)       0.971   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X23Y61.C       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X13Y61.B5      net (fanout=7)        2.455   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X13Y61.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime<23>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X26Y55.CE      net (fanout=6)        5.075   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X26Y55.CLK     Tceck                 0.304   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.792ns (2.212ns logic, 11.580ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3_MARKING/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.143ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.432 - 0.481)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3_MARKING/LocalBusBridge_1/m_ibus_WE to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y47.BQ      Tcko                  0.391   CNC2_FC_M3_MARKING/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y65.C2      net (fanout=24)       2.355   CNC2_FC_M3_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y65.C       Tilo                  0.259   CNC2_FC_M3_MARKING/m_last_Led_Request
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/IBUS_Write1
    SLICE_X35Y59.A4      net (fanout=16)       1.163   CNC2_FC_M3_MARKING/ibus_Write
    SLICE_X35Y59.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_364_o1
    SLICE_X35Y59.B6      net (fanout=9)        0.134   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_364_o
    SLICE_X35Y59.B       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X23Y61.C5      net (fanout=16)       0.971   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X23Y61.C       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X13Y61.B5      net (fanout=7)        2.455   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X13Y61.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime<23>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X26Y55.CE      net (fanout=6)        5.075   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X26Y55.CLK     Tceck                 0.304   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     14.143ns (1.990ns logic, 12.153ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 (FF)
  Destination:          CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.637ns (Levels of Logic = 5)
  Clock Path Skew:      -0.086ns (0.345 - 0.431)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y58.AQ      Tcko                  0.447   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0
    SLICE_X45Y60.B1      net (fanout=2)        0.896   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<0>
    SLICE_X45Y60.B       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X45Y60.C4      net (fanout=31)       0.315   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X45Y60.CMUX    Tilo                  0.313   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_Next_FS1
    SLICE_X35Y62.A5      net (fanout=19)       1.157   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Sync
    SLICE_X35Y62.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/Mmux_m_NextTotalCount51
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LatchTrigger<1>
    SLICE_X23Y61.C1      net (fanout=20)       1.639   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LatchTrigger<1>
    SLICE_X23Y61.C       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X13Y61.B5      net (fanout=7)        2.455   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X13Y61.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime<23>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X26Y55.CE      net (fanout=6)        5.075   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X26Y55.CLK     Tceck                 0.304   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.637ns (2.100ns logic, 11.537ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB (SLICE_X26Y55.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.792ns (Levels of Logic = 6)
  Clock Path Skew:      1.724ns (1.236 - -0.488)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y54.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X32Y49.B4      net (fanout=21)       1.263   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X32Y49.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_RDState_FSM_FFd1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X41Y55.A5      net (fanout=9)        0.867   AddressDecoderCS0n
    SLICE_X41Y55.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X35Y59.A5      net (fanout=6)        0.815   CNC2_FC_M3_MARKING/SacnHead_Select
    SLICE_X35Y59.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_364_o1
    SLICE_X35Y59.B6      net (fanout=9)        0.134   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_364_o
    SLICE_X35Y59.B       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X23Y61.C5      net (fanout=16)       0.971   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X23Y61.C       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X13Y61.B5      net (fanout=7)        2.455   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X13Y61.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime<23>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X26Y55.CE      net (fanout=6)        5.075   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X26Y55.CLK     Tceck                 0.304   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.792ns (2.212ns logic, 11.580ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3_MARKING/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.143ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.432 - 0.481)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3_MARKING/LocalBusBridge_1/m_ibus_WE to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y47.BQ      Tcko                  0.391   CNC2_FC_M3_MARKING/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y65.C2      net (fanout=24)       2.355   CNC2_FC_M3_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y65.C       Tilo                  0.259   CNC2_FC_M3_MARKING/m_last_Led_Request
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/IBUS_Write1
    SLICE_X35Y59.A4      net (fanout=16)       1.163   CNC2_FC_M3_MARKING/ibus_Write
    SLICE_X35Y59.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_364_o1
    SLICE_X35Y59.B6      net (fanout=9)        0.134   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_364_o
    SLICE_X35Y59.B       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X23Y61.C5      net (fanout=16)       0.971   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X23Y61.C       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X13Y61.B5      net (fanout=7)        2.455   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X13Y61.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime<23>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X26Y55.CE      net (fanout=6)        5.075   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X26Y55.CLK     Tceck                 0.304   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     14.143ns (1.990ns logic, 12.153ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 (FF)
  Destination:          CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.637ns (Levels of Logic = 5)
  Clock Path Skew:      -0.086ns (0.345 - 0.431)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y58.AQ      Tcko                  0.447   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0
    SLICE_X45Y60.B1      net (fanout=2)        0.896   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<0>
    SLICE_X45Y60.B       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X45Y60.C4      net (fanout=31)       0.315   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X45Y60.CMUX    Tilo                  0.313   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_Next_FS1
    SLICE_X35Y62.A5      net (fanout=19)       1.157   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Sync
    SLICE_X35Y62.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/Mmux_m_NextTotalCount51
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LatchTrigger<1>
    SLICE_X23Y61.C1      net (fanout=20)       1.639   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LatchTrigger<1>
    SLICE_X23Y61.C       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X13Y61.B5      net (fanout=7)        2.455   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X13Y61.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime<23>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X26Y55.CE      net (fanout=6)        5.075   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X26Y55.CLK     Tceck                 0.304   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.637ns (2.100ns logic, 11.537ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMC (SLICE_X26Y55.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.792ns (Levels of Logic = 6)
  Clock Path Skew:      1.724ns (1.236 - -0.488)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y54.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X32Y49.B4      net (fanout=21)       1.263   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X32Y49.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_RDState_FSM_FFd1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X41Y55.A5      net (fanout=9)        0.867   AddressDecoderCS0n
    SLICE_X41Y55.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X35Y59.A5      net (fanout=6)        0.815   CNC2_FC_M3_MARKING/SacnHead_Select
    SLICE_X35Y59.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_364_o1
    SLICE_X35Y59.B6      net (fanout=9)        0.134   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_364_o
    SLICE_X35Y59.B       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X23Y61.C5      net (fanout=16)       0.971   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X23Y61.C       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X13Y61.B5      net (fanout=7)        2.455   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X13Y61.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime<23>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X26Y55.CE      net (fanout=6)        5.075   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X26Y55.CLK     Tceck                 0.304   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.792ns (2.212ns logic, 11.580ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3_MARKING/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.143ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.432 - 0.481)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3_MARKING/LocalBusBridge_1/m_ibus_WE to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y47.BQ      Tcko                  0.391   CNC2_FC_M3_MARKING/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y65.C2      net (fanout=24)       2.355   CNC2_FC_M3_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y65.C       Tilo                  0.259   CNC2_FC_M3_MARKING/m_last_Led_Request
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/IBUS_Write1
    SLICE_X35Y59.A4      net (fanout=16)       1.163   CNC2_FC_M3_MARKING/ibus_Write
    SLICE_X35Y59.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_364_o1
    SLICE_X35Y59.B6      net (fanout=9)        0.134   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_364_o
    SLICE_X35Y59.B       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X23Y61.C5      net (fanout=16)       0.971   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X23Y61.C       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X13Y61.B5      net (fanout=7)        2.455   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X13Y61.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime<23>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X26Y55.CE      net (fanout=6)        5.075   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X26Y55.CLK     Tceck                 0.304   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     14.143ns (1.990ns logic, 12.153ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 (FF)
  Destination:          CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.637ns (Levels of Logic = 5)
  Clock Path Skew:      -0.086ns (0.345 - 0.431)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y58.AQ      Tcko                  0.447   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0
    SLICE_X45Y60.B1      net (fanout=2)        0.896   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<0>
    SLICE_X45Y60.B       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X45Y60.C4      net (fanout=31)       0.315   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X45Y60.CMUX    Tilo                  0.313   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_Next_FS1
    SLICE_X35Y62.A5      net (fanout=19)       1.157   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Sync
    SLICE_X35Y62.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/Mmux_m_NextTotalCount51
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LatchTrigger<1>
    SLICE_X23Y61.C1      net (fanout=20)       1.639   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LatchTrigger<1>
    SLICE_X23Y61.C       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X13Y61.B5      net (fanout=7)        2.455   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X13Y61.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime<23>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X26Y55.CE      net (fanout=6)        5.075   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X26Y55.CLK     Tceck                 0.304   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.637ns (2.100ns logic, 11.537ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA (SLICE_X18Y30.AX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_12 (FF)
  Destination:          CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.810ns (Levels of Logic = 2)
  Clock Path Skew:      1.377ns (1.134 - -0.243)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_12 to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y28.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/reg_dout_12
    SLICE_X20Y31.B2      net (fanout=1)        0.585   ML3MST_inst/reg_dout<12>
    SLICE_X20Y31.B       Tilo                  0.142   LB_MIII_DataOut<12>
                                                       ML3MST_inst/Mmux_host_data_r41
    SLICE_X23Y36.A5      net (fanout=2)        0.333   LB_MIII_DataOut<12>
    SLICE_X23Y36.A       Tilo                  0.156   N48
                                                       CNC2_FC_M3_MARKING/ibus_DataIn<12>LogicTrst
    SLICE_X18Y30.AX      net (fanout=63)       0.516   CNC2_FC_M3_MARKING/ibus_DataIn<12>
    SLICE_X18Y30.CLK     Tdh         (-Th)     0.120   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.810ns (0.376ns logic, 1.434ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_28 (FF)
  Destination:          CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.220ns (Levels of Logic = 2)
  Clock Path Skew:      1.446ns (1.134 - -0.312)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_28 to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y39.DQ      Tcko                  0.200   ML3MST_inst/reg_dout<28>
                                                       ML3MST_inst/reg_dout_28
    SLICE_X13Y37.A4      net (fanout=1)        0.582   ML3MST_inst/reg_dout<28>
    SLICE_X13Y37.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       ML3MST_inst/Mmux_host_data_r211
    SLICE_X23Y36.A1      net (fanout=2)        0.730   LB_MIII_DataOut<28>
    SLICE_X23Y36.A       Tilo                  0.156   N48
                                                       CNC2_FC_M3_MARKING/ibus_DataIn<12>LogicTrst
    SLICE_X18Y30.AX      net (fanout=63)       0.516   CNC2_FC_M3_MARKING/ibus_DataIn<12>
    SLICE_X18Y30.CLK     Tdh         (-Th)     0.120   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.220ns (0.392ns logic, 1.828ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.352ns (Levels of Logic = 3)
  Clock Path Skew:      1.327ns (1.134 - -0.193)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X8Y31.AX       net (fanout=64)       0.451   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X8Y31.BMUX     Taxb                  0.107   ML3MST_inst/common_mem_douta<12>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_2
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_2
    SLICE_X20Y31.B6      net (fanout=1)        0.569   ML3MST_inst/common_mem_douta<12>
    SLICE_X20Y31.B       Tilo                  0.142   LB_MIII_DataOut<12>
                                                       ML3MST_inst/Mmux_host_data_r41
    SLICE_X23Y36.A5      net (fanout=2)        0.333   LB_MIII_DataOut<12>
    SLICE_X23Y36.A       Tilo                  0.156   N48
                                                       CNC2_FC_M3_MARKING/ibus_DataIn<12>LogicTrst
    SLICE_X18Y30.AX      net (fanout=63)       0.516   CNC2_FC_M3_MARKING/ibus_DataIn<12>
    SLICE_X18Y30.CLK     Tdh         (-Th)     0.120   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.352ns (0.483ns logic, 1.869ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA (SLICE_X26Y31.AX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_12 (FF)
  Destination:          CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.799ns (Levels of Logic = 2)
  Clock Path Skew:      1.334ns (1.091 - -0.243)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_12 to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y28.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/reg_dout_12
    SLICE_X20Y31.B2      net (fanout=1)        0.585   ML3MST_inst/reg_dout<12>
    SLICE_X20Y31.B       Tilo                  0.142   LB_MIII_DataOut<12>
                                                       ML3MST_inst/Mmux_host_data_r41
    SLICE_X23Y36.A5      net (fanout=2)        0.333   LB_MIII_DataOut<12>
    SLICE_X23Y36.A       Tilo                  0.156   N48
                                                       CNC2_FC_M3_MARKING/ibus_DataIn<12>LogicTrst
    SLICE_X26Y31.AX      net (fanout=63)       0.505   CNC2_FC_M3_MARKING/ibus_DataIn<12>
    SLICE_X26Y31.CLK     Tdh         (-Th)     0.120   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMD_O
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.799ns (0.376ns logic, 1.423ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_28 (FF)
  Destination:          CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.209ns (Levels of Logic = 2)
  Clock Path Skew:      1.403ns (1.091 - -0.312)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_28 to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y39.DQ      Tcko                  0.200   ML3MST_inst/reg_dout<28>
                                                       ML3MST_inst/reg_dout_28
    SLICE_X13Y37.A4      net (fanout=1)        0.582   ML3MST_inst/reg_dout<28>
    SLICE_X13Y37.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       ML3MST_inst/Mmux_host_data_r211
    SLICE_X23Y36.A1      net (fanout=2)        0.730   LB_MIII_DataOut<28>
    SLICE_X23Y36.A       Tilo                  0.156   N48
                                                       CNC2_FC_M3_MARKING/ibus_DataIn<12>LogicTrst
    SLICE_X26Y31.AX      net (fanout=63)       0.505   CNC2_FC_M3_MARKING/ibus_DataIn<12>
    SLICE_X26Y31.CLK     Tdh         (-Th)     0.120   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMD_O
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.209ns (0.392ns logic, 1.817ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.647ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.341ns (Levels of Logic = 3)
  Clock Path Skew:      1.284ns (1.091 - -0.193)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X8Y31.AX       net (fanout=64)       0.451   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X8Y31.BMUX     Taxb                  0.107   ML3MST_inst/common_mem_douta<12>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_2
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_2
    SLICE_X20Y31.B6      net (fanout=1)        0.569   ML3MST_inst/common_mem_douta<12>
    SLICE_X20Y31.B       Tilo                  0.142   LB_MIII_DataOut<12>
                                                       ML3MST_inst/Mmux_host_data_r41
    SLICE_X23Y36.A5      net (fanout=2)        0.333   LB_MIII_DataOut<12>
    SLICE_X23Y36.A       Tilo                  0.156   N48
                                                       CNC2_FC_M3_MARKING/ibus_DataIn<12>LogicTrst
    SLICE_X26Y31.AX      net (fanout=63)       0.505   CNC2_FC_M3_MARKING/ibus_DataIn<12>
    SLICE_X26Y31.CLK     Tdh         (-Th)     0.120   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMD_O
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.341ns (0.483ns logic, 1.858ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB (SLICE_X14Y37.BX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_4 (FF)
  Destination:          CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.969ns (Levels of Logic = 2)
  Clock Path Skew:      1.500ns (1.195 - -0.305)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_4 to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y19.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<5>
                                                       ML3MST_inst/reg_dout_4
    SLICE_X16Y34.D3      net (fanout=1)        0.970   ML3MST_inst/reg_dout<4>
    SLICE_X16Y34.D       Tilo                  0.142   LB_MIII_DataOut<4>
                                                       ML3MST_inst/Mmux_host_data_r271
    SLICE_X16Y37.A4      net (fanout=2)        0.309   LB_MIII_DataOut<4>
    SLICE_X16Y37.A       Tilo                  0.142   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       CNC2_FC_M3_MARKING/ibus_DataIn<4>LogicTrst
    SLICE_X14Y37.BX      net (fanout=67)       0.319   CNC2_FC_M3_MARKING/ibus_DataIn<4>
    SLICE_X14Y37.CLK     Tdh         (-Th)     0.111   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.969ns (0.371ns logic, 1.598ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Destination:          CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.998ns (Levels of Logic = 3)
  Clock Path Skew:      1.388ns (1.195 - -0.193)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.BQ       Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    SLICE_X14Y32.B6      net (fanout=128)      0.534   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>
    SLICE_X14Y32.BMUX    Topbb                 0.251   ML3MST_inst/common_mem_douta<20>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_524
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_11
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_11
    SLICE_X16Y37.C6      net (fanout=1)        0.280   ML3MST_inst/common_mem_douta<20>
    SLICE_X16Y37.C       Tilo                  0.142   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       ML3MST_inst/Mmux_host_data_r131
    SLICE_X16Y37.A1      net (fanout=2)        0.243   LB_MIII_DataOut<20>
    SLICE_X16Y37.A       Tilo                  0.142   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       CNC2_FC_M3_MARKING/ibus_DataIn<4>LogicTrst
    SLICE_X14Y37.BX      net (fanout=67)       0.319   CNC2_FC_M3_MARKING/ibus_DataIn<4>
    SLICE_X14Y37.CLK     Tdh         (-Th)     0.111   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.998ns (0.622ns logic, 1.376ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 (FF)
  Destination:          CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.074ns (Levels of Logic = 3)
  Clock Path Skew:      1.388ns (1.195 - -0.193)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0
    SLICE_X14Y32.B5      net (fanout=128)      0.610   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<0>
    SLICE_X14Y32.BMUX    Topbb                 0.251   ML3MST_inst/common_mem_douta<20>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_524
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_11
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_11
    SLICE_X16Y37.C6      net (fanout=1)        0.280   ML3MST_inst/common_mem_douta<20>
    SLICE_X16Y37.C       Tilo                  0.142   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       ML3MST_inst/Mmux_host_data_r131
    SLICE_X16Y37.A1      net (fanout=2)        0.243   LB_MIII_DataOut<20>
    SLICE_X16Y37.A       Tilo                  0.142   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       CNC2_FC_M3_MARKING/ibus_DataIn<4>LogicTrst
    SLICE_X14Y37.BX      net (fanout=67)       0.319   CNC2_FC_M3_MARKING/ibus_DataIn<4>
    SLICE_X14Y37.CLK     Tdh         (-Th)     0.111   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.074ns (0.622ns logic, 1.452ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.075ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (SLICE_X47Y45.C5), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_10 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.236ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.336 - 0.369)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_10 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y45.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_10
    SLICE_X45Y42.D1      net (fanout=2)        1.661   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<10>
    SLICE_X45Y42.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2
    SLICE_X47Y45.C5      net (fanout=1)        0.603   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
    SLICE_X47Y45.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (0.972ns logic, 2.264ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.678ns (Levels of Logic = 9)
  Clock Path Skew:      0.085ns (0.336 - 0.251)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X42Y34.C1      net (fanout=12)       1.625   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X42Y34.CMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMC
    SLICE_X38Y42.B3      net (fanout=14)       1.785   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<4>
    SLICE_X38Y42.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X38Y42.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X38Y42.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X38Y42.C1      net (fanout=1)        0.456   ML3MST_inst/N1291
    SLICE_X38Y42.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X38Y42.D5      net (fanout=1)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X38Y42.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X45Y42.A6      net (fanout=1)        0.563   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X45Y42.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X45Y42.C2      net (fanout=28)       0.456   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X45Y42.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2_SW0
    SLICE_X45Y42.D5      net (fanout=1)        0.209   ML3MST_inst/N304
    SLICE_X45Y42.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2
    SLICE_X47Y45.C5      net (fanout=1)        0.603   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
    SLICE_X47Y45.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    -------------------------------------------------  ---------------------------
    Total                                      8.678ns (2.564ns logic, 6.114ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.434ns (Levels of Logic = 9)
  Clock Path Skew:      0.085ns (0.336 - 0.251)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X42Y34.B1      net (fanout=12)       1.634   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X42Y34.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X38Y42.B5      net (fanout=16)       1.532   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X38Y42.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X38Y42.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X38Y42.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X38Y42.C1      net (fanout=1)        0.456   ML3MST_inst/N1291
    SLICE_X38Y42.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X38Y42.D5      net (fanout=1)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X38Y42.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X45Y42.A6      net (fanout=1)        0.563   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X45Y42.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X45Y42.C2      net (fanout=28)       0.456   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X45Y42.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2_SW0
    SLICE_X45Y42.D5      net (fanout=1)        0.209   ML3MST_inst/N304
    SLICE_X45Y42.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2
    SLICE_X47Y45.C5      net (fanout=1)        0.603   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
    SLICE_X47Y45.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    -------------------------------------------------  ---------------------------
    Total                                      8.434ns (2.564ns logic, 5.870ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (SLICE_X47Y44.C4), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.135ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.334 - 0.373)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y45.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2
    SLICE_X49Y41.B3      net (fanout=13)       1.468   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<2>
    SLICE_X49Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X47Y44.C4      net (fanout=1)        0.695   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X47Y44.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      3.135ns (0.972ns logic, 2.163ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.197ns (Levels of Logic = 9)
  Clock Path Skew:      0.083ns (0.334 - 0.251)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X42Y34.C1      net (fanout=12)       1.625   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X42Y34.CMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMC
    SLICE_X38Y42.B3      net (fanout=14)       1.785   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<4>
    SLICE_X38Y42.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X38Y42.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X38Y42.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X38Y42.C1      net (fanout=1)        0.456   ML3MST_inst/N1291
    SLICE_X38Y42.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X38Y42.D5      net (fanout=1)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X38Y42.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X45Y42.A6      net (fanout=1)        0.563   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X45Y42.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X49Y41.A3      net (fanout=28)       0.974   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X49Y41.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X49Y41.B6      net (fanout=1)        0.118   ML3MST_inst/N310
    SLICE_X49Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X47Y44.C4      net (fanout=1)        0.695   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X47Y44.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      9.197ns (2.564ns logic, 6.633ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.953ns (Levels of Logic = 9)
  Clock Path Skew:      0.083ns (0.334 - 0.251)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X42Y34.B1      net (fanout=12)       1.634   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X42Y34.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X38Y42.B5      net (fanout=16)       1.532   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X38Y42.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X38Y42.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X38Y42.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X38Y42.C1      net (fanout=1)        0.456   ML3MST_inst/N1291
    SLICE_X38Y42.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X38Y42.D5      net (fanout=1)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X38Y42.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X45Y42.A6      net (fanout=1)        0.563   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X45Y42.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X49Y41.A3      net (fanout=28)       0.974   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X49Y41.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X49Y41.B6      net (fanout=1)        0.118   ML3MST_inst/N310
    SLICE_X49Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X47Y44.C4      net (fanout=1)        0.695   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X47Y44.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      8.953ns (2.564ns logic, 6.389ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (SLICE_X53Y41.A2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.136ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.349 - 0.348)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y44.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X53Y41.C1      net (fanout=11)       1.505   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X53Y41.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>_SW0
    SLICE_X53Y41.A2      net (fanout=1)        0.605   ML3MST_inst/N386
    SLICE_X53Y41.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    -------------------------------------------------  ---------------------------
    Total                                      3.136ns (1.026ns logic, 2.110ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.881ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.349 - 0.351)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y43.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28
    SLICE_X53Y41.C4      net (fanout=2)        1.250   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
    SLICE_X53Y41.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>_SW0
    SLICE_X53Y41.A2      net (fanout=1)        0.605   ML3MST_inst/N386
    SLICE_X53Y41.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    -------------------------------------------------  ---------------------------
    Total                                      2.881ns (1.026ns logic, 1.855ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 (SLICE_X52Y43.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y43.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27
    SLICE_X52Y43.D6      net (fanout=2)        0.021   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
    SLICE_X52Y43.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_23 (SLICE_X32Y38.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_23 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_23 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y38.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_23
    SLICE_X32Y38.D6      net (fanout=3)        0.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<23>
    SLICE_X32Y38.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_23_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_23
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc (SLICE_X48Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y42.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
    SLICE_X48Y42.A6      net (fanout=9)        0.026   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
    SLICE_X48Y42.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc_glue_set
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y22.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y20.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.631ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (SLICE_X50Y9.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.669ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.432 - 0.359)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y5.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X49Y7.A4       net (fanout=2)        1.637   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X49Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y9.CE       net (fanout=4)        1.051   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y9.CLK      Tceck                 0.331   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      3.669ns (0.981ns logic, 2.688ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.853ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.339 - 0.342)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y10.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X49Y7.A2       net (fanout=2)        0.821   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X49Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y9.CE       net (fanout=4)        1.051   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y9.CLK      Tceck                 0.331   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.853ns (0.981ns logic, 1.872ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 (SLICE_X50Y9.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.432 - 0.359)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y5.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X49Y7.A4       net (fanout=2)        1.637   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X49Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y9.CE       net (fanout=4)        1.051   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y9.CLK      Tceck                 0.295   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.633ns (0.945ns logic, 2.688ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.817ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.339 - 0.342)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y10.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X49Y7.A2       net (fanout=2)        0.821   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X49Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y9.CE       net (fanout=4)        1.051   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y9.CLK      Tceck                 0.295   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      2.817ns (0.945ns logic, 1.872ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 (SLICE_X50Y9.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.432 - 0.359)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y5.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X49Y7.A4       net (fanout=2)        1.637   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X49Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y9.CE       net (fanout=4)        1.051   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y9.CLK      Tceck                 0.291   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (0.941ns logic, 2.688ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.813ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.339 - 0.342)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y10.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X49Y7.A2       net (fanout=2)        0.821   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X49Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y9.CE       net (fanout=4)        1.051   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y9.CLK      Tceck                 0.291   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
    -------------------------------------------------  ---------------------------
    Total                                      2.813ns (0.941ns logic, 1.872ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X49Y12.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y12.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X49Y12.C5      net (fanout=1)        0.051   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X49Y12.CLK     Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X46Y7.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.151 - 0.153)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y8.BQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X46Y7.D4       net (fanout=2)        0.343   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X46Y7.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.072ns logic, 0.343ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X46Y7.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.151 - 0.153)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y8.BQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X46Y7.D4       net (fanout=2)        0.343   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X46Y7.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.072ns logic, 0.343ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X46Y7.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X46Y7.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_8 (SLICE_X17Y24.A5), 36 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.338ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd10 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      9.568ns (Levels of Logic = 8)
  Clock Path Skew:      -0.275ns (1.617 - 1.892)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd10 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y5.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd10
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd10
    SLICE_X27Y8.B5       net (fanout=8)        1.648   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd10
    SLICE_X27Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status__n140215_SW0
    SLICE_X27Y8.A4       net (fanout=1)        0.440   ML3MST_inst/N80
    SLICE_X27Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status__n140215
    SLICE_X32Y5.B2       net (fanout=2)        1.020   ML3MST_inst/ml3_logic_root/ml3_core_status__n140215
    SLICE_X32Y5.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd45
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]2
    SLICE_X32Y5.A3       net (fanout=1)        0.399   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
    SLICE_X32Y5.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd45
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X24Y11.C1      net (fanout=1)        1.222   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X24Y11.C       Tilo                  0.205   ML3MST_inst/reg_rs_CMD_clr_dd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]4
    SLICE_X24Y11.D4      net (fanout=1)        0.396   ML3MST_inst/ml3_core_status<8>
    SLICE_X24Y11.D       Tilo                  0.205   ML3MST_inst/reg_rs_CMD_clr_dd<4>
                                                       ML3MST_inst/mux30_10
    SLICE_X17Y24.B4      net (fanout=1)        1.946   ML3MST_inst/mux30_10
    SLICE_X17Y24.B       Tilo                  0.259   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/mux30_6
    SLICE_X17Y24.A5      net (fanout=1)        0.187   ML3MST_inst/mux30_6
    SLICE_X17Y24.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      9.568ns (2.310ns logic, 7.258ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.785ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd21 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      9.020ns (Levels of Logic = 7)
  Clock Path Skew:      -0.270ns (1.617 - 1.887)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd21 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y4.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd21
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd21
    SLICE_X27Y8.A2       net (fanout=14)       1.799   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd21
    SLICE_X27Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status__n140215
    SLICE_X32Y5.B2       net (fanout=2)        1.020   ML3MST_inst/ml3_logic_root/ml3_core_status__n140215
    SLICE_X32Y5.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd45
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]2
    SLICE_X32Y5.A3       net (fanout=1)        0.399   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
    SLICE_X32Y5.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd45
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X24Y11.C1      net (fanout=1)        1.222   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X24Y11.C       Tilo                  0.205   ML3MST_inst/reg_rs_CMD_clr_dd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]4
    SLICE_X24Y11.D4      net (fanout=1)        0.396   ML3MST_inst/ml3_core_status<8>
    SLICE_X24Y11.D       Tilo                  0.205   ML3MST_inst/reg_rs_CMD_clr_dd<4>
                                                       ML3MST_inst/mux30_10
    SLICE_X17Y24.B4      net (fanout=1)        1.946   ML3MST_inst/mux30_10
    SLICE_X17Y24.B       Tilo                  0.259   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/mux30_6
    SLICE_X17Y24.A5      net (fanout=1)        0.187   ML3MST_inst/mux30_6
    SLICE_X17Y24.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      9.020ns (2.051ns logic, 6.969ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.729ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd6 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      8.990ns (Levels of Logic = 8)
  Clock Path Skew:      -0.244ns (1.617 - 1.861)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd6 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.BQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd8
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd6
    SLICE_X27Y8.B3       net (fanout=6)        1.014   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd6
    SLICE_X27Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status__n140215_SW0
    SLICE_X27Y8.A4       net (fanout=1)        0.440   ML3MST_inst/N80
    SLICE_X27Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status__n140215
    SLICE_X32Y5.B2       net (fanout=2)        1.020   ML3MST_inst/ml3_logic_root/ml3_core_status__n140215
    SLICE_X32Y5.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd45
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]2
    SLICE_X32Y5.A3       net (fanout=1)        0.399   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
    SLICE_X32Y5.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd45
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X24Y11.C1      net (fanout=1)        1.222   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X24Y11.C       Tilo                  0.205   ML3MST_inst/reg_rs_CMD_clr_dd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]4
    SLICE_X24Y11.D4      net (fanout=1)        0.396   ML3MST_inst/ml3_core_status<8>
    SLICE_X24Y11.D       Tilo                  0.205   ML3MST_inst/reg_rs_CMD_clr_dd<4>
                                                       ML3MST_inst/mux30_10
    SLICE_X17Y24.B4      net (fanout=1)        1.946   ML3MST_inst/mux30_10
    SLICE_X17Y24.B       Tilo                  0.259   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/mux30_6
    SLICE_X17Y24.A5      net (fanout=1)        0.187   ML3MST_inst/mux30_6
    SLICE_X17Y24.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      8.990ns (2.366ns logic, 6.624ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_8 (SLICE_X17Y24.A2), 52 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.142ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      9.335ns (Levels of Logic = 7)
  Clock Path Skew:      -0.312ns (1.617 - 1.929)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y9.CQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X43Y18.D1      net (fanout=31)       1.551   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X43Y18.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X43Y18.A1      net (fanout=1)        0.818   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X43Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X34Y21.A5      net (fanout=2)        1.087   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X34Y21.A       Tilo                  0.203   ML3MST_inst/reg_rc_ESTS_set_d<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X34Y21.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X34Y21.B       Tilo                  0.203   ML3MST_inst/reg_rc_ESTS_set_d<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X34Y21.D1      net (fanout=1)        0.482   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X34Y21.CMUX    Topdc                 0.368   ML3MST_inst/reg_rc_ESTS_set_d<15>
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X22Y26.C1      net (fanout=1)        1.650   ML3MST_inst/mux30_122
    SLICE_X22Y26.CMUX    Tilo                  0.361   ML3MST_inst/mux30_7
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X17Y24.A2      net (fanout=1)        1.246   ML3MST_inst/mux30_7
    SLICE_X17Y24.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      9.335ns (2.383ns logic, 6.952ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.025ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      9.218ns (Levels of Logic = 7)
  Clock Path Skew:      -0.312ns (1.617 - 1.929)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y9.DQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X43Y18.D2      net (fanout=16)       1.434   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X43Y18.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X43Y18.A1      net (fanout=1)        0.818   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X43Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X34Y21.A5      net (fanout=2)        1.087   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X34Y21.A       Tilo                  0.203   ML3MST_inst/reg_rc_ESTS_set_d<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X34Y21.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X34Y21.B       Tilo                  0.203   ML3MST_inst/reg_rc_ESTS_set_d<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X34Y21.D1      net (fanout=1)        0.482   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X34Y21.CMUX    Topdc                 0.368   ML3MST_inst/reg_rc_ESTS_set_d<15>
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X22Y26.C1      net (fanout=1)        1.650   ML3MST_inst/mux30_122
    SLICE_X22Y26.CMUX    Tilo                  0.361   ML3MST_inst/mux30_7
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X17Y24.A2      net (fanout=1)        1.246   ML3MST_inst/mux30_7
    SLICE_X17Y24.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      9.218ns (2.383ns logic, 6.835ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.803ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      8.996ns (Levels of Logic = 7)
  Clock Path Skew:      -0.312ns (1.617 - 1.929)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y9.AQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X43Y18.D4      net (fanout=15)       1.212   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X43Y18.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X43Y18.A1      net (fanout=1)        0.818   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X43Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X34Y21.A5      net (fanout=2)        1.087   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X34Y21.A       Tilo                  0.203   ML3MST_inst/reg_rc_ESTS_set_d<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X34Y21.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X34Y21.B       Tilo                  0.203   ML3MST_inst/reg_rc_ESTS_set_d<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X34Y21.D1      net (fanout=1)        0.482   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X34Y21.CMUX    Topdc                 0.368   ML3MST_inst/reg_rc_ESTS_set_d<15>
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X22Y26.C1      net (fanout=1)        1.650   ML3MST_inst/mux30_122
    SLICE_X22Y26.CMUX    Tilo                  0.361   ML3MST_inst/mux30_7
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X17Y24.A2      net (fanout=1)        1.246   ML3MST_inst/mux30_7
    SLICE_X17Y24.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      8.996ns (2.383ns logic, 6.613ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_12 (SLICE_X17Y28.A1), 37 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.838ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd13 (FF)
  Destination:          ML3MST_inst/reg_dout_12 (FF)
  Data Path Delay:      9.080ns (Levels of Logic = 6)
  Clock Path Skew:      -0.263ns (1.627 - 1.890)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd13 to ML3MST_inst/reg_dout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y9.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd13
    SLICE_X33Y18.C6      net (fanout=10)       2.406   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd13
    SLICE_X33Y18.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_dd<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[4]_SW0
    SLICE_X33Y18.A2      net (fanout=1)        0.437   ML3MST_inst/N354
    SLICE_X33Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_dd<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[4]
    SLICE_X33Y13.C3      net (fanout=3)        0.693   ML3MST_inst/debug_info_11<4>
    SLICE_X33Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[12]
    SLICE_X28Y21.B4      net (fanout=1)        1.189   ML3MST_inst/debug_info_11<12>
    SLICE_X28Y21.B       Tilo                  0.205   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/mux3_122
    SLICE_X28Y21.C6      net (fanout=1)        0.219   ML3MST_inst/mux3_122
    SLICE_X28Y21.CMUX    Tilo                  0.343   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/mux3_7_G
                                                       ML3MST_inst/mux3_7
    SLICE_X17Y28.A1      net (fanout=1)        2.098   ML3MST_inst/mux3_7
    SLICE_X17Y28.CLK     Tas                   0.322   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/host_addr<6>17
                                                       ML3MST_inst/reg_dout_12
    -------------------------------------------------  ---------------------------
    Total                                      9.080ns (2.038ns logic, 7.042ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.222ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd15 (FF)
  Destination:          ML3MST_inst/reg_dout_12 (FF)
  Data Path Delay:      8.464ns (Levels of Logic = 6)
  Clock Path Skew:      -0.263ns (1.627 - 1.890)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd15 to ML3MST_inst/reg_dout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y9.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd15
    SLICE_X33Y18.C5      net (fanout=15)       1.790   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd15
    SLICE_X33Y18.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_dd<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[4]_SW0
    SLICE_X33Y18.A2      net (fanout=1)        0.437   ML3MST_inst/N354
    SLICE_X33Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_dd<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[4]
    SLICE_X33Y13.C3      net (fanout=3)        0.693   ML3MST_inst/debug_info_11<4>
    SLICE_X33Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[12]
    SLICE_X28Y21.B4      net (fanout=1)        1.189   ML3MST_inst/debug_info_11<12>
    SLICE_X28Y21.B       Tilo                  0.205   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/mux3_122
    SLICE_X28Y21.C6      net (fanout=1)        0.219   ML3MST_inst/mux3_122
    SLICE_X28Y21.CMUX    Tilo                  0.343   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/mux3_7_G
                                                       ML3MST_inst/mux3_7
    SLICE_X17Y28.A1      net (fanout=1)        2.098   ML3MST_inst/mux3_7
    SLICE_X17Y28.CLK     Tas                   0.322   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/host_addr<6>17
                                                       ML3MST_inst/reg_dout_12
    -------------------------------------------------  ---------------------------
    Total                                      8.464ns (2.038ns logic, 6.426ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.077ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd14 (FF)
  Destination:          ML3MST_inst/reg_dout_12 (FF)
  Data Path Delay:      8.319ns (Levels of Logic = 6)
  Clock Path Skew:      -0.263ns (1.627 - 1.890)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd14 to ML3MST_inst/reg_dout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y9.BQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd14
    SLICE_X33Y18.C4      net (fanout=9)        1.645   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd14
    SLICE_X33Y18.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_dd<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[4]_SW0
    SLICE_X33Y18.A2      net (fanout=1)        0.437   ML3MST_inst/N354
    SLICE_X33Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_dd<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[4]
    SLICE_X33Y13.C3      net (fanout=3)        0.693   ML3MST_inst/debug_info_11<4>
    SLICE_X33Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_ddd<16>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[12]
    SLICE_X28Y21.B4      net (fanout=1)        1.189   ML3MST_inst/debug_info_11<12>
    SLICE_X28Y21.B       Tilo                  0.205   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/mux3_122
    SLICE_X28Y21.C6      net (fanout=1)        0.219   ML3MST_inst/mux3_122
    SLICE_X28Y21.CMUX    Tilo                  0.343   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/mux3_7_G
                                                       ML3MST_inst/mux3_7
    SLICE_X17Y28.A1      net (fanout=1)        2.098   ML3MST_inst/mux3_7
    SLICE_X17Y28.CLK     Tas                   0.322   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/host_addr<6>17
                                                       ML3MST_inst/reg_dout_12
    -------------------------------------------------  ---------------------------
    Total                                      8.319ns (2.038ns logic, 6.281ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_25 (SLICE_X20Y37.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.092ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_25 (FF)
  Destination:          ML3MST_inst/reg_dout_25 (FF)
  Data Path Delay:      0.695ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.951 - 0.843)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_25 to ML3MST_inst/reg_dout_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y35.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_25
    SLICE_X20Y37.C6      net (fanout=3)        0.269   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2<25>
    SLICE_X20Y37.CLK     Tah         (-Th)    -0.228   ML3MST_inst/reg_dout<25>
                                                       ML3MST_inst/mux17711_G
                                                       ML3MST_inst/mux17711
                                                       ML3MST_inst/reg_dout_25
    -------------------------------------------------  ---------------------------
    Total                                      0.695ns (0.426ns logic, 0.269ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_25 (SLICE_X20Y37.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.150ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_25 (FF)
  Destination:          ML3MST_inst/reg_dout_25 (FF)
  Data Path Delay:      0.733ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.951 - 0.863)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_25 to ML3MST_inst/reg_dout_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.BQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_25
    SLICE_X20Y37.D5      net (fanout=3)        0.302   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<25>
    SLICE_X20Y37.CLK     Tah         (-Th)    -0.231   ML3MST_inst/reg_dout<25>
                                                       ML3MST_inst/mux17711_F
                                                       ML3MST_inst/mux17711
                                                       ML3MST_inst/reg_dout_25
    -------------------------------------------------  ---------------------------
    Total                                      0.733ns (0.431ns logic, 0.302ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_INTS_set_d_21 (SLICE_X32Y14.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.000ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_21 (FF)
  Destination:          ML3MST_inst/reg_rc_INTS_set_d_21 (FF)
  Data Path Delay:      0.603ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.909 - 0.801)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_21 to ML3MST_inst/reg_rc_INTS_set_d_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y9.DQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_21
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_21
    SLICE_X32Y14.DX      net (fanout=2)        0.357   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_21
    SLICE_X32Y14.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/reg_rc_INTS_set_d<21>
                                                       ML3MST_inst/reg_rc_INTS_set_d_21
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.246ns logic, 0.357ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (SLICE_X7Y21.A1), 113 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.803ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      12.082ns (Levels of Logic = 12)
  Clock Path Skew:      -0.226ns (1.691 - 1.917)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X15Y19.A5      net (fanout=16)       2.363   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X15Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_12
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X13Y19.B2      net (fanout=2)        0.876   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X13Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X13Y19.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X13Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X9Y19.B6       net (fanout=2)        0.350   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X9Y19.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X9Y19.A5       net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X9Y19.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X9Y19.D3       net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X9Y19.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X9Y19.C4       net (fanout=2)        0.470   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X9Y19.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X9Y21.A6       net (fanout=2)        0.445   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X9Y21.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<59>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X9Y21.B6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X9Y21.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<59>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y22.A6      net (fanout=3)        0.929   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y22.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<2>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X14Y22.C4      net (fanout=8)        1.116   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X14Y22.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<2>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X7Y21.A1       net (fanout=1)        1.094   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X7Y21.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     12.082ns (3.608ns logic, 8.474ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.487ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      11.756ns (Levels of Logic = 12)
  Clock Path Skew:      -0.236ns (1.691 - 1.927)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X15Y19.A3      net (fanout=9)        2.037   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X15Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_12
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X13Y19.B2      net (fanout=2)        0.876   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X13Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X13Y19.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X13Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X9Y19.B6       net (fanout=2)        0.350   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X9Y19.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X9Y19.A5       net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X9Y19.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X9Y19.D3       net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X9Y19.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X9Y19.C4       net (fanout=2)        0.470   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X9Y19.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X9Y21.A6       net (fanout=2)        0.445   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X9Y21.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<59>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X9Y21.B6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X9Y21.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<59>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y22.A6      net (fanout=3)        0.929   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y22.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<2>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X14Y22.C4      net (fanout=8)        1.116   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X14Y22.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<2>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X7Y21.A1       net (fanout=1)        1.094   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X7Y21.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     11.756ns (3.608ns logic, 8.148ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.370ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      11.639ns (Levels of Logic = 12)
  Clock Path Skew:      -0.236ns (1.691 - 1.927)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X15Y19.A4      net (fanout=11)       1.920   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X15Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_12
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X13Y19.B2      net (fanout=2)        0.876   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X13Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X13Y19.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X13Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X9Y19.B6       net (fanout=2)        0.350   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X9Y19.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X9Y19.A5       net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X9Y19.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X9Y19.D3       net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X9Y19.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X9Y19.C4       net (fanout=2)        0.470   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X9Y19.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X9Y21.A6       net (fanout=2)        0.445   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X9Y21.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<59>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X9Y21.B6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X9Y21.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<59>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y22.A6      net (fanout=3)        0.929   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y22.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<2>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X14Y22.C4      net (fanout=8)        1.116   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X14Y22.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<2>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X7Y21.A1       net (fanout=1)        1.094   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X7Y21.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     11.639ns (3.608ns logic, 8.031ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X6Y23.A6), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.013ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.288ns (Levels of Logic = 12)
  Clock Path Skew:      -0.230ns (1.687 - 1.917)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X15Y19.A5      net (fanout=16)       2.363   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X15Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_12
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X13Y19.B2      net (fanout=2)        0.876   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X13Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X13Y19.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X13Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X9Y19.B6       net (fanout=2)        0.350   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X9Y19.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X9Y19.A5       net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X9Y19.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X9Y19.D3       net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X9Y19.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X9Y19.C4       net (fanout=2)        0.470   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X9Y19.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X9Y21.A6       net (fanout=2)        0.445   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X9Y21.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<59>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X9Y21.B6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X9Y21.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<59>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y22.A6      net (fanout=3)        0.929   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y22.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<2>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X7Y23.A2       net (fanout=8)        1.211   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X7Y23.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA1<9>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X6Y23.A6       net (fanout=1)        0.286   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X6Y23.CLK      Tas                   0.289   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.288ns (3.527ns logic, 7.761ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.697ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.962ns (Levels of Logic = 12)
  Clock Path Skew:      -0.240ns (1.687 - 1.927)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X15Y19.A3      net (fanout=9)        2.037   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X15Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_12
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X13Y19.B2      net (fanout=2)        0.876   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X13Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X13Y19.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X13Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X9Y19.B6       net (fanout=2)        0.350   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X9Y19.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X9Y19.A5       net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X9Y19.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X9Y19.D3       net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X9Y19.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X9Y19.C4       net (fanout=2)        0.470   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X9Y19.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X9Y21.A6       net (fanout=2)        0.445   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X9Y21.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<59>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X9Y21.B6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X9Y21.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<59>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y22.A6      net (fanout=3)        0.929   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y22.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<2>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X7Y23.A2       net (fanout=8)        1.211   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X7Y23.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA1<9>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X6Y23.A6       net (fanout=1)        0.286   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X6Y23.CLK      Tas                   0.289   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.962ns (3.527ns logic, 7.435ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.580ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.845ns (Levels of Logic = 12)
  Clock Path Skew:      -0.240ns (1.687 - 1.927)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X15Y19.A4      net (fanout=11)       1.920   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X15Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_12
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X13Y19.B2      net (fanout=2)        0.876   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X13Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X13Y19.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X13Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X9Y19.B6       net (fanout=2)        0.350   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X9Y19.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X9Y19.A5       net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X9Y19.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X9Y19.D3       net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X9Y19.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X9Y19.C4       net (fanout=2)        0.470   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X9Y19.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X9Y21.A6       net (fanout=2)        0.445   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X9Y21.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<59>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X9Y21.B6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X9Y21.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<59>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y22.A6      net (fanout=3)        0.929   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y22.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<2>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X7Y23.A2       net (fanout=8)        1.211   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X7Y23.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA1<9>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X6Y23.A6       net (fanout=1)        0.286   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X6Y23.CLK      Tas                   0.289   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.845ns (3.527ns logic, 7.318ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X6Y23.A5), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.849ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.124ns (Levels of Logic = 12)
  Clock Path Skew:      -0.230ns (1.687 - 1.917)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X15Y19.A5      net (fanout=16)       2.363   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X15Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_12
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X13Y19.B2      net (fanout=2)        0.876   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X13Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X13Y19.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X13Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X9Y19.B6       net (fanout=2)        0.350   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X9Y19.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X9Y19.A5       net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X9Y19.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X9Y19.D3       net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X9Y19.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X9Y19.C4       net (fanout=2)        0.470   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X9Y19.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X9Y21.A6       net (fanout=2)        0.445   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X9Y21.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<59>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X9Y21.B6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X9Y21.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<59>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y22.A6      net (fanout=3)        0.929   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y22.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<2>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X6Y23.B3       net (fanout=8)        1.221   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X6Y23.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X6Y23.A5       net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X6Y23.CLK      Tas                   0.289   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.124ns (3.417ns logic, 7.707ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.533ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.798ns (Levels of Logic = 12)
  Clock Path Skew:      -0.240ns (1.687 - 1.927)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X15Y19.A3      net (fanout=9)        2.037   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X15Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_12
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X13Y19.B2      net (fanout=2)        0.876   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X13Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X13Y19.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X13Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X9Y19.B6       net (fanout=2)        0.350   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X9Y19.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X9Y19.A5       net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X9Y19.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X9Y19.D3       net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X9Y19.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X9Y19.C4       net (fanout=2)        0.470   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X9Y19.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X9Y21.A6       net (fanout=2)        0.445   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X9Y21.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<59>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X9Y21.B6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X9Y21.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<59>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y22.A6      net (fanout=3)        0.929   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y22.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<2>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X6Y23.B3       net (fanout=8)        1.221   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X6Y23.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X6Y23.A5       net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X6Y23.CLK      Tas                   0.289   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.798ns (3.417ns logic, 7.381ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.416ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.681ns (Levels of Logic = 12)
  Clock Path Skew:      -0.240ns (1.687 - 1.927)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X15Y19.A4      net (fanout=11)       1.920   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X15Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_12
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X13Y19.B2      net (fanout=2)        0.876   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X13Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X13Y19.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X13Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X9Y19.B6       net (fanout=2)        0.350   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X9Y19.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X9Y19.A5       net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X9Y19.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X9Y19.D3       net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X9Y19.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X9Y19.C4       net (fanout=2)        0.470   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X9Y19.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X9Y21.A6       net (fanout=2)        0.445   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X9Y21.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<59>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X9Y21.B6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X9Y21.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<59>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y22.A6      net (fanout=3)        0.929   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y22.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<2>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X6Y23.B3       net (fanout=8)        1.221   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X6Y23.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X6Y23.A5       net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X6Y23.CLK      Tas                   0.289   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.681ns (3.417ns logic, 7.264ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_PARS_10 (SLICE_X23Y26.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.084ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rw_PARS_10 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_PARS_10 (FF)
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.937 - 0.855)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rw_PARS_10 to ML3MST_inst/ml3_logic_root/ml3_PARS_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.CQ      Tcko                  0.198   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/reg_rw_PARS_10
    SLICE_X23Y26.BX      net (fanout=2)        0.236   ML3MST_inst/reg_rw_PARS<10>
    SLICE_X23Y26.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/ml3_PARS<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_PARS_10
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.257ns logic, 0.236ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_PARS_8 (SLICE_X23Y25.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.080ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rw_PARS_8 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_PARS_8 (FF)
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (0.935 - 0.855)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rw_PARS_8 to ML3MST_inst/ml3_logic_root/ml3_PARS_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.AQ      Tcko                  0.198   ML3MST_inst/reg_rw_PARS<11>
                                                       ML3MST_inst/reg_rw_PARS_8
    SLICE_X23Y25.DX      net (fanout=2)        0.238   ML3MST_inst/reg_rw_PARS<8>
    SLICE_X23Y25.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/ml3_PARS<8>
                                                       ML3MST_inst/ml3_logic_root/ml3_PARS_8
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.257ns logic, 0.238ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_1 (SLICE_X23Y14.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.019ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_1 (FF)
  Data Path Delay:      0.573ns (Levels of Logic = 0)
  Clock Path Skew:      0.097ns (0.949 - 0.852)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_1 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y11.BQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<3>
                                                       ML3MST_inst/reg_rs_CMD_1
    SLICE_X23Y14.BX      net (fanout=3)        0.316   ML3MST_inst/reg_rs_CMD<1>
    SLICE_X23Y14.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<3>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_1
    -------------------------------------------------  ---------------------------
    Total                                      0.573ns (0.257ns logic, 0.316ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 244635 paths analyzed, 8590 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.230ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y6.DIA14), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.958ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.539 - 0.551)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA30   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y38.C4       net (fanout=1)        2.426   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<30>
    SLICE_X8Y38.BMUX     Topcb                 0.371   ML3MST_inst/common_mem_douta<30>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_547
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_22
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_22
    SLICE_X20Y37.A4      net (fanout=1)        1.372   ML3MST_inst/common_mem_douta<30>
    SLICE_X20Y37.A       Tilo                  0.205   ML3MST_inst/reg_dout<25>
                                                       ML3MST_inst/Mmux_host_data_r241
    SLICE_X19Y40.A4      net (fanout=2)        1.571   LB_MIII_DataOut<30>
    SLICE_X19Y40.A       Tilo                  0.259   N52
                                                       CNC2_FC_M3_MARKING/ibus_DataIn<14>LogicTrst
    SLICE_X4Y16.D5       net (fanout=63)       2.740   CNC2_FC_M3_MARKING/ibus_DataIn<14>
    SLICE_X4Y16.D        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<14>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<14>LogicTrst1
    RAMB16_X0Y6.DIA14    net (fanout=1)        0.659   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<14>
    RAMB16_X0Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.958ns (3.190ns logic, 8.768ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.973ns (Levels of Logic = 4)
  Clock Path Skew:      0.083ns (0.539 - 0.456)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA30    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y38.D2       net (fanout=1)        2.446   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<30>
    SLICE_X8Y38.BMUX     Topdb                 0.366   ML3MST_inst/common_mem_douta<30>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_623
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_22
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_22
    SLICE_X20Y37.A4      net (fanout=1)        1.372   ML3MST_inst/common_mem_douta<30>
    SLICE_X20Y37.A       Tilo                  0.205   ML3MST_inst/reg_dout<25>
                                                       ML3MST_inst/Mmux_host_data_r241
    SLICE_X19Y40.A4      net (fanout=2)        1.571   LB_MIII_DataOut<30>
    SLICE_X19Y40.A       Tilo                  0.259   N52
                                                       CNC2_FC_M3_MARKING/ibus_DataIn<14>LogicTrst
    SLICE_X4Y16.D5       net (fanout=63)       2.740   CNC2_FC_M3_MARKING/ibus_DataIn<14>
    SLICE_X4Y16.D        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<14>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<14>LogicTrst1
    RAMB16_X0Y6.DIA14    net (fanout=1)        0.659   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<14>
    RAMB16_X0Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.973ns (3.185ns logic, 8.788ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.729ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.539 - 0.567)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA14   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y31.A1      net (fanout=1)        3.071   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<14>
    SLICE_X14Y31.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<14>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_45
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_4
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_4
    SLICE_X17Y32.B4      net (fanout=1)        0.565   ML3MST_inst/common_mem_douta<14>
    SLICE_X17Y32.B       Tilo                  0.259   LB_MIII_DataOut<14>
                                                       ML3MST_inst/Mmux_host_data_r61
    SLICE_X19Y40.A1      net (fanout=2)        1.451   LB_MIII_DataOut<14>
    SLICE_X19Y40.A       Tilo                  0.259   N52
                                                       CNC2_FC_M3_MARKING/ibus_DataIn<14>LogicTrst
    SLICE_X4Y16.D5       net (fanout=63)       2.740   CNC2_FC_M3_MARKING/ibus_DataIn<14>
    SLICE_X4Y16.D        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<14>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<14>LogicTrst1
    RAMB16_X0Y6.DIA14    net (fanout=1)        0.659   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<14>
    RAMB16_X0Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.729ns (3.243ns logic, 8.486ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y6.DIA6), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.927ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.539 - 0.567)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA22   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y32.A4      net (fanout=1)        2.098   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<22>
    SLICE_X12Y32.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<22>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_414
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_13
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_13
    SLICE_X11Y33.D6      net (fanout=1)        0.492   ML3MST_inst/common_mem_douta<22>
    SLICE_X11Y33.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_Transmit_ByteData<5>
                                                       ML3MST_inst/Mmux_host_data_r151
    SLICE_X17Y40.A3      net (fanout=2)        2.634   LB_MIII_DataOut<22>
    SLICE_X17Y40.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_RDReset
                                                       CNC2_FC_M3_MARKING/ibus_DataIn<6>LogicTrst
    SLICE_X5Y14.D4       net (fanout=66)       2.803   CNC2_FC_M3_MARKING/ibus_DataIn<6>
    SLICE_X5Y14.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<6>LogicTrst1
    RAMB16_X0Y6.DIA6     net (fanout=1)        0.597   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<6>
    RAMB16_X0Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.927ns (3.303ns logic, 8.624ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.884ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.539 - 0.558)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA22   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y32.D2      net (fanout=1)        2.065   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<22>
    SLICE_X12Y32.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<22>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_614
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_13
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_13
    SLICE_X11Y33.D6      net (fanout=1)        0.492   ML3MST_inst/common_mem_douta<22>
    SLICE_X11Y33.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_Transmit_ByteData<5>
                                                       ML3MST_inst/Mmux_host_data_r151
    SLICE_X17Y40.A3      net (fanout=2)        2.634   LB_MIII_DataOut<22>
    SLICE_X17Y40.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_RDReset
                                                       CNC2_FC_M3_MARKING/ibus_DataIn<6>LogicTrst
    SLICE_X5Y14.D4       net (fanout=66)       2.803   CNC2_FC_M3_MARKING/ibus_DataIn<6>
    SLICE_X5Y14.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<6>LogicTrst1
    RAMB16_X0Y6.DIA6     net (fanout=1)        0.597   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<6>
    RAMB16_X0Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.884ns (3.293ns logic, 8.591ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.749ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.539 - 0.551)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA22   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y32.C4      net (fanout=1)        1.925   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<22>
    SLICE_X12Y32.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<22>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_529
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_13
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_13
    SLICE_X11Y33.D6      net (fanout=1)        0.492   ML3MST_inst/common_mem_douta<22>
    SLICE_X11Y33.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_Transmit_ByteData<5>
                                                       ML3MST_inst/Mmux_host_data_r151
    SLICE_X17Y40.A3      net (fanout=2)        2.634   LB_MIII_DataOut<22>
    SLICE_X17Y40.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_RDReset
                                                       CNC2_FC_M3_MARKING/ibus_DataIn<6>LogicTrst
    SLICE_X5Y14.D4       net (fanout=66)       2.803   CNC2_FC_M3_MARKING/ibus_DataIn<6>
    SLICE_X5Y14.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<6>LogicTrst1
    RAMB16_X0Y6.DIA6     net (fanout=1)        0.597   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<6>
    RAMB16_X0Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.749ns (3.298ns logic, 8.451ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y6.DIA2), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.924ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.539 - 0.558)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA18   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y28.D5      net (fanout=1)        2.615   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<18>
    SLICE_X14Y28.BMUX    Topdb                 0.393   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_unit<7>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_69
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_8
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_8
    SLICE_X15Y35.B3      net (fanout=1)        0.897   ML3MST_inst/common_mem_douta<18>
    SLICE_X15Y35.B       Tilo                  0.259   ML3MST_inst/mux777
                                                       ML3MST_inst/Mmux_host_data_r101
    SLICE_X23Y38.C4      net (fanout=2)        1.213   LB_MIII_DataOut<18>
    SLICE_X23Y38.C       Tilo                  0.259   N28
                                                       CNC2_FC_M3_MARKING/ibus_DataIn<2>LogicTrst
    SLICE_X3Y12.B3       net (fanout=72)       3.576   CNC2_FC_M3_MARKING/ibus_DataIn<2>
    SLICE_X3Y12.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<2>LogicTrst1
    RAMB16_X0Y6.DIA2     net (fanout=1)        0.303   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<2>
    RAMB16_X0Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.924ns (3.320ns logic, 8.604ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.992ns (Levels of Logic = 4)
  Clock Path Skew:      0.090ns (0.539 - 0.449)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA2    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y33.B1       net (fanout=1)        2.578   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<2>
    SLICE_X6Y33.BMUX     Topbb                 0.361   ML3MST_inst/common_mem_douta<2>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_544
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_21
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_21
    SLICE_X7Y34.B2       net (fanout=1)        0.627   ML3MST_inst/common_mem_douta<2>
    SLICE_X7Y34.B        Tilo                  0.259   LB_MIII_DataOut<2>
                                                       ML3MST_inst/Mmux_host_data_r231
    SLICE_X23Y38.C1      net (fanout=2)        1.620   LB_MIII_DataOut<2>
    SLICE_X23Y38.C       Tilo                  0.259   N28
                                                       CNC2_FC_M3_MARKING/ibus_DataIn<2>LogicTrst
    SLICE_X3Y12.B3       net (fanout=72)       3.576   CNC2_FC_M3_MARKING/ibus_DataIn<2>
    SLICE_X3Y12.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<2>LogicTrst1
    RAMB16_X0Y6.DIA2     net (fanout=1)        0.303   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<2>
    RAMB16_X0Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.992ns (3.288ns logic, 8.704ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.642ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.539 - 0.567)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA18   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y28.A3      net (fanout=1)        2.356   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<18>
    SLICE_X14Y28.BMUX    Topab                 0.370   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_unit<7>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_49
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_8
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_8
    SLICE_X15Y35.B3      net (fanout=1)        0.897   ML3MST_inst/common_mem_douta<18>
    SLICE_X15Y35.B       Tilo                  0.259   ML3MST_inst/mux777
                                                       ML3MST_inst/Mmux_host_data_r101
    SLICE_X23Y38.C4      net (fanout=2)        1.213   LB_MIII_DataOut<18>
    SLICE_X23Y38.C       Tilo                  0.259   N28
                                                       CNC2_FC_M3_MARKING/ibus_DataIn<2>LogicTrst
    SLICE_X3Y12.B3       net (fanout=72)       3.576   CNC2_FC_M3_MARKING/ibus_DataIn<2>
    SLICE_X3Y12.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<2>LogicTrst1
    RAMB16_X0Y6.DIA2     net (fanout=1)        0.303   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<2>
    RAMB16_X0Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.642ns (3.297ns logic, 8.345ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.DIA19), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_19 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.329ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.175 - 0.186)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_19 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.AQ      Tcko                  0.198   LocalBusBridgeMIII_inst/m_DataIn<22>
                                                       LocalBusBridgeMIII_inst/m_DataIn_19
    RAMB16_X1Y18.DIA19   net (fanout=20)       0.184   LocalBusBridgeMIII_inst/m_DataIn<19>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.329ns (0.145ns logic, 0.184ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.DIA20), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_20 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.175 - 0.186)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_20 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.BQ      Tcko                  0.198   LocalBusBridgeMIII_inst/m_DataIn<22>
                                                       LocalBusBridgeMIII_inst/m_DataIn_20
    RAMB16_X1Y18.DIA20   net (fanout=20)       0.194   LocalBusBridgeMIII_inst/m_DataIn<20>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.145ns logic, 0.194ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag_53 (SLICE_X28Y67.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag_21 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag_21 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.CQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag_21
    SLICE_X28Y67.D5      net (fanout=3)        0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag<21>
    SLICE_X28Y67.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag<52>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n1289491
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag_53
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.319ns logic, 0.076ns route)
                                                       (80.8% logic, 19.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538831 paths analyzed, 12862 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.164ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (SLICE_X38Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.054ns (Levels of Logic = 2)
  Clock Path Skew:      -2.252ns (-0.315 - 1.937)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y16.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X37Y17.C6      net (fanout=649)      0.287   startup_reset
    SLICE_X37Y17.C       Tilo                  0.259   ML3MST_inst/reg_rc_ESTS_set_ddd<4>
                                                       g_reset_i1_INV_0
    SLICE_X39Y17.B6      net (fanout=7)        0.323   g_reset_i
    SLICE_X39Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c2msg_rx_type_FSM_FFd1-In2
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X38Y17.SR      net (fanout=2)        0.307   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X38Y17.CLK     Trck                  0.228   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      2.054ns (1.137ns logic, 0.917ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (SLICE_X38Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 2)
  Clock Path Skew:      -2.252ns (-0.315 - 1.937)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y16.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X37Y17.C6      net (fanout=649)      0.287   startup_reset
    SLICE_X37Y17.C       Tilo                  0.259   ML3MST_inst/reg_rc_ESTS_set_ddd<4>
                                                       g_reset_i1_INV_0
    SLICE_X39Y17.B6      net (fanout=7)        0.323   g_reset_i
    SLICE_X39Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c2msg_rx_type_FSM_FFd1-In2
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X38Y17.SR      net (fanout=2)        0.307   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X38Y17.CLK     Trck                  0.225   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.134ns logic, 0.917ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (SLICE_X38Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.043ns (Levels of Logic = 2)
  Clock Path Skew:      -2.252ns (-0.315 - 1.937)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y16.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X37Y17.C6      net (fanout=649)      0.287   startup_reset
    SLICE_X37Y17.C       Tilo                  0.259   ML3MST_inst/reg_rc_ESTS_set_ddd<4>
                                                       g_reset_i1_INV_0
    SLICE_X39Y17.B6      net (fanout=7)        0.323   g_reset_i
    SLICE_X39Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c2msg_rx_type_FSM_FFd1-In2
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X38Y17.SR      net (fanout=2)        0.307   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X38Y17.CLK     Trck                  0.217   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.126ns logic, 0.917ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y20.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.170 - 0.161)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y41.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_2
    RAMB16_X2Y20.ADDRA5  net (fanout=3)        0.137   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<2>
    RAMB16_X2Y20.CLKA    Trckc_ADDRA (-Th)     0.066   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.134ns logic, 0.137ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address12/DP (SLICE_X46Y16.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address12/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.203 - 0.202)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address12/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y15.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_2
    SLICE_X46Y16.D3      net (fanout=9)        0.276   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_2
    SLICE_X46Y16.CLK     Tah         (-Th)     0.172   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr[5]_read_port_2117_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address12/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.302ns (0.026ns logic, 0.276ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address11/DP (SLICE_X46Y16.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address11/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.203 - 0.202)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address11/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y15.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_2
    SLICE_X46Y16.D3      net (fanout=9)        0.276   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_2
    SLICE_X46Y16.CLK     Tah         (-Th)     0.172   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr[5]_read_port_2117_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address11/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.302ns (0.026ns logic, 0.276ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y14.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.776ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut_14 (SLICE_X35Y53.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.224ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<6> (PAD)
  Destination:          CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut_14 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.111ns (Levels of Logic = 5)
  Clock Path Delay:     2.360ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<6> to CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N12.I                Tiopi                 1.310   iMPG_DI<6>
                                                       iMPG_DI<6>
                                                       iMPG_DI_6_IBUF
                                                       ProtoComp2222.IMUX.17
    SLICE_X39Y45.C2      net (fanout=1)        5.111   iMPG_DI_6_IBUF
    SLICE_X39Y45.C       Tilo                  0.259   CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT63
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT66
    SLICE_X39Y45.B4      net (fanout=1)        0.327   CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT65
    SLICE_X39Y45.B       Tilo                  0.259   CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT63
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT67
    SLICE_X35Y53.A6      net (fanout=1)        0.932   CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT66
    SLICE_X35Y53.A       Tilo                  0.259   CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut<11>
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT611
    SLICE_X35Y53.C2      net (fanout=1)        0.427   CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT610
    SLICE_X35Y53.CLK     Tas                   0.227   CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut<11>
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT612
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut_14
    -------------------------------------------------  ---------------------------
    Total                                      9.111ns (2.314ns logic, 6.797ns route)
                                                       (25.4% logic, 74.6% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2222.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X35Y53.CLK     net (fanout=675)      0.781   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.360ns (1.323ns logic, 1.037ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut_9 (SLICE_X38Y52.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.246ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<1> (PAD)
  Destination:          CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.109ns (Levels of Logic = 5)
  Clock Path Delay:     2.380ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<1> to CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P11.I                Tiopi                 1.310   iMPG_DI<1>
                                                       iMPG_DI<1>
                                                       iMPG_DI_1_IBUF
                                                       ProtoComp2222.IMUX.12
    SLICE_X40Y40.B1      net (fanout=1)        4.932   iMPG_DI_1_IBUF
    SLICE_X40Y40.BMUX    Tilo                  0.251   CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT167
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT168
    SLICE_X40Y40.A5      net (fanout=1)        0.364   CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1611
    SLICE_X40Y40.A       Tilo                  0.205   CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT167
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT169
    SLICE_X38Y52.D1      net (fanout=1)        1.437   CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1612
    SLICE_X38Y52.D       Tilo                  0.203   CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1619
    SLICE_X38Y52.C6      net (fanout=1)        0.118   CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1622
    SLICE_X38Y52.CLK     Tas                   0.289   CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1620
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut_9
    -------------------------------------------------  ---------------------------
    Total                                      9.109ns (2.258ns logic, 6.851ns route)
                                                       (24.8% logic, 75.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2222.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y52.CLK     net (fanout=675)      0.801   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (1.323ns logic, 1.057ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut_11 (SLICE_X35Y53.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.330ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<3> (PAD)
  Destination:          CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut_11 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.005ns (Levels of Logic = 5)
  Clock Path Delay:     2.360ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<3> to CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.I                Tiopi                 1.310   iMPG_DI<3>
                                                       iMPG_DI<3>
                                                       iMPG_DI_3_IBUF
                                                       ProtoComp2222.IMUX.14
    SLICE_X45Y45.C4      net (fanout=1)        4.646   iMPG_DI_3_IBUF
    SLICE_X45Y45.CMUX    Tilo                  0.313   CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT33
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT36
    SLICE_X45Y45.A2      net (fanout=1)        0.605   CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT35
    SLICE_X45Y45.A       Tilo                  0.259   CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT33
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT37
    SLICE_X35Y53.B6      net (fanout=1)        0.996   CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT36
    SLICE_X35Y53.B       Tilo                  0.259   CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut<11>
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT311
    SLICE_X35Y53.C4      net (fanout=1)        0.295   CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT310
    SLICE_X35Y53.CLK     Tas                   0.322   CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut<11>
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT312
                                                       CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut_11
    -------------------------------------------------  ---------------------------
    Total                                      9.005ns (2.463ns logic, 6.542ns route)
                                                       (27.4% logic, 72.6% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3_MARKING/LocalBusBridge_1/m_BusDataOut_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2222.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X35Y53.CLK     net (fanout=675)      0.781   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.360ns (1.323ns logic, 1.037ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point m_HHB_MPG_A (SLICE_X7Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iHHB_MPG_A (PAD)
  Destination:          m_HHB_MPG_A (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.688ns (Levels of Logic = 1)
  Clock Path Delay:     3.398ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iHHB_MPG_A to m_HHB_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A5.I                 Tiopi                 1.126   iHHB_MPG_A
                                                       iHHB_MPG_A
                                                       iHHB_MPG_A_IBUF
                                                       ProtoComp2223.IMUX
    SLICE_X7Y66.AX       net (fanout=1)        2.514   iHHB_MPG_A_IBUF
    SLICE_X7Y66.CLK      Tckdi       (-Th)    -0.048   m_HHB_MPG_A
                                                       m_HHB_MPG_A
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (1.174ns logic, 2.514ns route)
                                                       (31.8% logic, 68.2% route)

  Maximum Clock Path at Slow Process Corner: g_clk to m_HHB_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2222.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X7Y66.CLK      net (fanout=675)      1.230   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (1.519ns logic, 1.879ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0 (SLICE_X47Y52.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iXY2_STS (PAD)
  Destination:          CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.717ns (Levels of Logic = 1)
  Clock Path Delay:     3.304ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iXY2_STS to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K16.I                Tiopi                 1.126   iXY2_STS
                                                       iXY2_STS
                                                       iXY2_STS_IBUF
                                                       ProtoComp2222.IMUX.18
    SLICE_X47Y52.AX      net (fanout=1)        2.543   iXY2_STS_IBUF
    SLICE_X47Y52.CLK     Tckdi       (-Th)    -0.048   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<3>
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    -------------------------------------------------  ---------------------------
    Total                                      3.717ns (1.174ns logic, 2.543ns route)
                                                       (31.6% logic, 68.4% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2222.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X47Y52.CLK     net (fanout=675)      1.136   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (1.519ns logic, 1.785ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point m_MPG_A (SLICE_X6Y22.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.617ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_A (PAD)
  Destination:          m_MPG_A (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.772ns (Levels of Logic = 1)
  Clock Path Delay:     2.130ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iMPG_A to m_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   iMPG_A
                                                       iMPG_A
                                                       iMPG_A_IBUF
                                                       ProtoComp2222.IMUX.35
    SLICE_X6Y22.DX       net (fanout=1)        1.968   iMPG_A_IBUF
    SLICE_X6Y22.CLK      Tckdi       (-Th)    -0.041   m_MPG_A
                                                       m_MPG_A
    -------------------------------------------------  ---------------------------
    Total                                      2.772ns (0.804ns logic, 1.968ns route)
                                                       (29.0% logic, 71.0% route)

  Maximum Clock Path at Fast Process Corner: g_clk to m_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2222.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X6Y22.CLK      net (fanout=675)      0.719   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.130ns (0.950ns logic, 1.180ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 543 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  15.766ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.234ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.492ns (Levels of Logic = 7)
  Clock Path Delay:     3.249ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2222.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y58.CLK     net (fanout=675)      1.081   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (1.519ns logic, 1.730ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y58.BQ      Tcko                  0.447   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9
    SLICE_X37Y58.A2      net (fanout=2)        0.629   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<9>
    SLICE_X37Y58.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<7>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X33Y56.A6      net (fanout=1)        1.265   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X33Y56.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X33Y56.C2      net (fanout=44)       0.436   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X33Y56.C       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X44Y53.A1      net (fanout=30)       1.128   CNC2_FC_M3_MARKING/WD_TimeOut
    SLICE_X44Y53.A       Tilo                  0.205   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X44Y53.D3      net (fanout=39)       0.301   oLaserOn_OBUF
    SLICE_X44Y53.D       Tilo                  0.205   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X44Y53.C6      net (fanout=1)        0.118   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X44Y53.C       Tilo                  0.205   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.395   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     12.492ns (4.220ns logic, 8.272ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.236ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.490ns (Levels of Logic = 7)
  Clock Path Delay:     3.249ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2222.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y58.CLK     net (fanout=675)      1.081   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (1.519ns logic, 1.730ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y58.CQ      Tcko                  0.447   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    SLICE_X37Y58.A1      net (fanout=2)        0.627   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<10>
    SLICE_X37Y58.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<7>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X33Y56.A6      net (fanout=1)        1.265   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X33Y56.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X33Y56.C2      net (fanout=44)       0.436   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X33Y56.C       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X44Y53.A1      net (fanout=30)       1.128   CNC2_FC_M3_MARKING/WD_TimeOut
    SLICE_X44Y53.A       Tilo                  0.205   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X44Y53.D3      net (fanout=39)       0.301   oLaserOn_OBUF
    SLICE_X44Y53.D       Tilo                  0.205   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X44Y53.C6      net (fanout=1)        0.118   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X44Y53.C       Tilo                  0.205   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.395   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     12.490ns (4.220ns logic, 8.270ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.358ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.371ns (Levels of Logic = 7)
  Clock Path Delay:     3.246ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2222.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y57.CLK     net (fanout=675)      1.078   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (1.519ns logic, 1.727ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.DQ      Tcko                  0.447   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7
    SLICE_X37Y58.A3      net (fanout=2)        0.508   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
    SLICE_X37Y58.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<7>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X33Y56.A6      net (fanout=1)        1.265   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X33Y56.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X33Y56.C2      net (fanout=44)       0.436   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X33Y56.C       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X44Y53.A1      net (fanout=30)       1.128   CNC2_FC_M3_MARKING/WD_TimeOut
    SLICE_X44Y53.A       Tilo                  0.205   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X44Y53.D3      net (fanout=39)       0.301   oLaserOn_OBUF
    SLICE_X44Y53.D       Tilo                  0.205   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X44Y53.C6      net (fanout=1)        0.118   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X44Y53.C       Tilo                  0.205   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.395   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     12.371ns (4.220ns logic, 8.151ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.915ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.811ns (Levels of Logic = 6)
  Clock Path Delay:     3.249ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2222.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y58.CLK     net (fanout=675)      1.081   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (1.519ns logic, 1.730ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y58.BQ      Tcko                  0.447   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9
    SLICE_X37Y58.A2      net (fanout=2)        0.629   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<9>
    SLICE_X37Y58.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<7>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X33Y56.A6      net (fanout=1)        1.265   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X33Y56.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X33Y56.C2      net (fanout=44)       0.436   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X33Y56.C       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X44Y53.A1      net (fanout=30)       1.128   CNC2_FC_M3_MARKING/WD_TimeOut
    SLICE_X44Y53.A       Tilo                  0.205   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X32Y55.CX      net (fanout=39)       1.021   oLaserOn_OBUF
    SLICE_X32Y55.CMUX    Tcxc                  0.163   CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT82
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.359   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.811ns (3.973ns logic, 7.838ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.917ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.809ns (Levels of Logic = 6)
  Clock Path Delay:     3.249ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2222.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y58.CLK     net (fanout=675)      1.081   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (1.519ns logic, 1.730ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y58.CQ      Tcko                  0.447   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    SLICE_X37Y58.A1      net (fanout=2)        0.627   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<10>
    SLICE_X37Y58.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<7>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X33Y56.A6      net (fanout=1)        1.265   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X33Y56.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X33Y56.C2      net (fanout=44)       0.436   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X33Y56.C       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X44Y53.A1      net (fanout=30)       1.128   CNC2_FC_M3_MARKING/WD_TimeOut
    SLICE_X44Y53.A       Tilo                  0.205   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X32Y55.CX      net (fanout=39)       1.021   oLaserOn_OBUF
    SLICE_X32Y55.CMUX    Tcxc                  0.163   CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT82
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.359   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.809ns (3.973ns logic, 7.836ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.039ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.690ns (Levels of Logic = 6)
  Clock Path Delay:     3.246ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2222.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y57.CLK     net (fanout=675)      1.078   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (1.519ns logic, 1.727ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.DQ      Tcko                  0.447   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7
    SLICE_X37Y58.A3      net (fanout=2)        0.508   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
    SLICE_X37Y58.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<7>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X33Y56.A6      net (fanout=1)        1.265   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X33Y56.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X33Y56.C2      net (fanout=44)       0.436   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X33Y56.C       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X44Y53.A1      net (fanout=30)       1.128   CNC2_FC_M3_MARKING/WD_TimeOut
    SLICE_X44Y53.A       Tilo                  0.205   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X32Y55.CX      net (fanout=39)       1.021   oLaserOn_OBUF
    SLICE_X32Y55.CMUX    Tcxc                  0.163   CNC2_FC_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT82
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.359   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.690ns (3.973ns logic, 7.717ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point oLaserOn (K14.PAD), 66 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.727ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.999ns (Levels of Logic = 5)
  Clock Path Delay:     3.249ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2222.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y58.CLK     net (fanout=675)      1.081   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (1.519ns logic, 1.730ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y58.BQ      Tcko                  0.447   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9
    SLICE_X37Y58.A2      net (fanout=2)        0.629   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<9>
    SLICE_X37Y58.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<7>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X33Y56.A6      net (fanout=1)        1.265   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X33Y56.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X33Y56.C2      net (fanout=44)       0.436   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X33Y56.C       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X44Y53.A1      net (fanout=30)       1.128   CNC2_FC_M3_MARKING/WD_TimeOut
    SLICE_X44Y53.A       Tilo                  0.205   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       2.731   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      9.999ns (3.810ns logic, 6.189ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.729ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.997ns (Levels of Logic = 5)
  Clock Path Delay:     3.249ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2222.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y58.CLK     net (fanout=675)      1.081   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (1.519ns logic, 1.730ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y58.CQ      Tcko                  0.447   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    SLICE_X37Y58.A1      net (fanout=2)        0.627   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<10>
    SLICE_X37Y58.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<7>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X33Y56.A6      net (fanout=1)        1.265   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X33Y56.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X33Y56.C2      net (fanout=44)       0.436   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X33Y56.C       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X44Y53.A1      net (fanout=30)       1.128   CNC2_FC_M3_MARKING/WD_TimeOut
    SLICE_X44Y53.A       Tilo                  0.205   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       2.731   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      9.997ns (3.810ns logic, 6.187ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.851ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.878ns (Levels of Logic = 5)
  Clock Path Delay:     3.246ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2222.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y57.CLK     net (fanout=675)      1.078   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (1.519ns logic, 1.727ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.DQ      Tcko                  0.447   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7
    SLICE_X37Y58.A3      net (fanout=2)        0.508   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
    SLICE_X37Y58.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<7>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X33Y56.A6      net (fanout=1)        1.265   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X33Y56.A       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X33Y56.C2      net (fanout=44)       0.436   CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X33Y56.C       Tilo                  0.259   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X44Y53.A1      net (fanout=30)       1.128   CNC2_FC_M3_MARKING/WD_TimeOut
    SLICE_X44Y53.A       Tilo                  0.205   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       2.731   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      9.878ns (3.810ns logic, 6.068ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (K1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.008ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      2.813ns (Levels of Logic = 1)
  Clock Path Delay:     0.595ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2222.IMUX.8
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X4Y28.CLK      net (fanout=504)      0.676   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (-1.839ns logic, 2.434ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y28.AQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.O                 net (fanout=1)        1.217   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.813ns (1.596ns logic, 1.217ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point oXY2_CLK (J11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.207ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK (FF)
  Destination:          oXY2_CLK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.661ns (Levels of Logic = 1)
  Clock Path Delay:     1.571ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2222.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X52Y45.CLK     net (fanout=675)      0.600   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.571ns (0.822ns logic, 0.749ns route)
                                                       (52.3% logic, 47.7% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK to oXY2_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.AMUX    Tshcko                0.238   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/_n0076_inv
                                                       CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.O                net (fanout=1)        1.027   CNC2_FC_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.PAD              Tioop                 1.396   oXY2_CLK
                                                       oXY2_CLK_OBUF
                                                       oXY2_CLK
    -------------------------------------------------  ---------------------------
    Total                                      2.661ns (1.634ns logic, 1.027ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (K2.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.770ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.592ns (Levels of Logic = 2)
  Clock Path Delay:     0.578ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2222.IMUX.8
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X8Y45.CLK      net (fanout=504)      0.659   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (-1.839ns logic, 2.417ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X15Y47.A1      net (fanout=74)       0.716   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X15Y47.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    K2.O                 net (fanout=1)        2.077   SRI_RTS_0_OBUF
    K2.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.592ns (1.799ns logic, 2.793ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.535ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.382ns (Levels of Logic = 2)
  Clock Path Delay:     0.553ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2222.IMUX.8
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X13Y42.CLK     net (fanout=504)      0.634   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.553ns (-1.839ns logic, 2.392ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.CQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X15Y47.A4      net (fanout=56)       0.508   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X15Y47.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    K2.O                 net (fanout=1)        2.077   SRI_RTS_0_OBUF
    K2.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.382ns (1.797ns logic, 2.585ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.543ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2222.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y3.CLK0     net (fanout=46)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y3.OQ       Tockq                 0.842   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    M6.O                 net (fanout=1)        0.362   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2222.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y2.CLK0     net (fanout=46)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y2.OQ       Tockq                 0.842   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    N6.O                 net (fanout=1)        0.362   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.534ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.856ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2222.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=46)       1.656   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.856ns (1.519ns logic, 2.337ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.362   TXD1T2_OBUF
    N5.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.750ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.775ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2222.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y0.CLK0     net (fanout=46)       0.772   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.822ns logic, 0.953ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y0.OQ       Tockq                 0.336   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    T5.O                 net (fanout=1)        0.268   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.786ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.760ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2222.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X8Y2.CLK0     net (fanout=46)       0.757   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (0.822ns logic, 0.938ns route)
                                                       (46.7% logic, 53.3% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y2.OQ       Tockq                 0.336   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    T6.O                 net (fanout=1)        0.319   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.800ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.774ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2222.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=46)       0.771   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.822ns logic, 0.952ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.336   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.319   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.925ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X29Y5.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.075ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.347ns (Levels of Logic = 1)
  Clock Path Delay:     2.447ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp2222.IMUX.34
    SLICE_X29Y5.DX       net (fanout=1)        2.974   RX_DV1_IBUF
    SLICE_X29Y5.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      4.347ns (1.373ns logic, 2.974ns route)
                                                       (31.6% logic, 68.4% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2222.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X29Y5.CLK      net (fanout=18)       0.778   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.447ns (1.323ns logic, 1.124ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X30Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.143ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.272ns (Levels of Logic = 1)
  Clock Path Delay:     2.440ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L8.I                 Tiopi                 1.310   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp2222.IMUX.29
    SLICE_X30Y2.AX       net (fanout=1)        2.876   RXD1T0_IBUF
    SLICE_X30Y2.CLK      Tdick                 0.086   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      4.272ns (1.396ns logic, 2.876ns route)
                                                       (32.7% logic, 67.3% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2222.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X30Y2.CLK      net (fanout=18)       0.771   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (1.323ns logic, 1.117ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X30Y2.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.452ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.963ns (Levels of Logic = 1)
  Clock Path Delay:     2.440ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp2222.IMUX.32
    SLICE_X30Y2.DX       net (fanout=1)        2.567   RXD1T3_IBUF
    SLICE_X30Y2.CLK      Tdick                 0.086   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      3.963ns (1.396ns logic, 2.567ns route)
                                                       (35.2% logic, 64.8% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2222.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X30Y2.CLK      net (fanout=18)       0.771   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (1.323ns logic, 1.117ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X30Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.591ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.928ns (Levels of Logic = 1)
  Clock Path Delay:     3.312ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp2222.IMUX.30
    SLICE_X30Y2.BX       net (fanout=1)        1.752   RXD1T1_IBUF
    SLICE_X30Y2.CLK      Tckdi       (-Th)    -0.050   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      2.928ns (1.176ns logic, 1.752ns route)
                                                       (40.2% logic, 59.8% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2222.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X30Y2.CLK      net (fanout=18)       1.054   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.312ns (1.519ns logic, 1.793ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X35Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.599ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.944ns (Levels of Logic = 1)
  Clock Path Delay:     3.320ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp2222.IMUX.33
    SLICE_X35Y7.AX       net (fanout=1)        1.770   RX_ER1_IBUF
    SLICE_X35Y7.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      2.944ns (1.174ns logic, 1.770ns route)
                                                       (39.9% logic, 60.1% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2222.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X35Y7.CLK      net (fanout=18)       1.062   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (1.519ns logic, 1.801ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X30Y2.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.704ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.041ns (Levels of Logic = 1)
  Clock Path Delay:     3.312ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.126   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp2222.IMUX.31
    SLICE_X30Y2.CX       net (fanout=1)        1.865   RXD1T2_IBUF
    SLICE_X30Y2.CLK      Tckdi       (-Th)    -0.050   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      3.041ns (1.176ns logic, 1.865ns route)
                                                       (38.7% logic, 61.3% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2222.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X30Y2.CLK      net (fanout=18)       1.054   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.312ns (1.519ns logic, 1.793ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.956ns|     24.460ns|            0|            0|    269861372|      1783466|
| TS_CLK_80MHz                  |     12.500ns|     12.230ns|          N/A|            0|            0|       244635|            0|
| TS_CLK_50MHz                  |     20.000ns|     19.164ns|          N/A|            0|            0|      1538831|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    1.857(R)|      SLOW  |   -0.574(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    0.825(R)|      SLOW  |    0.409(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    0.938(R)|      SLOW  |    0.296(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.548(R)|      SLOW  |   -0.281(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    1.925(R)|      SLOW  |   -0.649(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    0.825(R)|      SLOW  |    0.401(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    3.068(R)|      SLOW  |   -0.729(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop     |    6.390(R)|      SLOW  |   -3.589(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_A  |    1.525(R)|      SLOW  |   -0.265(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_B  |    2.498(R)|      SLOW  |   -0.917(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iLIO_DI     |    4.164(R)|      SLOW  |   -1.948(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    2.009(R)|      SLOW  |   -0.617(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    2.196(R)|      SLOW  |   -0.792(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>  |    5.908(R)|      SLOW  |   -2.971(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>  |    6.754(R)|      SLOW  |   -3.522(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>  |    6.207(R)|      SLOW  |   -2.979(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>  |    6.670(R)|      SLOW  |   -3.331(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>  |    6.532(R)|      SLOW  |   -3.193(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>  |    6.359(R)|      SLOW  |   -3.135(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>  |    6.776(R)|      SLOW  |   -3.430(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS    |    1.650(R)|      SLOW  |   -0.388(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    3.052(R)|      SLOW  |   -0.681(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    5.180(R)|      SLOW  |   -1.993(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.279(R)|      SLOW  |   -1.445(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.416(R)|      SLOW  |         3.750(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.466(R)|      SLOW  |         3.800(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.452(R)|      SLOW  |         3.786(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |         8.764(R)|      SLOW  |         4.535(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         5.970(R)|      SLOW  |         3.008(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        10.124(R)|      SLOW  |         5.678(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.791(R)|      SLOW  |         5.299(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         9.722(R)|      SLOW  |         4.675(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        15.085(R)|      SLOW  |         5.538(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        15.766(R)|      SLOW  |         6.572(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        13.273(R)|      SLOW  |         5.454(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |         9.737(R)|      SLOW  |         5.415(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |         9.270(R)|      SLOW  |         5.125(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |        10.045(R)|      SLOW  |         5.614(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         7.808(R)|      SLOW  |         4.207(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         9.310(R)|      SLOW  |         5.097(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.623(R)|      SLOW  |         4.701(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         8.886(R)|      SLOW  |         4.849(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |        11.142(R)|      SLOW  |         6.316(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    3.631|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   11.075|    3.304|    3.170|    2.918|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   16.527|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 6.511; Ideal Clock Offset To Actual Clock -8.980; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    3.068(R)|      SLOW  |   -0.729(R)|      FAST  |   21.932|    0.729|       10.602|
iE_stop           |    6.390(R)|      SLOW  |   -3.589(R)|      FAST  |   18.610|    3.589|        7.511|
iHHB_MPG_A        |    1.525(R)|      SLOW  |   -0.265(R)|      SLOW  |   23.475|    0.265|       11.605|
iHHB_MPG_B        |    2.498(R)|      SLOW  |   -0.917(R)|      FAST  |   22.502|    0.917|       10.792|
iLIO_DI           |    4.164(R)|      SLOW  |   -1.948(R)|      FAST  |   20.836|    1.948|        9.444|
iMPG_A            |    2.009(R)|      SLOW  |   -0.617(R)|      FAST  |   22.991|    0.617|       11.187|
iMPG_B            |    2.196(R)|      SLOW  |   -0.792(R)|      FAST  |   22.804|    0.792|       11.006|
iMPG_DI<0>        |    5.908(R)|      SLOW  |   -2.971(R)|      FAST  |   19.092|    2.971|        8.061|
iMPG_DI<1>        |    6.754(R)|      SLOW  |   -3.522(R)|      FAST  |   18.246|    3.522|        7.362|
iMPG_DI<2>        |    6.207(R)|      SLOW  |   -2.979(R)|      FAST  |   18.793|    2.979|        7.907|
iMPG_DI<3>        |    6.670(R)|      SLOW  |   -3.331(R)|      FAST  |   18.330|    3.331|        7.500|
iMPG_DI<4>        |    6.532(R)|      SLOW  |   -3.193(R)|      FAST  |   18.468|    3.193|        7.638|
iMPG_DI<5>        |    6.359(R)|      SLOW  |   -3.135(R)|      FAST  |   18.641|    3.135|        7.753|
iMPG_DI<6>        |    6.776(R)|      SLOW  |   -3.430(R)|      FAST  |   18.224|    3.430|        7.397|
iXY2_STS          |    1.650(R)|      SLOW  |   -0.388(R)|      SLOW  |   23.350|    0.388|       11.481|
lb_cs_n           |    3.052(R)|      SLOW  |   -0.681(R)|      FAST  |   21.948|    0.681|       10.634|
lb_rd_n           |    5.180(R)|      SLOW  |   -1.993(R)|      FAST  |   19.820|    1.993|        8.914|
lb_wr_n           |    4.279(R)|      SLOW  |   -1.445(R)|      FAST  |   20.721|    1.445|        9.638|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.776|         -  |      -0.265|         -  |   18.224|    0.265|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 2.334; Ideal Clock Offset To Actual Clock 14.758; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    1.857(R)|      SLOW  |   -0.574(R)|      SLOW  |    4.143|   34.574|      -15.216|
RXD1T1            |    0.825(R)|      SLOW  |    0.409(R)|      SLOW  |    5.175|   33.591|      -14.208|
RXD1T2            |    0.938(R)|      SLOW  |    0.296(R)|      SLOW  |    5.062|   33.704|      -14.321|
RXD1T3            |    1.548(R)|      SLOW  |   -0.281(R)|      SLOW  |    4.452|   34.281|      -14.915|
RX_DV1            |    1.925(R)|      SLOW  |   -0.649(R)|      SLOW  |    4.075|   34.649|      -15.287|
RX_ER1            |    0.825(R)|      SLOW  |    0.401(R)|      SLOW  |    5.175|   33.599|      -14.212|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.925|         -  |       0.409|         -  |    4.075|   33.591|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 9.796 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        8.764|      SLOW  |        4.535|      FAST  |         2.794|
SRI_TX<0>                                      |        5.970|      SLOW  |        3.008|      FAST  |         0.000|
lb_int                                         |       10.124|      SLOW  |        5.678|      FAST  |         4.154|
led_1                                          |       10.791|      SLOW  |        5.299|      FAST  |         4.821|
oLIO_DO                                        |        9.722|      SLOW  |        4.675|      FAST  |         3.752|
oLaser1                                        |       15.085|      SLOW  |        5.538|      FAST  |         9.115|
oLaser2                                        |       15.766|      SLOW  |        6.572|      FAST  |         9.796|
oLaserOn                                       |       13.273|      SLOW  |        5.454|      FAST  |         7.303|
oSPIDAC_CLK                                    |        9.737|      SLOW  |        5.415|      FAST  |         3.767|
oSPIDAC_CSn                                    |        9.270|      SLOW  |        5.125|      FAST  |         3.300|
oSPIDAC_DO                                     |       10.045|      SLOW  |        5.614|      FAST  |         4.075|
oXY2_CLK                                       |        7.808|      SLOW  |        4.207|      FAST  |         1.838|
oXY2_DAT<0>                                    |        9.310|      SLOW  |        5.097|      FAST  |         3.340|
oXY2_DAT<1>                                    |        8.623|      SLOW  |        4.701|      FAST  |         2.653|
oXY2_DAT<2>                                    |        8.886|      SLOW  |        4.849|      FAST  |         2.916|
oXY2_FS                                        |       11.142|      SLOW  |        6.316|      FAST  |         5.172|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.127 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
TXD1T1                                         |        7.416|      SLOW  |        3.750|      FAST  |         0.000|
TXD1T2                                         |        7.466|      SLOW  |        3.800|      FAST  |         0.050|
TXD1T3                                         |        7.452|      SLOW  |        3.786|      FAST  |         0.036|
TX_EN1                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 271794011 paths, 2 nets, and 57987 connections

Design statistics:
   Minimum period:  24.956ns{1}   (Maximum frequency:  40.071MHz)
   Maximum net skew:   0.393ns
   Minimum input required time before clock:   6.776ns
   Minimum output required time after clock:  15.766ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 29 13:37:42 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 282 MB



