vendor_name = ModelSim
<<<<<<< HEAD
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Nand.vhd
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Or16.vhd
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Or8Way.vhd
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Not16.vhd
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Nor8Way.vhd
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Mux16.vhd
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Mux8Way16.vhd
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Mux8Way.vhd
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Mux4Way16.vhd
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Mux4Way.vhd
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Mux2Way.vhd
source_file = 1, ../src/DMux8Way16.vhd
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/DMux4Way.vhd
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/DMux8Way.vhd
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/DMux2Way.vhd
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/BarrelShifter8.vhd
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/BarrelShifter16.vhd
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/And16.vhd
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/Quartus/03-Logica-Combinacional.qsf
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/Quartus/output_files/Chain1.cdf
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/Quartus/03-Logica-Combinacional.sdc
source_file = 1, C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/Quartus/db/03-Logica-Combinacional.cbx.xml
=======
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Nand.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Or16.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Or8Way.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Not16.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Nor8Way.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux16.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux8Way16.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux8Way.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux4Way16.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux4Way.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux2Way.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux8Way16.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux4Way.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux8Way.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux2Way.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/BarrelShifter8.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/BarrelShifter16.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/And16.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/Quartus/03-Logica-Combinacional.qsf
source_file = 1, /run/media/corsi/Dados/opt/altera/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /run/media/corsi/Dados/opt/altera/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /run/media/corsi/Dados/opt/altera/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /run/media/corsi/Dados/opt/altera/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/Quartus/03-Logica-Combinacional.sdc
source_file = 1, /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/Quartus/db/03-Logica-Combinacional.cbx.xml
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
design_name = topLevel03
instance = comp, \LEDR[0]~output , LEDR[0]~output, topLevel03, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, topLevel03, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, topLevel03, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, topLevel03, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, topLevel03, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, topLevel03, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, topLevel03, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, topLevel03, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, topLevel03, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, topLevel03, 1
<<<<<<< HEAD
instance = comp, \SW[6]~input , SW[6]~input, topLevel03, 1
instance = comp, \SW[4]~input , SW[4]~input, topLevel03, 1
instance = comp, \SW[1]~input , SW[1]~input, topLevel03, 1
instance = comp, \SW[2]~input , SW[2]~input, topLevel03, 1
instance = comp, \SW[0]~input , SW[0]~input, topLevel03, 1
instance = comp, \SW[3]~input , SW[3]~input, topLevel03, 1
instance = comp, \TestNor8Way:Unor8way|q~0 , \TestNor8Way:Unor8way|q~0, topLevel03, 1
instance = comp, \SW[7]~input , SW[7]~input, topLevel03, 1
instance = comp, \SW[5]~input , SW[5]~input, topLevel03, 1
instance = comp, \TestNor8Way:Unor8way|q~1 , \TestNor8Way:Unor8way|q~1, topLevel03, 1
=======
instance = comp, \SW[2]~input , SW[2]~input, topLevel03, 1
instance = comp, \SW[1]~input , SW[1]~input, topLevel03, 1
instance = comp, \SW[0]~input , SW[0]~input, topLevel03, 1
instance = comp, \SW[3]~input , SW[3]~input, topLevel03, 1
instance = comp, \TestDMUX8:Udmux8|q0~0 , \TestDMUX8:Udmux8|q0~0, topLevel03, 1
instance = comp, \TestDMUX8:Udmux8|q1~0 , \TestDMUX8:Udmux8|q1~0, topLevel03, 1
instance = comp, \TestDMUX8:Udmux8|q2~0 , \TestDMUX8:Udmux8|q2~0, topLevel03, 1
instance = comp, \TestDMUX8:Udmux8|q3~0 , \TestDMUX8:Udmux8|q3~0, topLevel03, 1
instance = comp, \TestDMUX8:Udmux8|q4~0 , \TestDMUX8:Udmux8|q4~0, topLevel03, 1
instance = comp, \TestDMUX8:Udmux8|q5~0 , \TestDMUX8:Udmux8|q5~0, topLevel03, 1
instance = comp, \TestDMUX8:Udmux8|q6~0 , \TestDMUX8:Udmux8|q6~0, topLevel03, 1
instance = comp, \TestDMUX8:Udmux8|q7~0 , \TestDMUX8:Udmux8|q7~0, topLevel03, 1
instance = comp, \SW[4]~input , SW[4]~input, topLevel03, 1
instance = comp, \SW[5]~input , SW[5]~input, topLevel03, 1
instance = comp, \SW[6]~input , SW[6]~input, topLevel03, 1
instance = comp, \SW[7]~input , SW[7]~input, topLevel03, 1
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
instance = comp, \SW[8]~input , SW[8]~input, topLevel03, 1
instance = comp, \SW[9]~input , SW[9]~input, topLevel03, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, topLevel03, 1
