Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun 26 20:56:11 2025
| Host         : NanwanPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_2ask_transmitter_control_sets_placed.rpt
| Design       : top_2ask_transmitter
| Device       : xc7a35t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      6 |            2 |
|      8 |           14 |
|     12 |            1 |
|     13 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             254 |           66 |
| No           | No                    | Yes                    |              38 |           13 |
| No           | Yes                   | No                     |              22 |            7 |
| Yes          | No                    | No                     |              58 |           13 |
| Yes          | No                    | Yes                    |              32 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                                                  Enable Signal                                                 |                                             Set/Reset Signal                                            | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                                                                | u_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[1].address_reg_n_0_[1][3] |                1 |              4 |
|  clk_IBUF_BUFG |                                                                                                                | u_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/D[3]            |                2 |              4 |
|  clk_IBUF_BUFG |                                                                                                                | u_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[3].address_reg_n_0_[3][3] |                1 |              6 |
|  clk_IBUF_BUFG | u_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                      |                                                                                                         |                2 |              6 |
|  clk_IBUF_BUFG |                                                                                                                | u_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[2].address_reg_n_0_[2][3] |                3 |              8 |
|  clk_IBUF_BUFG | u_fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_7[6]                                                     |                                                                                                         |                2 |              8 |
|  clk_IBUF_BUFG | u_fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_7[3]                                                     |                                                                                                         |                1 |              8 |
|  clk_IBUF_BUFG | u_fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_1[7]                                                     |                                                                                                         |                1 |              8 |
|  clk_IBUF_BUFG | u_fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_1[3]                                                     |                                                                                                         |                1 |              8 |
|  clk_IBUF_BUFG | u_fir/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                           |                                                                                                         |                1 |              8 |
|  clk_IBUF_BUFG | u_fir/U0/i_synth/g_single_rate.i_single_rate/we_flush                                                          |                                                                                                         |                1 |              8 |
|  clk_IBUF_BUFG | u_fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_6[6]                                                     |                                                                                                         |                1 |              8 |
|  clk_IBUF_BUFG | u_fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_6[3]                                                     |                                                                                                         |                1 |              8 |
|  clk_IBUF_BUFG | u_fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_7[7]                                                     |                                                                                                         |                1 |              8 |
|  clk_IBUF_BUFG | u_fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_6[7]                                                     |                                                                                                         |                1 |              8 |
|  clk_IBUF_BUFG | u_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/cntrl[0]_2[0] |                                                                                                         |                1 |              8 |
|  clk_IBUF_BUFG | u_fir/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                   |                                                                                                         |                1 |              8 |
|  clk_IBUF_BUFG | u_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay/WEB           |                                                                                                         |                1 |              8 |
|  clk_IBUF_BUFG | u_fir/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                     |                                                                                                         |                5 |             12 |
|  clk_IBUF_BUFG | dac_update_en                                                                                                  | dac_update_en_i_1_n_0                                                                                   |               13 |             13 |
|  clk_IBUF_BUFG | u_fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_1[8]                                                     |                                                                                                         |                1 |             16 |
|  clk_IBUF_BUFG | symbol_clk_en                                                                                                  | dac_update_en_i_1_n_0                                                                                   |                5 |             19 |
|  clk_IBUF_BUFG |                                                                                                                | dac_update_en_i_1_n_0                                                                                   |               13 |             38 |
|  clk_IBUF_BUFG |                                                                                                                |                                                                                                         |               66 |            264 |
+----------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+


