// Seed: 2642081182
module module_0;
endmodule
module module_1 #(
    parameter id_2 = 32'd25,
    parameter id_3 = 32'd4
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5
);
  output wire id_5;
  output logic [7:0] id_4;
  inout wire _id_3;
  module_0 modCall_1 ();
  input wire _id_2;
  inout wire id_1;
  assign id_1 = id_3;
  assign id_4[id_3] = id_1;
  supply0 [id_3 : id_2] id_6 = 1'b0;
  logic id_7;
endmodule
module module_2;
  wire id_1 = id_1;
  module_0 modCall_1 ();
  wand [-1 : 1] id_2 = 1;
  tri0 id_3 = 1'b0;
endmodule
