AArch64 IRIW-2loc+gic.cdpri
{
 [INTID(A)]=(priority:0);
 [INTID(B)]=(priority:0);
 0:X1=gicval_t:(intid:A, priority:1);
 1:X1=gicval_t:(intid:B, priority:1);
 2:X0=gicval_t:(intid:A); 2:X1=gicval_t:(intid:B);
 3:X0=gicval_t:(intid:A); 3:X1=gicval_t:(intid:B);
}
 P0            | P1            | P2                   | P3                   ;
 GIC CDPRI, X1 | GIC CDPRI, X1 | GIC CDRCFG, X0       | GIC CDRCFG, X1       ;
               |               | ISB                  | ISB                  ;
               |               | MRS X2, ICC_ICSR_EL1 | MRS X2, ICC_ICSR_EL1 ;
               |               | GSB SYS              | GSB SYS              ;
               |               | GIC CDRCFG, X1       | GIC CDRCFG, X0       ;
               |               | ISB                  | ISB                  ;
               |               | MRS X3, ICC_ICSR_EL1 | MRS X3, ICC_ICSR_EL1 ;

exists(2:X2=intval_t:(priority:1) /\ 2:X3=intval_t:(priority:0) /\
        3:X2=intval_t:(priority:1) /\ 3:X3=intval_t:(priority:0))

