
*** Running vivado
    with args -log system_test_v3_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_test_v3_wrapper.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/91988/AppData/Roaming/Xilinx/Vivado/2022.1/Vivado_init.tcl'
source system_test_v3_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/utils_1/imports/synth_1/system_test_v3_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/utils_1/imports/synth_1/system_test_v3_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top system_test_v3_wrapper -part xc7z020clg400-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19664
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1305.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_test_v3_wrapper' [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/hdl/system_test_v3_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_test_v3' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/synth/system_test_v3.v:317]
INFO: [Synth 8-6157] synthesizing module 'system_test_v3_axi_spi_interface_0_0' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_axi_spi_interface_0_0/synth/system_test_v3_axi_spi_interface_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_interface_v1_0' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/9b9a/hdl/axi_spi_interface_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_interface_v1_0_S00_AXI' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/9b9a/hdl/axi_spi_interface_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/9b9a/hdl/axi_spi_interface_v1_0_S00_AXI.v:390]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_interface_v1_0_S00_AXI' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/9b9a/hdl/axi_spi_interface_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'spi_driver' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/9b9a/src/spi_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:74748]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:74748]
INFO: [Synth 8-6155] done synthesizing module 'spi_driver' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/9b9a/src/spi_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_interface_v1_0' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/9b9a/hdl/axi_spi_interface_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_test_v3_axi_spi_interface_0_0' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_axi_spi_interface_0_0/synth/system_test_v3_axi_spi_interface_0_0.v:53]
WARNING: [Synth 8-7071] port 'spi_clk_en_ext' of module 'system_test_v3_axi_spi_interface_0_0' is unconnected for instance 'axi_spi_interface_0' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/synth/system_test_v3.v:503]
WARNING: [Synth 8-7023] instance 'axi_spi_interface_0' of module 'system_test_v3_axi_spi_interface_0_0' has 31 connections declared, but only 30 given [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/synth/system_test_v3.v:503]
INFO: [Synth 8-6157] synthesizing module 'system_test_v3_clk_wiz_1_0' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_clk_wiz_1_0/system_test_v3_clk_wiz_1_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'system_test_v3_clk_wiz_1_0_clk_wiz' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_clk_wiz_1_0/system_test_v3_clk_wiz_1_0_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 36.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 18.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 37.500000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 180.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: -45.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 120.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'system_test_v3_clk_wiz_1_0_clk_wiz' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_clk_wiz_1_0/system_test_v3_clk_wiz_1_0_clk_wiz.v:71]
INFO: [Synth 8-6155] done synthesizing module 'system_test_v3_clk_wiz_1_0' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_clk_wiz_1_0/system_test_v3_clk_wiz_1_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'system_test_v3_decoder_top_v3_0_0' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_decoder_top_v3_0_0/synth/system_test_v3_decoder_top_v3_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'decoder_top' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/decoder_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1409]
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1409]
INFO: [Synth 8-6157] synthesizing module 'OBUFT' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71571]
INFO: [Synth 8-6155] done synthesizing module 'OBUFT' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71571]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:57177]
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:57177]
INFO: [Synth 8-6157] synthesizing module 'hamming' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/hamming.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hamming' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/hamming.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_bank' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/reg_bank.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reg_bank' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/reg_bank.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'leds_out' does not match port width (32) of module 'reg_bank' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/decoder_top.v:265]
INFO: [Synth 8-6157] synthesizing module 'spi_slave' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/spi_slave.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDDR__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:57177]
INFO: [Synth 8-6155] done synthesizing module 'IDDR__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:57177]
INFO: [Synth 8-6157] synthesizing module 'ODDR__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:74748]
INFO: [Synth 8-6155] done synthesizing module 'ODDR__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:74748]
INFO: [Synth 8-6155] done synthesizing module 'spi_slave' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/spi_slave.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder_top' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/decoder_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_test_v3_decoder_top_v3_0_0' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_decoder_top_v3_0_0/synth/system_test_v3_decoder_top_v3_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_test_v3_processing_system7_0_0' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/synth/system_test_v3_processing_system7_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:729]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:729]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:89904]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:89904]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/synth/system_test_v3_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/synth/system_test_v3_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/synth/system_test_v3_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/synth/system_test_v3_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/synth/system_test_v3_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/synth/system_test_v3_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/synth/system_test_v3_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/synth/system_test_v3_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/synth/system_test_v3_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/synth/system_test_v3_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/synth/system_test_v3_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/synth/system_test_v3_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/synth/system_test_v3_processing_system7_0_0.v:323]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/synth/system_test_v3_processing_system7_0_0.v:323]
INFO: [Synth 8-6155] done synthesizing module 'system_test_v3_processing_system7_0_0' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/synth/system_test_v3_processing_system7_0_0.v:53]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'system_test_v3_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/synth/system_test_v3.v:550]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'system_test_v3_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/synth/system_test_v3.v:550]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'system_test_v3_processing_system7_0_0' has 65 connections declared, but only 63 given [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/synth/system_test_v3.v:550]
INFO: [Synth 8-6157] synthesizing module 'system_test_v3_ps7_0_axi_periph_0' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/synth/system_test_v3.v:687]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_F9KWRJ' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/synth/system_test_v3.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_test_v3_auto_pc_0' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_auto_pc_0/synth/system_test_v3_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_axi_protocol_converter' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4225]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_aw_channel' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3970]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_cmd_translator' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3463]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_incr_cmd' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_incr_cmd' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_wrap_cmd' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2901]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_wrap_cmd' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2901]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_cmd_translator' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3463]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_wr_cmd_fsm' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3223]
INFO: [Synth 8-226] default block is never used [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_wr_cmd_fsm' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3223]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_aw_channel' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3970]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_b_channel' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3605]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_simple_fifo' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_simple_fifo' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized0' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized0' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_b_channel' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3605]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_ar_channel' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4081]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3333]
INFO: [Synth 8-226] default block is never used [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3333]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_ar_channel' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4081]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_r_channel' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3810]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized1' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized1' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized2' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized2' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_r_channel' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3810]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axi_register_slice' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized0' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized0' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized1' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized1' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized2' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized2' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axi_register_slice' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_26_axi_register_slice' is unconnected for instance 'SI_REG' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_26_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axi_register_slice__parameterized0' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized3' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized3' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized4' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized4' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized5' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized5' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized6' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized6' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axi_register_slice__parameterized0' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_26_axi_register_slice' is unconnected for instance 'MI_REG' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_26_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_axi_protocol_converter' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'system_test_v3_auto_pc_0' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_auto_pc_0/synth/system_test_v3_auto_pc_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_F9KWRJ' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/synth/system_test_v3.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_test_v3_ps7_0_axi_periph_0' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/synth/system_test_v3.v:687]
INFO: [Synth 8-638] synthesizing module 'system_test_v3_rst_ps7_0_100M_0' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_rst_ps7_0_100M_0/synth/system_test_v3_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_rst_ps7_0_100M_0/synth/system_test_v3_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_test_v3_rst_ps7_0_100M_0' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_rst_ps7_0_100M_0/synth/system_test_v3_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_test_v3_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/synth/system_test_v3.v:678]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_test_v3_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/synth/system_test_v3.v:678]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_test_v3_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/synth/system_test_v3.v:678]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_test_v3_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/synth/system_test_v3.v:678]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'system_test_v3_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/synth/system_test_v3.v:678]
INFO: [Synth 8-6155] done synthesizing module 'system_test_v3' (0#1) [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/synth/system_test_v3.v:317]
INFO: [Synth 8-6155] done synthesizing module 'system_test_v3_wrapper' (0#1) [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/hdl/system_test_v3_wrapper.v:12]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_26_axic_register_slice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_26_axic_register_slice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_26_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_26_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_26_axic_register_slice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_26_axic_register_slice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_26_axic_register_slice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_26_axic_register_slice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_26_axi_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_26_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_26_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_26_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[7] in module axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[6] in module axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[5] in module axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[4] in module axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[3] in module axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[2] in module axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1410.004 ; gain = 104.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1410.004 ; gain = 104.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1410.004 ; gain = 104.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1410.004 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_clk_wiz_1_0/system_test_v3_clk_wiz_1_0_board.xdc] for cell 'system_test_v3_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_clk_wiz_1_0/system_test_v3_clk_wiz_1_0_board.xdc] for cell 'system_test_v3_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_clk_wiz_1_0/system_test_v3_clk_wiz_1_0.xdc] for cell 'system_test_v3_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_clk_wiz_1_0/system_test_v3_clk_wiz_1_0.xdc] for cell 'system_test_v3_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_clk_wiz_1_0/system_test_v3_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_test_v3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_test_v3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/system_test_v3_processing_system7_0_0.xdc] for cell 'system_test_v3_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/system_test_v3_processing_system7_0_0.xdc] for cell 'system_test_v3_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/system_test_v3_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_test_v3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_test_v3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_rst_ps7_0_100M_0/system_test_v3_rst_ps7_0_100M_0_board.xdc] for cell 'system_test_v3_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_rst_ps7_0_100M_0/system_test_v3_rst_ps7_0_100M_0_board.xdc] for cell 'system_test_v3_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_rst_ps7_0_100M_0/system_test_v3_rst_ps7_0_100M_0.xdc] for cell 'system_test_v3_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_rst_ps7_0_100M_0/system_test_v3_rst_ps7_0_100M_0.xdc] for cell 'system_test_v3_i/rst_ps7_0_100M/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'enc_spiClk_fwd' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc:15]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier ODDR_inst -filter {name =~ "*decoder_top*/inst*"}'. [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc:19]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of [get_cells -hier ODDR_inst -filter {name =~ "*decoder_top*/inst*"}] -filter {ref_pin_name == C}'. [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'dec_spi_clk_fb'. [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc:19]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_pins -of [get_cells -hier ODDR_inst -filter {name =~ "*decoder_top*/inst*"}] -filter {ref_pin_name == C}]'. [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc:21]
Finished Parsing XDC File [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_test_v3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_test_v3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/pin.xdc]
Finished Parsing XDC File [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_test_v3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_test_v3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc]
Finished Parsing XDC File [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_test_v3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_test_v3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_test_v3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_test_v3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_decoder_top_v3_0_0/src/timing.xdc] for cell 'system_test_v3_i/decoder_top_v3_0/inst'
Finished Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_decoder_top_v3_0_0/src/timing.xdc] for cell 'system_test_v3_i/decoder_top_v3_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_decoder_top_v3_0_0/src/timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_test_v3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_test_v3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1423.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1423.664 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1423.664 ; gain = 117.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1423.664 ; gain = 117.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IOB = TRUE for system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/pin.xdc, line 3).
Applied set_property MARK_DEBUG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc, line 1).
Applied set_property MARK_DEBUG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_cs_n_buffered. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc, line 2).
Applied set_property MARK_DEBUG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_data. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc, line 4).
Applied set_property MARK_DEBUG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_data. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc, line 5).
Applied set_property MARK_DEBUG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/distru_p. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc, line 6).
Applied set_property MARK_DEBUG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/distru_n. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc, line 7).
Applied set_property MARK_DEBUG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_data_out[0]. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc, line 9).
Applied set_property MARK_DEBUG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_wr_addr[0]. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc, line 10).
Applied set_property MARK_DEBUG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_wr_addr_trunc[0]. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc, line 10).
Applied set_property MARK_DEBUG = true for system_test_v3_i/decoder_top_v3_0/inst/controller/spi_wr_addr[0]. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc, line 10).
Applied set_property MARK_DEBUG = true for system_test_v3_i/decoder_top_v3_0/inst/controller/spi_wr_addr_reg. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc, line 10).
Applied set_property MARK_DEBUG = true for system_test_v3_i/decoder_top_v3_0/inst/controller/spi_wr_addr_trunc[0]. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc, line 10).
Applied set_property MARK_DEBUG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_wr_addr[0]. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc, line 10).
Applied set_property MARK_DEBUG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_write_en_stable. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc, line 11).
Applied set_property MARK_DEBUG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_read_en_stable. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc, line 12).
Applied set_property MARK_DEBUG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/in_shift_count_debug[0]. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc, line 14).
Applied set_property MARK_DEBUG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc, line 21).
Applied set_property KEEP_HIERARCHY = SOFT for system_test_v3_i/clk_wiz_1/inst. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.runs/synth_1/dont_touch.xdc, line 35).
Applied set_property KEEP_HIERARCHY = SOFT for system_test_v3_i/processing_system7_0/inst. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property KEEP_HIERARCHY = SOFT for system_test_v3_i/rst_ps7_0_100M/U0. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property KEEP_HIERARCHY = SOFT for system_test_v3_i/decoder_top_v3_0/inst. (constraint file  C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property ASYNC_REG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_data_metaguard_reg. (constraint file  c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_decoder_top_v3_0_0/src/timing.xdc, line 17).
Applied set_property ASYNC_REG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_data_metaguard_reg. (constraint file  c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_decoder_top_v3_0_0/src/timing.xdc, line 17).
Applied set_property ASYNC_REG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_nn_valid_metaguard_reg. (constraint file  c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_decoder_top_v3_0_0/src/timing.xdc, line 17).
Applied set_property ASYNC_REG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_nn_valid_metaguard_reg. (constraint file  c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_decoder_top_v3_0_0/src/timing.xdc, line 17).
Applied set_property ASYNC_REG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_np_valid_metaguard_reg. (constraint file  c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_decoder_top_v3_0_0/src/timing.xdc, line 17).
Applied set_property ASYNC_REG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_np_valid_metaguard_reg. (constraint file  c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_decoder_top_v3_0_0/src/timing.xdc, line 17).
Applied set_property ASYNC_REG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_data_metaguard_reg. (constraint file  c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_decoder_top_v3_0_0/src/timing.xdc, line 17).
Applied set_property ASYNC_REG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_data_metaguard_reg. (constraint file  c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_decoder_top_v3_0_0/src/timing.xdc, line 17).
Applied set_property ASYNC_REG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_pn_valid_metaguard_reg. (constraint file  c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_decoder_top_v3_0_0/src/timing.xdc, line 17).
Applied set_property ASYNC_REG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_pn_valid_metaguard_reg. (constraint file  c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_decoder_top_v3_0_0/src/timing.xdc, line 17).
Applied set_property ASYNC_REG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_pp_valid_metaguard_reg. (constraint file  c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_decoder_top_v3_0_0/src/timing.xdc, line 17).
Applied set_property ASYNC_REG = true for system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_pp_valid_metaguard_reg. (constraint file  c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_decoder_top_v3_0_0/src/timing.xdc, line 17).
Applied set_property KEEP_HIERARCHY = SOFT for system_test_v3_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_test_v3_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_test_v3_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_test_v3_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_test_v3_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_test_v3_i/axi_spi_interface_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_test_v3_i/decoder_top_v3_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1423.664 ; gain = 117.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'spi_interface'. This will prevent further optimization [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/decoder_top.v:276]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'spi_in_iddr'. This will prevent further optimization [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/spi_slave.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'spi_out_oddr'. This will prevent further optimization [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/spi_slave.v:172]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'controller'. This will prevent further optimization [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/decoder_top.v:321]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'spi_csn_iddr'. This will prevent further optimization [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/decoder_top.v:200]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'bank_1'. This will prevent further optimization [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/decoder_top.v:245]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_26_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_26_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1423.664 ; gain = 117.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 8     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 5     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               66 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 23    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 59    
+---Muxes : 
	   2 Input   66 Bit        Muxes := 4     
	   2 Input   47 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 19    
	   4 Input   32 Bit        Muxes := 4     
	   3 Input   28 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 22    
	   2 Input    2 Bit        Muxes := 17    
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 56    
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module cdc_sync.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1423.664 ; gain = 117.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1462.734 ; gain = 157.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1482.648 ; gain = 176.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 1504.766 ; gain = 199.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin reset_n_metaguard_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reset_n_metaguard_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin miso_reg_debug_inferred:in0[0] to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/spi_slave.v:185]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/spi_slave.v:158]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ipshared/f7b3/src/spi_slave.v:198]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 1504.766 ; gain = 199.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 1504.766 ; gain = 199.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 1504.766 ; gain = 199.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     6|
|3     |BUFR       |     2|
|4     |CARRY4     |     6|
|5     |IDDR       |     3|
|7     |LUT1       |    85|
|8     |LUT2       |    54|
|9     |LUT3       |   180|
|10    |LUT4       |   122|
|11    |LUT5       |    98|
|12    |LUT6       |   337|
|13    |MMCME2_ADV |     1|
|14    |MUXF7      |    48|
|15    |MUXF8      |     8|
|16    |ODDR       |     2|
|18    |PS7        |     1|
|19    |SRL16      |     1|
|20    |SRL16E     |    16|
|21    |SRLC32E    |    45|
|22    |FDCE       |   597|
|23    |FDPE       |     9|
|24    |FDR        |     4|
|25    |FDRE       |   722|
|26    |FDSE       |    20|
|27    |FD         |     4|
|28    |IBUF       |     6|
|29    |OBUF       |    10|
|30    |OBUFT      |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 1504.766 ; gain = 199.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 358 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1504.766 ; gain = 185.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 1504.766 ; gain = 199.035
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1507.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1524.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 4 instances
  FD_1 => FDRE (inverted pins: C): 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: 8231faf4
INFO: [Common 17-83] Releasing license: Synthesis
200 Infos, 177 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:04 . Memory (MB): peak = 1524.734 ; gain = 219.004
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.runs/synth_1/system_test_v3_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_test_v3_wrapper_utilization_synth.rpt -pb system_test_v3_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 14 08:41:08 2023...
