<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO> ZF32-245-140 </DOCNO><DOCID>09 820 641</DOCID><JOURNAL>EDN  Jan 10 1991 v36 n1A p3(2).andM;</JOURNAL><TITLE>Two team to support FB+ parallel protocol: Texas Instruments andForce to codevelop cache-coherency aid. (Force Computer,Futurebus+) (includes related article on more joint work on FB+)</TITLE><AUTHOR>Scanlan, Jim.andM;</AUTHOR><TEXT><ABSTRACT>Force Computer of Campbell, CA, and Texas Instruments (TI) haveagreed to codevelop a parallel protocol controller (PPC) chip forthe Futurebus+ bus scheme.andP;  The Futurebus+ chip codevelopment pactis TI's second; in Oct 1990 the corporation commenced work on afive-year project with Philips Components-Signetics to codevelopFuturebus+ transceivers and data-path circuits.andP;  Force Computerand TI believe their PPC, which will use a Force-developed 'H' busto link diverse processors into a hierarchical caching scheme,will ease the design of cache-coherent logic.andP;  The Force/TIcodevelopment pact is expected to prompt other firms to developsecond-generation PPCs.andM;</ABSTRACT></TEXT><DESCRIPT>Company:   Texas Instruments Inc. (Product development)Force Computers Inc. (Product development).andO;Ticker:    TXN.andO;Topic:     Futurebus+Processor ArchitectureCache MemoryControllersCooperative AgreementSemiconductor industryProduct DevelopmentMemory ManagementProtocol.andM;</DESCRIPT></DOC>