{
  "module_name": "clk-mt8195-apusys_pll.c",
  "hash_id": "b4b0bcb1495490d2cdb8d6ce1fcc0af2bcaf9ba2f42e36cd051251087da8cce0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8195-apusys_pll.c",
  "human_readable_source": "\n\n\n\n\n#include \"clk-mtk.h\"\n#include \"clk-pll.h\"\n\n#include <dt-bindings/clock/mt8195-clk.h>\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\n#define MT8195_PLL_FMAX\t\t(3800UL * MHZ)\n#define MT8195_PLL_FMIN\t\t(1500UL * MHZ)\n#define MT8195_INTEGER_BITS\t(8)\n#define MT8195_PCW_BITS\t\t(22)\n#define MT8195_POSDIV_SHIFT\t(24)\n#define MT8195_PLL_EN_BIT\t(0)\n#define MT8195_PCW_SHIFT\t(0)\n\n \n#define PLL(_id, _name, _reg, _pwr_reg, _pd_reg, _pcw_reg) {\t\t\\\n\t\t.id = _id,\t\t\t\t\t\t\\\n\t\t.name = _name,\t\t\t\t\t\t\\\n\t\t.reg = _reg,\t\t\t\t\t\t\\\n\t\t.pwr_reg = _pwr_reg,\t\t\t\t\t\\\n\t\t.en_mask = 0,\t\t\t\t\t\t\\\n\t\t.flags = 0,\t\t\t\t\t\t\\\n\t\t.rst_bar_mask = 0,\t\t\t\t\t\\\n\t\t.fmax = MT8195_PLL_FMAX,\t\t\t\t\\\n\t\t.fmin = MT8195_PLL_FMIN,\t\t\t\t\\\n\t\t.pcwbits = MT8195_PCW_BITS,\t\t\t\t\\\n\t\t.pcwibits = MT8195_INTEGER_BITS,\t\t\t\\\n\t\t.pd_reg = _pd_reg,\t\t\t\t\t\\\n\t\t.pd_shift = MT8195_POSDIV_SHIFT,\t\t\t\\\n\t\t.tuner_reg = 0,\t\t\t\t\t\t\\\n\t\t.tuner_en_reg = 0,\t\t\t\t\t\\\n\t\t.tuner_en_bit = 0,\t\t\t\t\t\\\n\t\t.pcw_reg = _pcw_reg,\t\t\t\t\t\\\n\t\t.pcw_shift = MT8195_PCW_SHIFT,\t\t\t\t\\\n\t\t.pcw_chg_reg = 0,\t\t\t\t\t\\\n\t\t.en_reg = 0,\t\t\t\t\t\t\\\n\t\t.pll_en_bit = MT8195_PLL_EN_BIT,\t\t\t\\\n\t}\n\nstatic const struct mtk_pll_data apusys_plls[] = {\n\tPLL(CLK_APUSYS_PLL_APUPLL, \"apusys_pll_apupll\", 0x008, 0x014, 0x00c, 0x00c),\n\tPLL(CLK_APUSYS_PLL_NPUPLL, \"apusys_pll_npupll\", 0x018, 0x024, 0x01c, 0x01c),\n\tPLL(CLK_APUSYS_PLL_APUPLL1, \"apusys_pll_apupll1\", 0x028, 0x034, 0x02c, 0x02c),\n\tPLL(CLK_APUSYS_PLL_APUPLL2, \"apusys_pll_apupll2\", 0x038, 0x044, 0x03c, 0x03c),\n};\n\nstatic int clk_mt8195_apusys_pll_probe(struct platform_device *pdev)\n{\n\tstruct clk_hw_onecell_data *clk_data;\n\tstruct device_node *node = pdev->dev.of_node;\n\tint r;\n\n\tclk_data = mtk_alloc_clk_data(CLK_APUSYS_PLL_NR_CLK);\n\tif (!clk_data)\n\t\treturn -ENOMEM;\n\n\tr = mtk_clk_register_plls(node, apusys_plls, ARRAY_SIZE(apusys_plls), clk_data);\n\tif (r)\n\t\tgoto free_apusys_pll_data;\n\n\tr = of_clk_add_hw_provider(node, of_clk_hw_onecell_get, clk_data);\n\tif (r)\n\t\tgoto unregister_plls;\n\n\tplatform_set_drvdata(pdev, clk_data);\n\n\treturn r;\n\nunregister_plls:\n\tmtk_clk_unregister_plls(apusys_plls, ARRAY_SIZE(apusys_plls), clk_data);\nfree_apusys_pll_data:\n\tmtk_free_clk_data(clk_data);\n\treturn r;\n}\n\nstatic void clk_mt8195_apusys_pll_remove(struct platform_device *pdev)\n{\n\tstruct clk_hw_onecell_data *clk_data = platform_get_drvdata(pdev);\n\tstruct device_node *node = pdev->dev.of_node;\n\n\tof_clk_del_provider(node);\n\tmtk_clk_unregister_plls(apusys_plls, ARRAY_SIZE(apusys_plls), clk_data);\n\tmtk_free_clk_data(clk_data);\n}\n\nstatic const struct of_device_id of_match_clk_mt8195_apusys_pll[] = {\n\t{ .compatible = \"mediatek,mt8195-apusys_pll\", },\n\t{}\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8195_apusys_pll);\n\nstatic struct platform_driver clk_mt8195_apusys_pll_drv = {\n\t.probe = clk_mt8195_apusys_pll_probe,\n\t.remove_new = clk_mt8195_apusys_pll_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8195-apusys_pll\",\n\t\t.of_match_table = of_match_clk_mt8195_apusys_pll,\n\t},\n};\nmodule_platform_driver(clk_mt8195_apusys_pll_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}