
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3501344 
WARNING: [Synth 8-992] we_internal is already implicitly declared earlier [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/Top.v:110]
WARNING: [Synth 8-976] we has already been declared [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/Top.v:111]
WARNING: [Synth 8-2654] second declaration of we ignored [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/Top.v:111]
INFO: [Synth 8-994] we is declared here [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/Top.v:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:01 . Memory (MB): peak = 1256.211 ; gain = 93.281 ; free physical = 5147 ; free virtual = 20643
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/Top.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_clocks' [/media/kc/Data/EE2026/project/FDP/FDP.runs/synth_1/.Xil/Vivado-3501336-kc-ThinkPad-T14-Gen-5/realtime/display_clocks_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'display_clocks' (1#1) [/media/kc/Data/EE2026/project/FDP/FDP.runs/synth_1/.Xil/Vivado-3501336-kc-ThinkPad-T14-Gen-5/realtime/display_clocks_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/VGA_Controller.v:7]
	Parameter hRez bound to: 640 - type: integer 
	Parameter hStartSync bound to: 656 - type: integer 
	Parameter hEndSync bound to: 752 - type: integer 
	Parameter hMaxCount bound to: 800 - type: integer 
	Parameter vRez bound to: 480 - type: integer 
	Parameter vStartSync bound to: 491 - type: integer 
	Parameter vEndSync bound to: 493 - type: integer 
	Parameter vMaxCount bound to: 524 - type: integer 
	Parameter hsync_active bound to: 1'b0 
	Parameter vsync_active bound to: 1'b0 
	Parameter SRC_WIDTH bound to: 320 - type: integer 
	Parameter SRC_HEIGHT bound to: 240 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (3#1) [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/VGA_Controller.v:7]
INFO: [Synth 8-6157] synthesizing module 'OV7670_Controller' [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/OV7670_Controller.v:7]
	Parameter CAMERA_ADDRESS bound to: 8'b01000010 
INFO: [Synth 8-6157] synthesizing module 'I2C_Controller' [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/I2C_Controller.v:9]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Controller' (4#1) [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/I2C_Controller.v:9]
INFO: [Synth 8-6157] synthesizing module 'OV7670_Registers' [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/OV7670_Registers.v:7]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_Registers' (5#1) [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/OV7670_Registers.v:7]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_Controller' (6#1) [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/OV7670_Controller.v:7]
INFO: [Synth 8-6157] synthesizing module 'OV7670_Capture' [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/OV7670_Capture.v:24]
WARNING: [Synth 8-6014] Unused sequential element px_r5_reg was removed.  [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/OV7670_Capture.v:129]
WARNING: [Synth 8-6014] Unused sequential element px_g6_reg was removed.  [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/OV7670_Capture.v:130]
WARNING: [Synth 8-6014] Unused sequential element px_b5_reg was removed.  [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/OV7670_Capture.v:131]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_Capture' (7#1) [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/OV7670_Capture.v:24]
INFO: [Synth 8-6157] synthesizing module 'image_mem' [/media/kc/Data/EE2026/project/FDP/FDP.runs/synth_1/.Xil/Vivado-3501336-kc-ThinkPad-T14-Gen-5/realtime/image_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image_mem' (8#1) [/media/kc/Data/EE2026/project/FDP/FDP.runs/synth_1/.Xil/Vivado-3501336-kc-ThinkPad-T14-Gen-5/realtime/image_mem_stub.v:6]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (17) of module 'image_mem' [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/Top.v:116]
WARNING: [Synth 8-689] width (18) of port connection 'addrb' does not match port width (17) of module 'image_mem' [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/Top.v:119]
INFO: [Synth 8-6155] done synthesizing module 'Top' (9#1) [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/Top.v:3]
WARNING: [Synth 8-3331] design Top has unconnected port led[15]
WARNING: [Synth 8-3331] design Top has unconnected port led[14]
WARNING: [Synth 8-3331] design Top has unconnected port led[13]
WARNING: [Synth 8-3331] design Top has unconnected port led[12]
WARNING: [Synth 8-3331] design Top has unconnected port led[11]
WARNING: [Synth 8-3331] design Top has unconnected port led[10]
WARNING: [Synth 8-3331] design Top has unconnected port led[9]
WARNING: [Synth 8-3331] design Top has unconnected port led[8]
WARNING: [Synth 8-3331] design Top has unconnected port led[7]
WARNING: [Synth 8-3331] design Top has unconnected port led[6]
WARNING: [Synth 8-3331] design Top has unconnected port led[5]
WARNING: [Synth 8-3331] design Top has unconnected port led[4]
WARNING: [Synth 8-3331] design Top has unconnected port led[3]
WARNING: [Synth 8-3331] design Top has unconnected port led[2]
WARNING: [Synth 8-3331] design Top has unconnected port led[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1286.336 ; gain = 123.406 ; free physical = 5154 ; free virtual = 20651
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1286.336 ; gain = 123.406 ; free physical = 5155 ; free virtual = 20653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1286.336 ; gain = 123.406 ; free physical = 5155 ; free virtual = 20653
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/ip/image_mem/image_mem/image_mem_in_context.xdc] for cell 'frame_buffer'
Finished Parsing XDC File [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/ip/image_mem/image_mem/image_mem_in_context.xdc] for cell 'frame_buffer'
Parsing XDC File [/media/kc/Data/EE2026/project/FDP/FDP.runs/synth_1/.Xil/Vivado-3501336-kc-ThinkPad-T14-Gen-5/display_clocks/display_clocks/display_clocks_in_context.xdc] for cell 'disp_clocks'
Finished Parsing XDC File [/media/kc/Data/EE2026/project/FDP/FDP.runs/synth_1/.Xil/Vivado-3501336-kc-ThinkPad-T14-Gen-5/display_clocks/display_clocks/display_clocks_in_context.xdc] for cell 'disp_clocks'
Parsing XDC File [/media/kc/Data/EE2026/project/FDP/FDP.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'ov7670_pclk_raw_IBUF'. [/media/kc/Data/EE2026/project/FDP/FDP.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:101]
Finished Parsing XDC File [/media/kc/Data/EE2026/project/FDP/FDP.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/media/kc/Data/EE2026/project/FDP/FDP.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/kc/Data/EE2026/project/FDP/FDP.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1647.680 ; gain = 0.000 ; free physical = 4946 ; free virtual = 20447
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1647.680 ; gain = 484.750 ; free physical = 5009 ; free virtual = 20510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1647.680 ; gain = 484.750 ; free physical = 5009 ; free virtual = 20510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /media/kc/Data/EE2026/project/FDP/FDP.runs/synth_1/.Xil/Vivado-3501336-kc-ThinkPad-T14-Gen-5/display_clocks/display_clocks/display_clocks_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /media/kc/Data/EE2026/project/FDP/FDP.runs/synth_1/.Xil/Vivado-3501336-kc-ThinkPad-T14-Gen-5/display_clocks/display_clocks/display_clocks_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for frame_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for disp_clocks. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1647.680 ; gain = 484.750 ; free physical = 5009 ; free virtual = 20511
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/VGA_Controller.v:50]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/VGA_Controller.v:50]
INFO: [Synth 8-5546] ROM "taken" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sioc" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sioc" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "data_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divider" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finished" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element sreg_reg was removed.  [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/OV7670_Registers.v:18]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/OV7670_Capture.v:118]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/OV7670_Capture.v:118]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1647.680 ; gain = 484.750 ; free physical = 4965 ; free virtual = 20467
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	               2K Bit         RAMs := 3     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module VGA_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module I2C_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module OV7670_Registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OV7670_Capture 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "vga/vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ov7670/i2c/divider" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ov7670/i2c/taken" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ov7670/camera_regs/finished" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register ov7670/camera_regs/address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element ov7670/camera_regs/sreg_reg was removed.  [/media/kc/Data/EE2026/project/FDP/FDP.srcs/sources_1/new/OV7670_Registers.v:18]
WARNING: [Synth 8-3917] design Top has port ov7670_pwdn driven by constant 0
WARNING: [Synth 8-3917] design Top has port ov7670_reset driven by constant 1
WARNING: [Synth 8-3331] design Top has unconnected port led[15]
WARNING: [Synth 8-3331] design Top has unconnected port led[14]
WARNING: [Synth 8-3331] design Top has unconnected port led[13]
WARNING: [Synth 8-3331] design Top has unconnected port led[12]
WARNING: [Synth 8-3331] design Top has unconnected port led[11]
WARNING: [Synth 8-3331] design Top has unconnected port led[10]
WARNING: [Synth 8-3331] design Top has unconnected port led[9]
WARNING: [Synth 8-3331] design Top has unconnected port led[8]
WARNING: [Synth 8-3331] design Top has unconnected port led[7]
WARNING: [Synth 8-3331] design Top has unconnected port led[6]
WARNING: [Synth 8-3331] design Top has unconnected port led[5]
WARNING: [Synth 8-3331] design Top has unconnected port led[4]
WARNING: [Synth 8-3331] design Top has unconnected port led[3]
WARNING: [Synth 8-3331] design Top has unconnected port led[2]
WARNING: [Synth 8-3331] design Top has unconnected port led[1]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ov7670/i2c/data_sr_reg[0] )
INFO: [Synth 8-3886] merging instance 'ov7670_capture/h_r_reg[5]' (FDRE_1) to 'ov7670_capture/h_g_reg[6]'
INFO: [Synth 8-3886] merging instance 'ov7670_capture/h_r_reg[6]' (FDRE_1) to 'ov7670_capture/h_g_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ov7670_capture/h_g_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ov7670_capture/h_g_reg[7] )
WARNING: [Synth 8-3332] Sequential element (ov7670/i2c/data_sr_reg[0]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ov7670_capture/h_g_reg[7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ov7670_capture/h_g_reg[6]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1647.680 ; gain = 484.750 ; free physical = 4956 ; free virtual = 20465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+-----------------------------+---------------+----------------+
|Module Name      | RTL Object                  | Depth x Width | Implemented As | 
+-----------------+-----------------------------+---------------+----------------+
|OV7670_Registers | sreg_reg                    | 256x16        | Block RAM      | 
|Top              | ov7670/camera_regs/sreg_reg | 256x16        | Block RAM      | 
+-----------------+-----------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------+-----------+----------------------+-------------------------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives                    | 
+------------+---------------------------+-----------+----------------------+-------------------------------+
|Top         | ov7670_capture/line_r_reg | Implied   | 512 x 7              | RAM64X1S x 7  RAM256X1S x 7   | 
|Top         | ov7670_capture/line_g_reg | Implied   | 512 x 8              | RAM64X1S x 8  RAM256X1S x 8   | 
|Top         | ov7670_capture/line_b_reg | Implied   | 512 x 6              | RAM64X1S x 7  RAM256X1S x 7   | 
+------------+---------------------------+-----------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_13/ov7670/camera_regs/sreg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'disp_clocks/clk_out1' to pin 'disp_clocks/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1647.680 ; gain = 484.750 ; free physical = 4889 ; free virtual = 20395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1647.680 ; gain = 484.750 ; free physical = 4868 ; free virtual = 20374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+---------------------------+-----------+----------------------+-------------------------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives                    | 
+------------+---------------------------+-----------+----------------------+-------------------------------+
|Top         | ov7670_capture/line_r_reg | Implied   | 512 x 7              | RAM64X1S x 7  RAM256X1S x 7   | 
|Top         | ov7670_capture/line_g_reg | Implied   | 512 x 8              | RAM64X1S x 8  RAM256X1S x 8   | 
|Top         | ov7670_capture/line_b_reg | Implied   | 512 x 6              | RAM64X1S x 7  RAM256X1S x 7   | 
+------------+---------------------------+-----------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance ov7670/camera_regs/sreg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1647.680 ; gain = 484.750 ; free physical = 4858 ; free virtual = 20364
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1647.680 ; gain = 484.750 ; free physical = 4856 ; free virtual = 20362
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1647.680 ; gain = 484.750 ; free physical = 4856 ; free virtual = 20362
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1647.680 ; gain = 484.750 ; free physical = 4856 ; free virtual = 20362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1647.680 ; gain = 484.750 ; free physical = 4856 ; free virtual = 20362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1647.680 ; gain = 484.750 ; free physical = 4856 ; free virtual = 20362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1647.680 ; gain = 484.750 ; free physical = 4856 ; free virtual = 20362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Top         | reset_sync_reg[2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |display_clocks |         1|
|2     |image_mem      |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |display_clocks |     1|
|2     |image_mem      |     1|
|3     |BUFG           |     1|
|4     |CARRY4         |    22|
|5     |LUT1           |     9|
|6     |LUT2           |    82|
|7     |LUT3           |    53|
|8     |LUT4           |    35|
|9     |LUT5           |    55|
|10    |LUT6           |    48|
|11    |RAM256X1S      |    20|
|12    |RAM64X1S       |    20|
|13    |RAMB18E1       |     1|
|14    |SRL16E         |     1|
|15    |FDRE           |   234|
|16    |FDSE           |    32|
|17    |IBUF           |    13|
|18    |OBUF           |    19|
|19    |OBUFT          |    16|
+------+---------------+------+

Report Instance Areas: 
+------+-----------------+------------------+------+
|      |Instance         |Module            |Cells |
+------+-----------------+------------------+------+
|1     |top              |                  |   679|
|2     |  ov7670         |OV7670_Controller |   194|
|3     |    camera_regs  |OV7670_Registers  |    50|
|4     |    i2c          |I2C_Controller    |   144|
|5     |  ov7670_capture |OV7670_Capture    |   280|
|6     |  vga            |VGA_Controller    |    96|
+------+-----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1647.680 ; gain = 484.750 ; free physical = 4856 ; free virtual = 20362
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1647.680 ; gain = 123.406 ; free physical = 4870 ; free virtual = 20376
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1647.680 ; gain = 484.750 ; free physical = 4877 ; free virtual = 20384
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 40 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  RAM256X1S => RAM256X1S (inverted pins: WCLK) (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 20 instances
  RAM64X1S => RAM64X1S (inverted pins: WCLK) (RAMS64E): 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1647.680 ; gain = 488.594 ; free physical = 4880 ; free virtual = 20386
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/media/kc/Data/EE2026/project/FDP/FDP.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1671.691 ; gain = 0.000 ; free physical = 4874 ; free virtual = 20381
INFO: [Common 17-206] Exiting Vivado at Fri Oct 10 00:41:38 2025...
