--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\Stache\Documents\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml stop_watch_test.twx
stop_watch_test.ncd -o stop_watch_test.twr stop_watch_test.pcf -ucf
Nexys3_master.ucf

Design file:              stop_watch_test.ncd
Physical constraint file: stop_watch_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1564 paths analyzed, 219 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.148ns.
--------------------------------------------------------------------------------

Paths for end point counter_unit/d2_2 (SLICE_X23Y38.C6), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_unit/ms_reg_18 (FF)
  Destination:          counter_unit/d2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.104ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.244 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_unit/ms_reg_18 to counter_unit/d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.CQ      Tcko                  0.447   counter_unit/ms_reg<19>
                                                       counter_unit/ms_reg_18
    SLICE_X19Y40.D2      net (fanout=2)        1.049   counter_unit/ms_reg<18>
    SLICE_X19Y40.D       Tilo                  0.259   counter_unit/ms_tick<22>
                                                       counter_unit/ms_tick<22>1
    SLICE_X21Y38.C2      net (fanout=5)        0.845   counter_unit/ms_tick<22>
    SLICE_X21Y38.C       Tilo                  0.259   counter_unit/d2<3>
                                                       counter_unit/ms_tick<22>5
    SLICE_X21Y38.B4      net (fanout=9)        0.354   counter_unit/ms_tick
    SLICE_X21Y38.B       Tilo                  0.259   counter_unit/d2<3>
                                                       counter_unit/Mcount_d2_val1
    SLICE_X23Y38.C6      net (fanout=2)        0.310   counter_unit/Mcount_d2_val
    SLICE_X23Y38.CLK     Tas                   0.322   counter_unit/d2<2>
                                                       counter_unit/d2_2_rstpot
                                                       counter_unit/d2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.104ns (1.546ns logic, 2.558ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_unit/ms_reg_22 (FF)
  Destination:          counter_unit/d2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.911ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_unit/ms_reg_22 to counter_unit/d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.CQ      Tcko                  0.447   counter_unit/ms_reg<22>
                                                       counter_unit/ms_reg_22
    SLICE_X19Y40.D5      net (fanout=2)        0.856   counter_unit/ms_reg<22>
    SLICE_X19Y40.D       Tilo                  0.259   counter_unit/ms_tick<22>
                                                       counter_unit/ms_tick<22>1
    SLICE_X21Y38.C2      net (fanout=5)        0.845   counter_unit/ms_tick<22>
    SLICE_X21Y38.C       Tilo                  0.259   counter_unit/d2<3>
                                                       counter_unit/ms_tick<22>5
    SLICE_X21Y38.B4      net (fanout=9)        0.354   counter_unit/ms_tick
    SLICE_X21Y38.B       Tilo                  0.259   counter_unit/d2<3>
                                                       counter_unit/Mcount_d2_val1
    SLICE_X23Y38.C6      net (fanout=2)        0.310   counter_unit/Mcount_d2_val
    SLICE_X23Y38.CLK     Tas                   0.322   counter_unit/d2<2>
                                                       counter_unit/d2_2_rstpot
                                                       counter_unit/d2_2
    -------------------------------------------------  ---------------------------
    Total                                      3.911ns (1.546ns logic, 2.365ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_unit/ms_reg_6 (FF)
  Destination:          counter_unit/d2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.860ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.244 - 0.246)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_unit/ms_reg_6 to counter_unit/d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.CQ      Tcko                  0.447   counter_unit/ms_reg<7>
                                                       counter_unit/ms_reg_6
    SLICE_X19Y39.D6      net (fanout=2)        1.004   counter_unit/ms_reg<6>
    SLICE_X19Y39.D       Tilo                  0.259   counter_unit/d0<3>
                                                       counter_unit/ms_tick<22>2
    SLICE_X21Y38.C1      net (fanout=5)        0.646   counter_unit/ms_tick<22>1
    SLICE_X21Y38.C       Tilo                  0.259   counter_unit/d2<3>
                                                       counter_unit/ms_tick<22>5
    SLICE_X21Y38.B4      net (fanout=9)        0.354   counter_unit/ms_tick
    SLICE_X21Y38.B       Tilo                  0.259   counter_unit/d2<3>
                                                       counter_unit/Mcount_d2_val1
    SLICE_X23Y38.C6      net (fanout=2)        0.310   counter_unit/Mcount_d2_val
    SLICE_X23Y38.CLK     Tas                   0.322   counter_unit/d2<2>
                                                       counter_unit/d2_2_rstpot
                                                       counter_unit/d2_2
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (1.546ns logic, 2.314ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_unit/d1_2 (SLICE_X23Y37.C3), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_unit/ms_reg_15 (FF)
  Destination:          counter_unit/d1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.107ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.247 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_unit/ms_reg_15 to counter_unit/d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.DQ      Tcko                  0.447   counter_unit/ms_reg<15>
                                                       counter_unit/ms_reg_15
    SLICE_X21Y38.D1      net (fanout=2)        1.099   counter_unit/ms_reg<15>
    SLICE_X21Y38.D       Tilo                  0.259   counter_unit/d2<3>
                                                       counter_unit/ms_tick<22>4
    SLICE_X19Y40.A4      net (fanout=5)        0.738   counter_unit/ms_tick<22>3
    SLICE_X19Y40.A       Tilo                  0.259   counter_unit/ms_tick<22>
                                                       counter_unit/_n0093_inv1
    SLICE_X23Y37.C3      net (fanout=4)        0.983   counter_unit/_n0093_inv
    SLICE_X23Y37.CLK     Tas                   0.322   counter_unit/d1<2>
                                                       counter_unit/d1_2_rstpot
                                                       counter_unit/d1_2
    -------------------------------------------------  ---------------------------
    Total                                      4.107ns (1.287ns logic, 2.820ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_unit/ms_reg_6 (FF)
  Destination:          counter_unit/d1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.083ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.247 - 0.246)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_unit/ms_reg_6 to counter_unit/d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.CQ      Tcko                  0.447   counter_unit/ms_reg<7>
                                                       counter_unit/ms_reg_6
    SLICE_X19Y39.D6      net (fanout=2)        1.004   counter_unit/ms_reg<6>
    SLICE_X19Y39.D       Tilo                  0.259   counter_unit/d0<3>
                                                       counter_unit/ms_tick<22>2
    SLICE_X19Y40.A1      net (fanout=5)        0.809   counter_unit/ms_tick<22>1
    SLICE_X19Y40.A       Tilo                  0.259   counter_unit/ms_tick<22>
                                                       counter_unit/_n0093_inv1
    SLICE_X23Y37.C3      net (fanout=4)        0.983   counter_unit/_n0093_inv
    SLICE_X23Y37.CLK     Tas                   0.322   counter_unit/d1<2>
                                                       counter_unit/d1_2_rstpot
                                                       counter_unit/d1_2
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (1.287ns logic, 2.796ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_unit/ms_reg_17 (FF)
  Destination:          counter_unit/d1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.247 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_unit/ms_reg_17 to counter_unit/d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.BQ      Tcko                  0.447   counter_unit/ms_reg<19>
                                                       counter_unit/ms_reg_17
    SLICE_X21Y38.D2      net (fanout=2)        0.863   counter_unit/ms_reg<17>
    SLICE_X21Y38.D       Tilo                  0.259   counter_unit/d2<3>
                                                       counter_unit/ms_tick<22>4
    SLICE_X19Y40.A4      net (fanout=5)        0.738   counter_unit/ms_tick<22>3
    SLICE_X19Y40.A       Tilo                  0.259   counter_unit/ms_tick<22>
                                                       counter_unit/_n0093_inv1
    SLICE_X23Y37.C3      net (fanout=4)        0.983   counter_unit/_n0093_inv
    SLICE_X23Y37.CLK     Tas                   0.322   counter_unit/d1<2>
                                                       counter_unit/d1_2_rstpot
                                                       counter_unit/d1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (1.287ns logic, 2.584ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_unit/d2_3 (SLICE_X21Y38.A5), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_unit/ms_reg_18 (FF)
  Destination:          counter_unit/d2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.987ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.239 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_unit/ms_reg_18 to counter_unit/d2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.CQ      Tcko                  0.447   counter_unit/ms_reg<19>
                                                       counter_unit/ms_reg_18
    SLICE_X19Y40.D2      net (fanout=2)        1.049   counter_unit/ms_reg<18>
    SLICE_X19Y40.D       Tilo                  0.259   counter_unit/ms_tick<22>
                                                       counter_unit/ms_tick<22>1
    SLICE_X21Y38.C2      net (fanout=5)        0.845   counter_unit/ms_tick<22>
    SLICE_X21Y38.C       Tilo                  0.259   counter_unit/d2<3>
                                                       counter_unit/ms_tick<22>5
    SLICE_X21Y38.B4      net (fanout=9)        0.354   counter_unit/ms_tick
    SLICE_X21Y38.B       Tilo                  0.259   counter_unit/d2<3>
                                                       counter_unit/Mcount_d2_val1
    SLICE_X21Y38.A5      net (fanout=2)        0.193   counter_unit/Mcount_d2_val
    SLICE_X21Y38.CLK     Tas                   0.322   counter_unit/d2<3>
                                                       counter_unit/d2_3_rstpot
                                                       counter_unit/d2_3
    -------------------------------------------------  ---------------------------
    Total                                      3.987ns (1.546ns logic, 2.441ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_unit/ms_reg_22 (FF)
  Destination:          counter_unit/d2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.794ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.239 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_unit/ms_reg_22 to counter_unit/d2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.CQ      Tcko                  0.447   counter_unit/ms_reg<22>
                                                       counter_unit/ms_reg_22
    SLICE_X19Y40.D5      net (fanout=2)        0.856   counter_unit/ms_reg<22>
    SLICE_X19Y40.D       Tilo                  0.259   counter_unit/ms_tick<22>
                                                       counter_unit/ms_tick<22>1
    SLICE_X21Y38.C2      net (fanout=5)        0.845   counter_unit/ms_tick<22>
    SLICE_X21Y38.C       Tilo                  0.259   counter_unit/d2<3>
                                                       counter_unit/ms_tick<22>5
    SLICE_X21Y38.B4      net (fanout=9)        0.354   counter_unit/ms_tick
    SLICE_X21Y38.B       Tilo                  0.259   counter_unit/d2<3>
                                                       counter_unit/Mcount_d2_val1
    SLICE_X21Y38.A5      net (fanout=2)        0.193   counter_unit/Mcount_d2_val
    SLICE_X21Y38.CLK     Tas                   0.322   counter_unit/d2<3>
                                                       counter_unit/d2_3_rstpot
                                                       counter_unit/d2_3
    -------------------------------------------------  ---------------------------
    Total                                      3.794ns (1.546ns logic, 2.248ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_unit/ms_reg_6 (FF)
  Destination:          counter_unit/d2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.743ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.239 - 0.246)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_unit/ms_reg_6 to counter_unit/d2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.CQ      Tcko                  0.447   counter_unit/ms_reg<7>
                                                       counter_unit/ms_reg_6
    SLICE_X19Y39.D6      net (fanout=2)        1.004   counter_unit/ms_reg<6>
    SLICE_X19Y39.D       Tilo                  0.259   counter_unit/d0<3>
                                                       counter_unit/ms_tick<22>2
    SLICE_X21Y38.C1      net (fanout=5)        0.646   counter_unit/ms_tick<22>1
    SLICE_X21Y38.C       Tilo                  0.259   counter_unit/d2<3>
                                                       counter_unit/ms_tick<22>5
    SLICE_X21Y38.B4      net (fanout=9)        0.354   counter_unit/ms_tick
    SLICE_X21Y38.B       Tilo                  0.259   counter_unit/d2<3>
                                                       counter_unit/Mcount_d2_val1
    SLICE_X21Y38.A5      net (fanout=2)        0.193   counter_unit/Mcount_d2_val
    SLICE_X21Y38.CLK     Tas                   0.322   counter_unit/d2<3>
                                                       counter_unit/d2_3_rstpot
                                                       counter_unit/d2_3
    -------------------------------------------------  ---------------------------
    Total                                      3.743ns (1.546ns logic, 2.197ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_unit/d0_0 (SLICE_X19Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_unit/d0_0 (FF)
  Destination:          counter_unit/d0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_unit/d0_0 to counter_unit/d0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y39.AQ      Tcko                  0.198   counter_unit/d0<3>
                                                       counter_unit/d0_0
    SLICE_X19Y39.A6      net (fanout=8)        0.028   counter_unit/d0<0>
    SLICE_X19Y39.CLK     Tah         (-Th)    -0.215   counter_unit/d0<3>
                                                       counter_unit/d0_0_rstpot
                                                       counter_unit/d0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point counter_unit/d2_3 (SLICE_X21Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_unit/d2_3 (FF)
  Destination:          counter_unit/d2_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_unit/d2_3 to counter_unit/d2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.AQ      Tcko                  0.198   counter_unit/d2<3>
                                                       counter_unit/d2_3
    SLICE_X21Y38.A6      net (fanout=3)        0.031   counter_unit/d2<3>
    SLICE_X21Y38.CLK     Tah         (-Th)    -0.215   counter_unit/d2<3>
                                                       counter_unit/d2_3_rstpot
                                                       counter_unit/d2_3
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point counter_unit/d2_0 (SLICE_X23Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_unit/d2_0 (FF)
  Destination:          counter_unit/d2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_unit/d2_0 to counter_unit/d2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y38.AQ      Tcko                  0.198   counter_unit/d2<2>
                                                       counter_unit/d2_0
    SLICE_X23Y38.A6      net (fanout=6)        0.043   counter_unit/d2<0>
    SLICE_X23Y38.CLK     Tah         (-Th)    -0.215   counter_unit/d2<2>
                                                       counter_unit/d2_0_rstpot
                                                       counter_unit/d2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.413ns logic, 0.043ns route)
                                                       (90.6% logic, 9.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: N9/CLK
  Logical resource: counter_unit/d0_2/CK
  Location pin: SLICE_X20Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: disp_unit/q_reg<3>/CLK
  Logical resource: disp_unit/q_reg_0/CK
  Location pin: SLICE_X30Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.148|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1564 paths, 0 nets, and 214 connections

Design statistics:
   Minimum period:   4.148ns{1}   (Maximum frequency: 241.080MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 14 11:19:00 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 184 MB



