Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Sep 22 12:58:04 2020
| Host         : qed running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file phywhisperer_top_timing_summary_routed.rpt -pb phywhisperer_top_timing_summary_routed.pb -rpx phywhisperer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : phywhisperer_top
| Device       : 7s15-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.330        0.000                      0                 7001        0.068        0.000                      0                 7001        1.500        0.000                       0                  3906  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
fe_clk                {0.000 8.000}        16.000          62.500          
  clkfbout_clk_wiz_0  {0.000 8.000}        16.000          62.500          
  trigger_clk         {0.000 2.000}        4.000           250.000         
usb_clk               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fe_clk                      5.953        0.000                      0                 2012        0.115        0.000                      0                 2012        5.000        0.000                       0                   849  
  clkfbout_clk_wiz_0                                                                                                                                                   14.408        0.000                       0                     3  
  trigger_clk               0.330        0.000                      0                  136        0.121        0.000                      0                  136        1.500        0.000                       0                  1408  
usb_clk                     1.585        0.000                      0                 4852        0.068        0.000                      0                 4852        4.000        0.000                       0                  1646  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fe_clk             fe_clk                  14.897        0.000                      0                    1        0.378        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[413]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.578ns  (logic 1.600ns (16.705%)  route 7.978ns (83.295%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 20.211 - 16.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.358     4.458    U_trigger/clk_fe_buf
    SLICE_X26Y19         FDRE                                         r  U_trigger/delay_counter_fe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_fdre_C_Q)         0.433     4.891 r  U_trigger/delay_counter_fe_reg[4]/Q
                         net (fo=4, routed)           1.205     6.095    U_trigger/out[4]
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.105     6.200 r  U_trigger/capture_enable_start0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.200    U_trigger/capture_enable_start0_carry_i_3_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.644 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.775 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.384     7.159    U_trigger/capture_enable_start0
    SLICE_X28Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.436 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.392     8.828    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.933 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.470    10.404    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X28Y21         LUT4 (Prop_lut4_I1_O)        0.105    10.509 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         3.526    14.035    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X11Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[413]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.270    20.211    U_pattern_matcher/clk_fe_buf
    SLICE_X11Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[413]/C
                         clock pessimism              0.164    20.376    
                         clock uncertainty           -0.035    20.340    
    SLICE_X11Y47         FDRE (Setup_fdre_C_R)       -0.352    19.988    U_pattern_matcher/input_data_reg[413]
  -------------------------------------------------------------------
                         required time                         19.988    
                         arrival time                         -14.035    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[421]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.578ns  (logic 1.600ns (16.705%)  route 7.978ns (83.295%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 20.211 - 16.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.358     4.458    U_trigger/clk_fe_buf
    SLICE_X26Y19         FDRE                                         r  U_trigger/delay_counter_fe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_fdre_C_Q)         0.433     4.891 r  U_trigger/delay_counter_fe_reg[4]/Q
                         net (fo=4, routed)           1.205     6.095    U_trigger/out[4]
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.105     6.200 r  U_trigger/capture_enable_start0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.200    U_trigger/capture_enable_start0_carry_i_3_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.644 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.775 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.384     7.159    U_trigger/capture_enable_start0
    SLICE_X28Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.436 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.392     8.828    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.933 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.470    10.404    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X28Y21         LUT4 (Prop_lut4_I1_O)        0.105    10.509 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         3.526    14.035    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X11Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[421]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.270    20.211    U_pattern_matcher/clk_fe_buf
    SLICE_X11Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[421]/C
                         clock pessimism              0.164    20.376    
                         clock uncertainty           -0.035    20.340    
    SLICE_X11Y47         FDRE (Setup_fdre_C_R)       -0.352    19.988    U_pattern_matcher/input_data_reg[421]
  -------------------------------------------------------------------
                         required time                         19.988    
                         arrival time                         -14.035    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[409]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.310ns  (logic 1.600ns (17.185%)  route 7.710ns (82.815%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 20.209 - 16.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.358     4.458    U_trigger/clk_fe_buf
    SLICE_X26Y19         FDRE                                         r  U_trigger/delay_counter_fe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_fdre_C_Q)         0.433     4.891 r  U_trigger/delay_counter_fe_reg[4]/Q
                         net (fo=4, routed)           1.205     6.095    U_trigger/out[4]
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.105     6.200 r  U_trigger/capture_enable_start0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.200    U_trigger/capture_enable_start0_carry_i_3_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.644 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.775 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.384     7.159    U_trigger/capture_enable_start0
    SLICE_X28Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.436 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.392     8.828    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.933 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.470    10.404    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X28Y21         LUT4 (Prop_lut4_I1_O)        0.105    10.509 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         3.259    13.768    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[409]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.268    20.209    U_pattern_matcher/clk_fe_buf
    SLICE_X14Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[409]/C
                         clock pessimism              0.164    20.374    
                         clock uncertainty           -0.035    20.338    
    SLICE_X14Y47         FDRE (Setup_fdre_C_R)       -0.423    19.915    U_pattern_matcher/input_data_reg[409]
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                         -13.768    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[403]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 1.600ns (17.357%)  route 7.618ns (82.643%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 20.211 - 16.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.358     4.458    U_trigger/clk_fe_buf
    SLICE_X26Y19         FDRE                                         r  U_trigger/delay_counter_fe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_fdre_C_Q)         0.433     4.891 r  U_trigger/delay_counter_fe_reg[4]/Q
                         net (fo=4, routed)           1.205     6.095    U_trigger/out[4]
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.105     6.200 r  U_trigger/capture_enable_start0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.200    U_trigger/capture_enable_start0_carry_i_3_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.644 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.775 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.384     7.159    U_trigger/capture_enable_start0
    SLICE_X28Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.436 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.392     8.828    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.933 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.470    10.404    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X28Y21         LUT4 (Prop_lut4_I1_O)        0.105    10.509 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         3.167    13.676    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X10Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[403]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.270    20.211    U_pattern_matcher/clk_fe_buf
    SLICE_X10Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[403]/C
                         clock pessimism              0.164    20.376    
                         clock uncertainty           -0.035    20.340    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.423    19.917    U_pattern_matcher/input_data_reg[403]
  -------------------------------------------------------------------
                         required time                         19.917    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[411]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 1.600ns (17.357%)  route 7.618ns (82.643%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 20.211 - 16.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.358     4.458    U_trigger/clk_fe_buf
    SLICE_X26Y19         FDRE                                         r  U_trigger/delay_counter_fe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_fdre_C_Q)         0.433     4.891 r  U_trigger/delay_counter_fe_reg[4]/Q
                         net (fo=4, routed)           1.205     6.095    U_trigger/out[4]
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.105     6.200 r  U_trigger/capture_enable_start0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.200    U_trigger/capture_enable_start0_carry_i_3_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.644 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.775 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.384     7.159    U_trigger/capture_enable_start0
    SLICE_X28Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.436 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.392     8.828    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.933 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.470    10.404    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X28Y21         LUT4 (Prop_lut4_I1_O)        0.105    10.509 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         3.167    13.676    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X10Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[411]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.270    20.211    U_pattern_matcher/clk_fe_buf
    SLICE_X10Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[411]/C
                         clock pessimism              0.164    20.376    
                         clock uncertainty           -0.035    20.340    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.423    19.917    U_pattern_matcher/input_data_reg[411]
  -------------------------------------------------------------------
                         required time                         19.917    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[401]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 1.600ns (17.229%)  route 7.687ns (82.771%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 20.209 - 16.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.358     4.458    U_trigger/clk_fe_buf
    SLICE_X26Y19         FDRE                                         r  U_trigger/delay_counter_fe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_fdre_C_Q)         0.433     4.891 r  U_trigger/delay_counter_fe_reg[4]/Q
                         net (fo=4, routed)           1.205     6.095    U_trigger/out[4]
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.105     6.200 r  U_trigger/capture_enable_start0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.200    U_trigger/capture_enable_start0_carry_i_3_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.644 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.775 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.384     7.159    U_trigger/capture_enable_start0
    SLICE_X28Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.436 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.392     8.828    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.933 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.470    10.404    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X28Y21         LUT4 (Prop_lut4_I1_O)        0.105    10.509 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         3.235    13.744    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X12Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[401]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.268    20.209    U_pattern_matcher/clk_fe_buf
    SLICE_X12Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[401]/C
                         clock pessimism              0.164    20.374    
                         clock uncertainty           -0.035    20.338    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.352    19.986    U_pattern_matcher/input_data_reg[401]
  -------------------------------------------------------------------
                         required time                         19.986    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[402]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 1.600ns (17.229%)  route 7.687ns (82.771%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 20.209 - 16.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.358     4.458    U_trigger/clk_fe_buf
    SLICE_X26Y19         FDRE                                         r  U_trigger/delay_counter_fe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_fdre_C_Q)         0.433     4.891 r  U_trigger/delay_counter_fe_reg[4]/Q
                         net (fo=4, routed)           1.205     6.095    U_trigger/out[4]
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.105     6.200 r  U_trigger/capture_enable_start0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.200    U_trigger/capture_enable_start0_carry_i_3_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.644 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.775 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.384     7.159    U_trigger/capture_enable_start0
    SLICE_X28Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.436 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.392     8.828    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.933 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.470    10.404    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X28Y21         LUT4 (Prop_lut4_I1_O)        0.105    10.509 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         3.235    13.744    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X12Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[402]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.268    20.209    U_pattern_matcher/clk_fe_buf
    SLICE_X12Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[402]/C
                         clock pessimism              0.164    20.374    
                         clock uncertainty           -0.035    20.338    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.352    19.986    U_pattern_matcher/input_data_reg[402]
  -------------------------------------------------------------------
                         required time                         19.986    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[410]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 1.600ns (17.229%)  route 7.687ns (82.771%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 20.209 - 16.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.358     4.458    U_trigger/clk_fe_buf
    SLICE_X26Y19         FDRE                                         r  U_trigger/delay_counter_fe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_fdre_C_Q)         0.433     4.891 r  U_trigger/delay_counter_fe_reg[4]/Q
                         net (fo=4, routed)           1.205     6.095    U_trigger/out[4]
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.105     6.200 r  U_trigger/capture_enable_start0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.200    U_trigger/capture_enable_start0_carry_i_3_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.644 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.775 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.384     7.159    U_trigger/capture_enable_start0
    SLICE_X28Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.436 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.392     8.828    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.933 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.470    10.404    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X28Y21         LUT4 (Prop_lut4_I1_O)        0.105    10.509 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         3.235    13.744    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X12Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[410]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.268    20.209    U_pattern_matcher/clk_fe_buf
    SLICE_X12Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[410]/C
                         clock pessimism              0.164    20.374    
                         clock uncertainty           -0.035    20.338    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.352    19.986    U_pattern_matcher/input_data_reg[410]
  -------------------------------------------------------------------
                         required time                         19.986    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[418]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 1.600ns (17.229%)  route 7.687ns (82.771%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 20.209 - 16.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.358     4.458    U_trigger/clk_fe_buf
    SLICE_X26Y19         FDRE                                         r  U_trigger/delay_counter_fe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_fdre_C_Q)         0.433     4.891 r  U_trigger/delay_counter_fe_reg[4]/Q
                         net (fo=4, routed)           1.205     6.095    U_trigger/out[4]
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.105     6.200 r  U_trigger/capture_enable_start0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.200    U_trigger/capture_enable_start0_carry_i_3_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.644 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.775 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.384     7.159    U_trigger/capture_enable_start0
    SLICE_X28Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.436 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.392     8.828    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.933 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.470    10.404    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X28Y21         LUT4 (Prop_lut4_I1_O)        0.105    10.509 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         3.235    13.744    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X12Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[418]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.268    20.209    U_pattern_matcher/clk_fe_buf
    SLICE_X12Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[418]/C
                         clock pessimism              0.164    20.374    
                         clock uncertainty           -0.035    20.338    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.352    19.986    U_pattern_matcher/input_data_reg[418]
  -------------------------------------------------------------------
                         required time                         19.986    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.325ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[467]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.257ns  (logic 1.600ns (17.284%)  route 7.657ns (82.716%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.358     4.458    U_trigger/clk_fe_buf
    SLICE_X26Y19         FDRE                                         r  U_trigger/delay_counter_fe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_fdre_C_Q)         0.433     4.891 r  U_trigger/delay_counter_fe_reg[4]/Q
                         net (fo=4, routed)           1.205     6.095    U_trigger/out[4]
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.105     6.200 r  U_trigger/capture_enable_start0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.200    U_trigger/capture_enable_start0_carry_i_3_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.644 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.775 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.384     7.159    U_trigger/capture_enable_start0
    SLICE_X28Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.436 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.392     8.828    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.933 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.470    10.404    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X28Y21         LUT4 (Prop_lut4_I1_O)        0.105    10.509 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         3.206    13.715    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X29Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[467]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.261    20.202    U_pattern_matcher/clk_fe_buf
    SLICE_X29Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[467]/C
                         clock pessimism              0.224    20.427    
                         clock uncertainty           -0.035    20.391    
    SLICE_X29Y48         FDRE (Setup_fdre_C_R)       -0.352    20.039    U_pattern_matcher/input_data_reg[467]
  -------------------------------------------------------------------
                         required time                         20.039    
                         arrival time                         -13.715    
  -------------------------------------------------------------------
                         slack                                  6.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fe_rxvalid
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_usb/fe_data_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 1.333ns (51.786%)  route 1.241ns (48.214%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    M11                                               0.000     2.000 r  fe_rxvalid (IN)
                         net (fo=0)                   0.000     2.000    fe_rxvalid
    M11                  IBUF (Prop_ibuf_I_O)         1.333     3.333 r  fe_rxvalid_IBUF_inst/O
                         net (fo=10, routed)          1.241     4.574    U_fe_capture_usb/fe_rxvalid_IBUF
    SLICE_X0Y25          FDRE                                         r  U_fe_capture_usb/fe_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.364     4.464    U_fe_capture_usb/clk_fe_buf
    SLICE_X0Y25          FDRE                                         r  U_fe_capture_usb/fe_data_reg_reg[3]/C
                         clock pessimism              0.000     4.464    
                         clock uncertainty            0.035     4.499    
    SLICE_X0Y25          FDRE (Hold_fdre_C_CE)       -0.040     4.459    U_fe_capture_usb/fe_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.459    
                         arrival time                           4.574    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fe_rxvalid
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_usb/fe_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 1.333ns (51.786%)  route 1.241ns (48.214%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    M11                                               0.000     2.000 r  fe_rxvalid (IN)
                         net (fo=0)                   0.000     2.000    fe_rxvalid
    M11                  IBUF (Prop_ibuf_I_O)         1.333     3.333 r  fe_rxvalid_IBUF_inst/O
                         net (fo=10, routed)          1.241     4.574    U_fe_capture_usb/fe_rxvalid_IBUF
    SLICE_X0Y25          FDRE                                         r  U_fe_capture_usb/fe_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.364     4.464    U_fe_capture_usb/clk_fe_buf
    SLICE_X0Y25          FDRE                                         r  U_fe_capture_usb/fe_data_reg_reg[4]/C
                         clock pessimism              0.000     4.464    
                         clock uncertainty            0.035     4.499    
    SLICE_X0Y25          FDRE (Hold_fdre_C_CE)       -0.040     4.459    U_fe_capture_usb/fe_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.459    
                         arrival time                           4.574    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fe_rxvalid
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_usb/fe_data_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 1.333ns (51.786%)  route 1.241ns (48.214%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    M11                                               0.000     2.000 r  fe_rxvalid (IN)
                         net (fo=0)                   0.000     2.000    fe_rxvalid
    M11                  IBUF (Prop_ibuf_I_O)         1.333     3.333 r  fe_rxvalid_IBUF_inst/O
                         net (fo=10, routed)          1.241     4.574    U_fe_capture_usb/fe_rxvalid_IBUF
    SLICE_X0Y25          FDRE                                         r  U_fe_capture_usb/fe_data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.364     4.464    U_fe_capture_usb/clk_fe_buf
    SLICE_X0Y25          FDRE                                         r  U_fe_capture_usb/fe_data_reg_reg[5]/C
                         clock pessimism              0.000     4.464    
                         clock uncertainty            0.035     4.499    
    SLICE_X0Y25          FDRE (Hold_fdre_C_CE)       -0.040     4.459    U_fe_capture_usb/fe_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.459    
                         arrival time                           4.574    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fe_rxvalid
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_usb/fe_data_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 1.333ns (51.786%)  route 1.241ns (48.214%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    M11                                               0.000     2.000 r  fe_rxvalid (IN)
                         net (fo=0)                   0.000     2.000    fe_rxvalid
    M11                  IBUF (Prop_ibuf_I_O)         1.333     3.333 r  fe_rxvalid_IBUF_inst/O
                         net (fo=10, routed)          1.241     4.574    U_fe_capture_usb/fe_rxvalid_IBUF
    SLICE_X0Y25          FDRE                                         r  U_fe_capture_usb/fe_data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.364     4.464    U_fe_capture_usb/clk_fe_buf
    SLICE_X0Y25          FDRE                                         r  U_fe_capture_usb/fe_data_reg_reg[6]/C
                         clock pessimism              0.000     4.464    
                         clock uncertainty            0.035     4.499    
    SLICE_X0Y25          FDRE (Hold_fdre_C_CE)       -0.040     4.459    U_fe_capture_usb/fe_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.459    
                         arrival time                           4.574    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[317]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[325]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.128ns (31.375%)  route 0.280ns (68.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.557     1.416    U_pattern_matcher/clk_fe_buf
    SLICE_X20Y33         FDRE                                         r  U_pattern_matcher/input_data_reg[317]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.128     1.544 r  U_pattern_matcher/input_data_reg[317]/Q
                         net (fo=2, routed)           0.280     1.824    U_pattern_matcher/input_data[317]
    SLICE_X14Y39         FDRE                                         r  U_pattern_matcher/input_data_reg[325]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.833     1.935    U_pattern_matcher/clk_fe_buf
    SLICE_X14Y39         FDRE                                         r  U_pattern_matcher/input_data_reg[325]/C
                         clock pessimism             -0.248     1.687    
    SLICE_X14Y39         FDRE (Hold_fdre_C_D)         0.022     1.709    U_pattern_matcher/input_data_reg[325]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fe_rxerror
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_usb/fe_status_bits_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 1.336ns (48.044%)  route 1.445ns (51.956%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    A13                                               0.000     2.000 r  fe_rxerror (IN)
                         net (fo=0)                   0.000     2.000    fe_rxerror
    A13                  IBUF (Prop_ibuf_I_O)         1.336     3.336 r  fe_rxerror_IBUF_inst/O
                         net (fo=2, routed)           1.445     4.782    U_fe_capture_usb/fe_status_bits_reg_reg[4]_0[1]
    SLICE_X0Y9           FDRE                                         r  U_fe_capture_usb/fe_status_bits_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.381     4.481    U_fe_capture_usb/clk_fe_buf
    SLICE_X0Y9           FDRE                                         r  U_fe_capture_usb/fe_status_bits_reg_reg[1]/C
                         clock pessimism              0.000     4.481    
                         clock uncertainty            0.035     4.516    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.148     4.664    U_fe_capture_usb/fe_status_bits_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.664    
                         arrival time                           4.782    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_fe_capture_main/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_main/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.569     1.428    U_fe_capture_main/clk_fe_buf
    SLICE_X1Y9           FDRE                                         r  U_fe_capture_main/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.569 r  U_fe_capture_main/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.624    U_fe_capture_main/arm_pipe[0]
    SLICE_X1Y9           FDRE                                         r  U_fe_capture_main/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.838     1.940    U_fe_capture_main/clk_fe_buf
    SLICE_X1Y9           FDRE                                         r  U_fe_capture_main/arm_pipe_reg[1]/C
                         clock pessimism             -0.512     1.428    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.075     1.503    U_fe_capture_main/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.593     1.452    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X33Y6          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDPE (Prop_fdpe_C_Q)         0.141     1.593 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.648    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X33Y6          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.863     1.965    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X33Y6          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.513     1.452    
    SLICE_X33Y6          FDPE (Hold_fdpe_C_D)         0.075     1.527    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_main/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_main/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.556     1.415    U_reg_main/U_match_cdc/clk_fe_buf
    SLICE_X27Y20         FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y20         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  U_reg_main/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.611    U_reg_main/U_match_cdc/ack_pipe[0]
    SLICE_X27Y20         FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.823     1.925    U_reg_main/U_match_cdc/clk_fe_buf
    SLICE_X27Y20         FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.510     1.415    
    SLICE_X27Y20         FDRE (Hold_fdre_C_D)         0.075     1.490    U_reg_main/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_usb/reg_arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_usb/reg_arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.569     1.428    U_reg_usb/clk_fe_buf
    SLICE_X3Y9           FDRE                                         r  U_reg_usb/reg_arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.569 r  U_reg_usb/reg_arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.624    U_reg_usb/reg_arm_pipe[0]
    SLICE_X3Y9           FDRE                                         r  U_reg_usb/reg_arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.838     1.940    U_reg_usb/clk_fe_buf
    SLICE_X3Y9           FDRE                                         r  U_reg_usb/reg_arm_pipe_reg[1]/C
                         clock pessimism             -0.512     1.428    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.075     1.503    U_reg_usb/reg_arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fe_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { fe_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         16.000      13.830     RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y4    U_trigger_clock/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y0    clk_fe_buf_BUFG_inst/I
Min Period        n/a     ODDR/C             n/a            1.474         16.000      14.526     OLOGIC_X1Y39     U_cw_clk/C
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X24Y4      U_fifo/fifo_overflow_blocked_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X26Y44     U_pattern_matcher/input_data_reg[465]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X28Y47     U_pattern_matcher/input_data_reg[466]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X29Y48     U_pattern_matcher/input_data_reg[467]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X27Y48     U_pattern_matcher/input_data_reg[468]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y7      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y7      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X24Y4      U_fifo/fifo_overflow_blocked_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X24Y4      U_fifo/fifo_overflow_blocked_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X26Y44     U_pattern_matcher/input_data_reg[465]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X26Y44     U_pattern_matcher/input_data_reg[465]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X28Y47     U_pattern_matcher/input_data_reg[466]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X29Y48     U_pattern_matcher/input_data_reg[467]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y7      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y7      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X24Y4      U_fifo/fifo_overflow_blocked_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X26Y44     U_pattern_matcher/input_data_reg[465]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X28Y47     U_pattern_matcher/input_data_reg[466]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X29Y48     U_pattern_matcher/input_data_reg[467]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X27Y48     U_pattern_matcher/input_data_reg[468]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X27Y45     U_pattern_matcher/input_data_reg[469]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y3    U_trigger_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  trigger_clk
  To Clock:  trigger_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.355ns (40.015%)  route 2.031ns (59.985%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 8.206 - 4.000 ) 
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.377     4.477    U_trigger/clk_out1
    SLICE_X10Y9          FDRE                                         r  U_trigger/trigger_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.433     4.910 f  U_trigger/trigger_index_reg[3]/Q
                         net (fo=3, routed)           0.814     5.724    U_trigger/trigger_index_reg_n_0_[3]
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.105     5.829 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.144     5.972    U_trigger/state0_carry_i_3_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.390 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.390    U_trigger/state0_carry_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.488 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.488    U_trigger/state0_carry__0_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.586 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.586    U_trigger/state0_carry__1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.684 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.657     7.341    U_trigger/state0_carry__2_n_0
    SLICE_X12Y12         LUT5 (Prop_lut5_I3_O)        0.105     7.446 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.417     7.863    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X13Y12         FDRE                                         r  U_trigger/trigger_width_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.265     8.206    U_trigger/clk_out1
    SLICE_X13Y12         FDRE                                         r  U_trigger/trigger_width_reg[12]/C
                         clock pessimism              0.224     8.431    
                         clock uncertainty           -0.069     8.361    
    SLICE_X13Y12         FDRE (Setup_fdre_C_CE)      -0.168     8.193    U_trigger/trigger_width_reg[12]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.355ns (40.015%)  route 2.031ns (59.985%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 8.206 - 4.000 ) 
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.377     4.477    U_trigger/clk_out1
    SLICE_X10Y9          FDRE                                         r  U_trigger/trigger_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.433     4.910 f  U_trigger/trigger_index_reg[3]/Q
                         net (fo=3, routed)           0.814     5.724    U_trigger/trigger_index_reg_n_0_[3]
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.105     5.829 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.144     5.972    U_trigger/state0_carry_i_3_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.390 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.390    U_trigger/state0_carry_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.488 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.488    U_trigger/state0_carry__0_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.586 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.586    U_trigger/state0_carry__1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.684 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.657     7.341    U_trigger/state0_carry__2_n_0
    SLICE_X12Y12         LUT5 (Prop_lut5_I3_O)        0.105     7.446 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.417     7.863    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X13Y12         FDRE                                         r  U_trigger/trigger_width_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.265     8.206    U_trigger/clk_out1
    SLICE_X13Y12         FDRE                                         r  U_trigger/trigger_width_reg[4]/C
                         clock pessimism              0.224     8.431    
                         clock uncertainty           -0.069     8.361    
    SLICE_X13Y12         FDRE (Setup_fdre_C_CE)      -0.168     8.193    U_trigger/trigger_width_reg[4]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.355ns (40.015%)  route 2.031ns (59.985%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 8.206 - 4.000 ) 
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.377     4.477    U_trigger/clk_out1
    SLICE_X10Y9          FDRE                                         r  U_trigger/trigger_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.433     4.910 f  U_trigger/trigger_index_reg[3]/Q
                         net (fo=3, routed)           0.814     5.724    U_trigger/trigger_index_reg_n_0_[3]
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.105     5.829 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.144     5.972    U_trigger/state0_carry_i_3_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.390 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.390    U_trigger/state0_carry_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.488 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.488    U_trigger/state0_carry__0_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.586 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.586    U_trigger/state0_carry__1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.684 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.657     7.341    U_trigger/state0_carry__2_n_0
    SLICE_X12Y12         LUT5 (Prop_lut5_I3_O)        0.105     7.446 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.417     7.863    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X13Y12         FDRE                                         r  U_trigger/trigger_width_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.265     8.206    U_trigger/clk_out1
    SLICE_X13Y12         FDRE                                         r  U_trigger/trigger_width_reg[5]/C
                         clock pessimism              0.224     8.431    
                         clock uncertainty           -0.069     8.361    
    SLICE_X13Y12         FDRE (Setup_fdre_C_CE)      -0.168     8.193    U_trigger/trigger_width_reg[5]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.355ns (40.015%)  route 2.031ns (59.985%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 8.206 - 4.000 ) 
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.377     4.477    U_trigger/clk_out1
    SLICE_X10Y9          FDRE                                         r  U_trigger/trigger_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.433     4.910 f  U_trigger/trigger_index_reg[3]/Q
                         net (fo=3, routed)           0.814     5.724    U_trigger/trigger_index_reg_n_0_[3]
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.105     5.829 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.144     5.972    U_trigger/state0_carry_i_3_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.390 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.390    U_trigger/state0_carry_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.488 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.488    U_trigger/state0_carry__0_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.586 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.586    U_trigger/state0_carry__1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.684 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.657     7.341    U_trigger/state0_carry__2_n_0
    SLICE_X12Y12         LUT5 (Prop_lut5_I3_O)        0.105     7.446 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.417     7.863    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X13Y12         FDRE                                         r  U_trigger/trigger_width_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.265     8.206    U_trigger/clk_out1
    SLICE_X13Y12         FDRE                                         r  U_trigger/trigger_width_reg[7]/C
                         clock pessimism              0.224     8.431    
                         clock uncertainty           -0.069     8.361    
    SLICE_X13Y12         FDRE (Setup_fdre_C_CE)      -0.168     8.193    U_trigger/trigger_width_reg[7]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 1.355ns (40.230%)  route 2.013ns (59.770%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 8.204 - 4.000 ) 
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.377     4.477    U_trigger/clk_out1
    SLICE_X10Y9          FDRE                                         r  U_trigger/trigger_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.433     4.910 f  U_trigger/trigger_index_reg[3]/Q
                         net (fo=3, routed)           0.814     5.724    U_trigger/trigger_index_reg_n_0_[3]
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.105     5.829 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.144     5.972    U_trigger/state0_carry_i_3_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.390 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.390    U_trigger/state0_carry_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.488 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.488    U_trigger/state0_carry__0_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.586 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.586    U_trigger/state0_carry__1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.684 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.657     7.341    U_trigger/state0_carry__2_n_0
    SLICE_X12Y12         LUT5 (Prop_lut5_I3_O)        0.105     7.446 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.399     7.845    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X12Y14         FDRE                                         r  U_trigger/trigger_width_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.263     8.204    U_trigger/clk_out1
    SLICE_X12Y14         FDRE                                         r  U_trigger/trigger_width_reg[10]/C
                         clock pessimism              0.224     8.429    
                         clock uncertainty           -0.069     8.359    
    SLICE_X12Y14         FDRE (Setup_fdre_C_CE)      -0.168     8.191    U_trigger/trigger_width_reg[10]
  -------------------------------------------------------------------
                         required time                          8.191    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 1.355ns (40.230%)  route 2.013ns (59.770%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 8.204 - 4.000 ) 
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.377     4.477    U_trigger/clk_out1
    SLICE_X10Y9          FDRE                                         r  U_trigger/trigger_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.433     4.910 f  U_trigger/trigger_index_reg[3]/Q
                         net (fo=3, routed)           0.814     5.724    U_trigger/trigger_index_reg_n_0_[3]
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.105     5.829 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.144     5.972    U_trigger/state0_carry_i_3_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.390 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.390    U_trigger/state0_carry_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.488 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.488    U_trigger/state0_carry__0_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.586 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.586    U_trigger/state0_carry__1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.684 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.657     7.341    U_trigger/state0_carry__2_n_0
    SLICE_X12Y12         LUT5 (Prop_lut5_I3_O)        0.105     7.446 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.399     7.845    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X12Y14         FDRE                                         r  U_trigger/trigger_width_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.263     8.204    U_trigger/clk_out1
    SLICE_X12Y14         FDRE                                         r  U_trigger/trigger_width_reg[2]/C
                         clock pessimism              0.224     8.429    
                         clock uncertainty           -0.069     8.359    
    SLICE_X12Y14         FDRE (Setup_fdre_C_CE)      -0.168     8.191    U_trigger/trigger_width_reg[2]
  -------------------------------------------------------------------
                         required time                          8.191    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 1.355ns (40.230%)  route 2.013ns (59.770%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 8.204 - 4.000 ) 
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.377     4.477    U_trigger/clk_out1
    SLICE_X10Y9          FDRE                                         r  U_trigger/trigger_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.433     4.910 f  U_trigger/trigger_index_reg[3]/Q
                         net (fo=3, routed)           0.814     5.724    U_trigger/trigger_index_reg_n_0_[3]
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.105     5.829 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.144     5.972    U_trigger/state0_carry_i_3_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.390 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.390    U_trigger/state0_carry_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.488 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.488    U_trigger/state0_carry__0_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.586 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.586    U_trigger/state0_carry__1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.684 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.657     7.341    U_trigger/state0_carry__2_n_0
    SLICE_X12Y12         LUT5 (Prop_lut5_I3_O)        0.105     7.446 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.399     7.845    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X12Y14         FDRE                                         r  U_trigger/trigger_width_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.263     8.204    U_trigger/clk_out1
    SLICE_X12Y14         FDRE                                         r  U_trigger/trigger_width_reg[8]/C
                         clock pessimism              0.224     8.429    
                         clock uncertainty           -0.069     8.359    
    SLICE_X12Y14         FDRE (Setup_fdre_C_CE)      -0.168     8.191    U_trigger/trigger_width_reg[8]
  -------------------------------------------------------------------
                         required time                          8.191    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 1.436ns (44.557%)  route 1.787ns (55.443%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 8.198 - 4.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.374     4.474    U_trigger/clk_out1
    SLICE_X16Y9          FDRE                                         r  U_trigger/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.379     4.853 r  U_trigger/delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.797     5.650    U_trigger/delay_counter[3]
    SLICE_X18Y10         LUT4 (Prop_lut4_I1_O)        0.105     5.755 r  U_trigger/state2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.755    U_trigger/state2_carry_i_7_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.199 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.199    U_trigger/state2_carry_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.299 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.299    U_trigger/state2_carry__0_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.430 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=22, routed)          0.344     6.773    U_trigger/state22_in
    SLICE_X19Y12         LUT5 (Prop_lut5_I3_O)        0.277     7.050 r  U_trigger/trigger_delay[19]_i_1/O
                         net (fo=20, routed)          0.646     7.696    U_trigger/trigger_delay[19]_i_1_n_0
    SLICE_X23Y11         FDRE                                         r  U_trigger/trigger_delay_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.257     8.198    U_trigger/clk_out1
    SLICE_X23Y11         FDRE                                         r  U_trigger/trigger_delay_reg[9]/C
                         clock pessimism              0.164     8.363    
                         clock uncertainty           -0.069     8.293    
    SLICE_X23Y11         FDRE (Setup_fdre_C_CE)      -0.168     8.125    U_trigger/trigger_delay_reg[9]
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 1.355ns (41.369%)  route 1.920ns (58.631%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 8.206 - 4.000 ) 
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.377     4.477    U_trigger/clk_out1
    SLICE_X10Y9          FDRE                                         r  U_trigger/trigger_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.433     4.910 f  U_trigger/trigger_index_reg[3]/Q
                         net (fo=3, routed)           0.814     5.724    U_trigger/trigger_index_reg_n_0_[3]
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.105     5.829 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.144     5.972    U_trigger/state0_carry_i_3_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.390 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.390    U_trigger/state0_carry_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.488 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.488    U_trigger/state0_carry__0_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.586 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.586    U_trigger/state0_carry__1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.684 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.657     7.341    U_trigger/state0_carry__2_n_0
    SLICE_X12Y12         LUT5 (Prop_lut5_I3_O)        0.105     7.446 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.306     7.752    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X12Y12         FDRE                                         r  U_trigger/trigger_width_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.265     8.206    U_trigger/clk_out1
    SLICE_X12Y12         FDRE                                         r  U_trigger/trigger_width_reg[15]/C
                         clock pessimism              0.224     8.431    
                         clock uncertainty           -0.069     8.361    
    SLICE_X12Y12         FDRE (Setup_fdre_C_CE)      -0.168     8.193    U_trigger/trigger_width_reg[15]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 1.355ns (41.369%)  route 1.920ns (58.631%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 8.206 - 4.000 ) 
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.377     4.477    U_trigger/clk_out1
    SLICE_X10Y9          FDRE                                         r  U_trigger/trigger_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.433     4.910 f  U_trigger/trigger_index_reg[3]/Q
                         net (fo=3, routed)           0.814     5.724    U_trigger/trigger_index_reg_n_0_[3]
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.105     5.829 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.144     5.972    U_trigger/state0_carry_i_3_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.390 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.390    U_trigger/state0_carry_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.488 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.488    U_trigger/state0_carry__0_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.586 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.586    U_trigger/state0_carry__1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.684 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.657     7.341    U_trigger/state0_carry__2_n_0
    SLICE_X12Y12         LUT5 (Prop_lut5_I3_O)        0.105     7.446 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.306     7.752    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X12Y12         FDRE                                         r  U_trigger/trigger_width_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.265     8.206    U_trigger/clk_out1
    SLICE_X12Y12         FDRE                                         r  U_trigger/trigger_width_reg[3]/C
                         clock pessimism              0.224     8.431    
                         clock uncertainty           -0.069     8.361    
    SLICE_X12Y12         FDRE (Setup_fdre_C_CE)      -0.168     8.193    U_trigger/trigger_width_reg[3]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                  0.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_pattern_matcher/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_pattern_matcher/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.566     1.425    U_pattern_matcher/CLK
    SLICE_X1Y14          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  U_pattern_matcher/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.621    U_pattern_matcher/arm_pipe[0]
    SLICE_X1Y14          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.834     1.936    U_pattern_matcher/CLK
    SLICE_X1Y14          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/C
                         clock pessimism             -0.511     1.425    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.075     1.500    U_pattern_matcher/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.272ns (55.353%)  route 0.219ns (44.647%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.563     1.422    U_trigger/clk_out1
    SLICE_X17Y6          FDRE                                         r  U_trigger/trigger_delay_r_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDRE (Prop_fdre_C_Q)         0.128     1.550 r  U_trigger/trigger_delay_r_reg[4][5]/Q
                         net (fo=1, routed)           0.051     1.601    U_trigger/trigger_delay_r[4]__0[5]
    SLICE_X17Y6          LUT6 (Prop_lut6_I0_O)        0.099     1.700 r  U_trigger/trigger_delay[5]_i_3/O
                         net (fo=1, routed)           0.168     1.868    U_trigger/trigger_delay[5]_i_3_n_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.913 r  U_trigger/trigger_delay[5]_i_1/O
                         net (fo=1, routed)           0.000     1.913    U_trigger/trigger_delay[5]_i_1_n_0
    SLICE_X19Y8          FDRE                                         r  U_trigger/trigger_delay_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.830     1.932    U_trigger/clk_out1
    SLICE_X19Y8          FDRE                                         r  U_trigger/trigger_delay_reg[5]/C
                         clock pessimism             -0.248     1.684    
    SLICE_X19Y8          FDRE (Hold_fdre_C_D)         0.092     1.776    U_trigger/trigger_delay_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/dst_req_r_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/dst_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.559     1.418    U_trigger/U_match_cdc/clk_out1
    SLICE_X27Y17         FDRE                                         r  U_trigger/U_match_cdc/dst_req_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.141     1.559 f  U_trigger/U_match_cdc/dst_req_r_reg/Q
                         net (fo=1, routed)           0.086     1.645    U_trigger/U_match_cdc/dst_req_r
    SLICE_X26Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.690 r  U_trigger/U_match_cdc/dst_pulse_i_1__1/O
                         net (fo=1, routed)           0.000     1.690    U_trigger/U_match_cdc/dst_pulse0
    SLICE_X26Y17         FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.826     1.928    U_trigger/U_match_cdc/clk_out1
    SLICE_X26Y17         FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/C
                         clock pessimism             -0.497     1.431    
    SLICE_X26Y17         FDRE (Hold_fdre_C_D)         0.120     1.551    U_trigger/U_match_cdc/dst_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_trigger/trigger_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.246ns (45.799%)  route 0.291ns (54.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.564     1.423    U_trigger/clk_out1
    SLICE_X10Y10         FDRE                                         r  U_trigger/trigger_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.148     1.571 r  U_trigger/trigger_index_reg[2]/Q
                         net (fo=41, routed)          0.291     1.862    U_trigger/trigger_index_reg_n_0_[2]
    SLICE_X19Y10         LUT6 (Prop_lut6_I4_O)        0.098     1.960 r  U_trigger/trigger_delay[0]_i_1/O
                         net (fo=1, routed)           0.000     1.960    U_trigger/trigger_delay[0]_i_1_n_0
    SLICE_X19Y10         FDRE                                         r  U_trigger/trigger_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.829     1.931    U_trigger/clk_out1
    SLICE_X19Y10         FDRE                                         r  U_trigger/trigger_delay_reg[0]/C
                         clock pessimism             -0.248     1.683    
    SLICE_X19Y10         FDRE (Hold_fdre_C_D)         0.092     1.775    U_trigger/trigger_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_trigger/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.246ns (43.959%)  route 0.314ns (56.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.562     1.421    U_trigger/clk_out1
    SLICE_X14Y12         FDRE                                         r  U_trigger/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.148     1.569 r  U_trigger/FSM_onehot_state_reg[1]/Q
                         net (fo=63, routed)          0.314     1.882    U_trigger/FSM_onehot_state_reg_n_0_[1]
    SLICE_X19Y12         LUT6 (Prop_lut6_I3_O)        0.098     1.980 r  U_trigger/delay_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.980    U_trigger/delay_counter[8]_i_1_n_0
    SLICE_X19Y12         FDRE                                         r  U_trigger/delay_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.827     1.929    U_trigger/clk_out1
    SLICE_X19Y12         FDRE                                         r  U_trigger/delay_counter_reg[8]/C
                         clock pessimism             -0.248     1.681    
    SLICE_X19Y12         FDRE (Hold_fdre_C_D)         0.092     1.773    U_trigger/delay_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[5][13]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.231ns (39.959%)  route 0.347ns (60.041%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.563     1.422    U_trigger/clk_out1
    SLICE_X16Y4          FDRE                                         r  U_trigger/trigger_delay_r_reg[5][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  U_trigger/trigger_delay_r_reg[5][13]/Q
                         net (fo=1, routed)           0.166     1.729    U_trigger/trigger_delay_r[5]__0[13]
    SLICE_X16Y4          LUT6 (Prop_lut6_I5_O)        0.045     1.774 r  U_trigger/trigger_delay[13]_i_2/O
                         net (fo=1, routed)           0.181     1.955    U_trigger/trigger_delay[13]_i_2_n_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I3_O)        0.045     2.000 r  U_trigger/trigger_delay[13]_i_1/O
                         net (fo=1, routed)           0.000     2.000    U_trigger/trigger_delay[13]_i_1_n_0
    SLICE_X19Y8          FDRE                                         r  U_trigger/trigger_delay_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.830     1.932    U_trigger/clk_out1
    SLICE_X19Y8          FDRE                                         r  U_trigger/trigger_delay_reg[13]/C
                         clock pessimism             -0.248     1.684    
    SLICE_X19Y8          FDRE (Hold_fdre_C_D)         0.091     1.775    U_trigger/trigger_delay_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_pattern_matcher/arm_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_pattern_matcher/arm_r_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.566     1.425    U_pattern_matcher/CLK
    SLICE_X1Y14          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.128     1.553 r  U_pattern_matcher/arm_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     1.669    U_pattern_matcher/arm_pipe[1]
    SLICE_X1Y14          FDRE                                         r  U_pattern_matcher/arm_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.834     1.936    U_pattern_matcher/CLK
    SLICE_X1Y14          FDRE                                         r  U_pattern_matcher/arm_r_reg/C
                         clock pessimism             -0.511     1.425    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.012     1.437    U_pattern_matcher/arm_r_reg
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_trigger/trigger_enable_r_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.185ns (28.559%)  route 0.463ns (71.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.557     1.416    U_trigger/clk_out1
    SLICE_X19Y16         FDRE                                         r  U_trigger/trigger_enable_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  U_trigger/trigger_enable_r_reg/Q
                         net (fo=4, routed)           0.463     2.020    U_trigger/U_match_cdc/out
    SLICE_X14Y12         LUT5 (Prop_lut5_I1_O)        0.044     2.064 r  U_trigger/U_match_cdc/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.064    U_trigger/U_match_cdc_n_2
    SLICE_X14Y12         FDRE                                         r  U_trigger/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.831     1.933    U_trigger/clk_out1
    SLICE_X14Y12         FDRE                                         r  U_trigger/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.248     1.685    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.131     1.816    U_trigger/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U_trigger/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.119%)  route 0.404ns (65.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.562     1.421    U_trigger/clk_out1
    SLICE_X14Y12         FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDSE (Prop_fdse_C_Q)         0.164     1.585 r  U_trigger/FSM_onehot_state_reg[0]/Q
                         net (fo=44, routed)          0.404     1.988    U_trigger/FSM_onehot_state_reg_n_0_[0]
    SLICE_X19Y11         LUT6 (Prop_lut6_I1_O)        0.045     2.033 r  U_trigger/trigger_delay[2]_i_1/O
                         net (fo=1, routed)           0.000     2.033    U_trigger/trigger_delay[2]_i_1_n_0
    SLICE_X19Y11         FDRE                                         r  U_trigger/trigger_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.829     1.931    U_trigger/clk_out1
    SLICE_X19Y11         FDRE                                         r  U_trigger/trigger_delay_reg[2]/C
                         clock pessimism             -0.248     1.683    
    SLICE_X19Y11         FDRE (Hold_fdre_C_D)         0.092     1.775    U_trigger/trigger_delay_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_trigger/trigger_enable_r_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.669%)  route 0.463ns (71.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.557     1.416    U_trigger/clk_out1
    SLICE_X19Y16         FDRE                                         r  U_trigger/trigger_enable_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.141     1.557 f  U_trigger/trigger_enable_r_reg/Q
                         net (fo=4, routed)           0.463     2.020    U_trigger/U_match_cdc/out
    SLICE_X14Y12         LUT5 (Prop_lut5_I2_O)        0.045     2.065 r  U_trigger/U_match_cdc/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.065    U_trigger/U_match_cdc_n_3
    SLICE_X14Y12         FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.831     1.933    U_trigger/clk_out1
    SLICE_X14Y12         FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.248     1.685    
    SLICE_X14Y12         FDSE (Hold_fdse_C_D)         0.120     1.805    U_trigger/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         trigger_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y2    U_trigger_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X1Y14      U_pattern_matcher/arm_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X1Y14      U_pattern_matcher/arm_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X1Y14      U_pattern_matcher/arm_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X9Y45      U_pattern_matcher/mask_r_reg[403]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X9Y45      U_pattern_matcher/mask_r_reg[404]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X16Y45     U_pattern_matcher/mask_r_reg[405]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X10Y46     U_pattern_matcher/mask_r_reg[406]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X10Y46     U_pattern_matcher/mask_r_reg[407]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y38     U_pattern_matcher/pattern_r_reg[244]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y38     U_pattern_matcher/pattern_r_reg[245]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X28Y27     U_pattern_matcher/pattern_r_reg[283]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X28Y27     U_pattern_matcher/pattern_r_reg[284]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X3Y33      U_pattern_matcher/mask_r_reg[79]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X20Y31     U_pattern_matcher/pattern_r_reg[295]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X20Y31     U_pattern_matcher/pattern_r_reg[296]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X21Y31     U_pattern_matcher/pattern_r_reg[304]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X21Y31     U_pattern_matcher/pattern_r_reg[305]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y13      U_trigger/trigger_width_r_reg[2][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y45      U_pattern_matcher/mask_r_reg[403]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y45      U_pattern_matcher/mask_r_reg[404]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X10Y46     U_pattern_matcher/mask_r_reg[406]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X10Y46     U_pattern_matcher/mask_r_reg[407]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X11Y45     U_pattern_matcher/mask_r_reg[418]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X19Y14     U_trigger/trigger_delay_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X11Y45     U_pattern_matcher/mask_r_reg[419]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X10Y47     U_pattern_matcher/mask_r_reg[421]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X10Y47     U_pattern_matcher/mask_r_reg[422]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y26     U_pattern_matcher/pattern_r_reg[187]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[358]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.175ns  (logic 0.538ns (6.581%)  route 7.637ns (93.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 14.291 - 10.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.437     4.618    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y6          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.433     5.051 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=120, routed)         6.997    12.048    U_usb_reg_main/reg_bytecnt_reg[3]_0[6]
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105    12.153 r  U_usb_reg_main/reg_pattern[358]_i_1/O
                         net (fo=2, routed)           0.640    12.793    U_reg_usb/reg_pattern_reg[511]_1[353]
    SLICE_X12Y42         FDRE                                         r  U_reg_usb/reg_pattern_reg[358]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.268    14.291    U_reg_usb/clk_usb_buf
    SLICE_X12Y42         FDRE                                         r  U_reg_usb/reg_pattern_reg[358]/C
                         clock pessimism              0.164    14.455    
                         clock uncertainty           -0.035    14.420    
    SLICE_X12Y42         FDRE (Setup_fdre_C_D)       -0.042    14.378    U_reg_usb/reg_pattern_reg[358]
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                         -12.793    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[422]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.831ns  (logic 0.552ns (7.049%)  route 7.279ns (92.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 14.291 - 10.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.437     4.618    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y6          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.433     5.051 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=120, routed)         6.997    12.048    U_usb_reg_main/reg_bytecnt_reg[3]_0[6]
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.119    12.167 r  U_usb_reg_main/reg_pattern[422]_i_1/O
                         net (fo=2, routed)           0.282    12.449    U_reg_usb/reg_pattern_reg[511]_1[417]
    SLICE_X13Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[422]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.268    14.291    U_reg_usb/clk_usb_buf
    SLICE_X13Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[422]/C
                         clock pessimism              0.164    14.455    
                         clock uncertainty           -0.035    14.420    
    SLICE_X13Y45         FDRE (Setup_fdre_C_D)       -0.189    14.231    U_reg_usb/reg_pattern_mask_reg[422]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                         -12.449    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[422]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 0.552ns (7.058%)  route 7.269ns (92.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 14.291 - 10.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.437     4.618    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y6          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.433     5.051 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=120, routed)         6.997    12.048    U_usb_reg_main/reg_bytecnt_reg[3]_0[6]
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.119    12.167 r  U_usb_reg_main/reg_pattern[422]_i_1/O
                         net (fo=2, routed)           0.271    12.439    U_reg_usb/reg_pattern_reg[511]_1[417]
    SLICE_X13Y44         FDRE                                         r  U_reg_usb/reg_pattern_reg[422]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.268    14.291    U_reg_usb/clk_usb_buf
    SLICE_X13Y44         FDRE                                         r  U_reg_usb/reg_pattern_reg[422]/C
                         clock pessimism              0.164    14.455    
                         clock uncertainty           -0.035    14.420    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)       -0.189    14.231    U_reg_usb/reg_pattern_reg[422]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[358]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 0.538ns (6.774%)  route 7.404ns (93.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.437     4.618    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y6          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.433     5.051 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=120, routed)         6.997    12.048    U_usb_reg_main/reg_bytecnt_reg[3]_0[6]
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105    12.153 r  U_usb_reg_main/reg_pattern[358]_i_1/O
                         net (fo=2, routed)           0.407    12.560    U_reg_usb/reg_pattern_reg[511]_1[353]
    SLICE_X8Y42          FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[358]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.270    14.293    U_reg_usb/clk_usb_buf
    SLICE_X8Y42          FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[358]/C
                         clock pessimism              0.164    14.457    
                         clock uncertainty           -0.035    14.422    
    SLICE_X8Y42          FDRE (Setup_fdre_C_D)       -0.047    14.375    U_reg_usb/reg_pattern_mask_reg[358]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[390]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 0.552ns (7.251%)  route 7.060ns (92.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.437     4.618    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y6          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.433     5.051 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=120, routed)         6.636    11.687    U_usb_reg_main/reg_bytecnt_reg[3]_0[6]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.119    11.806 r  U_usb_reg_main/reg_pattern[390]_i_1/O
                         net (fo=2, routed)           0.425    12.231    U_reg_usb/reg_pattern_reg[511]_1[385]
    SLICE_X5Y45          FDRE                                         r  U_reg_usb/reg_pattern_reg[390]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.271    14.294    U_reg_usb/clk_usb_buf
    SLICE_X5Y45          FDRE                                         r  U_reg_usb/reg_pattern_reg[390]/C
                         clock pessimism              0.164    14.458    
                         clock uncertainty           -0.035    14.423    
    SLICE_X5Y45          FDRE (Setup_fdre_C_D)       -0.212    14.211    U_reg_usb/reg_pattern_reg[390]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -12.231    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[390]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 0.552ns (7.283%)  route 7.028ns (92.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.437     4.618    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y6          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.433     5.051 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=120, routed)         6.636    11.687    U_usb_reg_main/reg_bytecnt_reg[3]_0[6]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.119    11.806 r  U_usb_reg_main/reg_pattern[390]_i_1/O
                         net (fo=2, routed)           0.392    12.198    U_reg_usb/reg_pattern_reg[511]_1[385]
    SLICE_X5Y46          FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[390]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.271    14.294    U_reg_usb/clk_usb_buf
    SLICE_X5Y46          FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[390]/C
                         clock pessimism              0.164    14.458    
                         clock uncertainty           -0.035    14.423    
    SLICE_X5Y46          FDRE (Setup_fdre_C_D)       -0.212    14.211    U_reg_usb/reg_pattern_mask_reg[390]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -12.198    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[462]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 0.558ns (7.287%)  route 7.099ns (92.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.437     4.618    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y6          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.433     5.051 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=120, routed)         6.273    11.324    U_usb_reg_main/reg_bytecnt_reg[3]_0[6]
    SLICE_X28Y40         LUT3 (Prop_lut3_I1_O)        0.125    11.449 r  U_usb_reg_main/reg_pattern[462]_i_1/O
                         net (fo=2, routed)           0.826    12.275    U_reg_usb/reg_pattern_reg[511]_1[457]
    SLICE_X24Y44         FDRE                                         r  U_reg_usb/reg_pattern_reg[462]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.261    14.284    U_reg_usb/clk_usb_buf
    SLICE_X24Y44         FDRE                                         r  U_reg_usb/reg_pattern_reg[462]/C
                         clock pessimism              0.224    14.508    
                         clock uncertainty           -0.035    14.473    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)       -0.171    14.302    U_reg_usb/reg_pattern_reg[462]
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                         -12.275    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[414]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 0.559ns (7.448%)  route 6.946ns (92.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 14.287 - 10.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.437     4.618    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y6          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.433     5.051 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=120, routed)         6.082    11.133    U_usb_reg_main/reg_bytecnt_reg[3]_0[6]
    SLICE_X15Y41         LUT3 (Prop_lut3_I1_O)        0.126    11.259 r  U_usb_reg_main/reg_pattern[414]_i_1/O
                         net (fo=2, routed)           0.864    12.123    U_reg_usb/reg_pattern_reg[511]_1[409]
    SLICE_X16Y47         FDRE                                         r  U_reg_usb/reg_pattern_reg[414]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.264    14.287    U_reg_usb/clk_usb_buf
    SLICE_X16Y47         FDRE                                         r  U_reg_usb/reg_pattern_reg[414]/C
                         clock pessimism              0.164    14.451    
                         clock uncertainty           -0.035    14.416    
    SLICE_X16Y47         FDRE (Setup_fdre_C_D)       -0.214    14.202    U_reg_usb/reg_pattern_reg[414]
  -------------------------------------------------------------------
                         required time                         14.202    
                         arrival time                         -12.123    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[134]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.613ns  (logic 0.538ns (7.066%)  route 7.075ns (92.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.437     4.618    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y6          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.433     5.051 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=120, routed)         6.636    11.687    U_usb_reg_main/reg_bytecnt_reg[3]_0[6]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.105    11.792 r  U_usb_reg_main/reg_pattern[134]_i_1/O
                         net (fo=2, routed)           0.440    12.232    U_reg_usb/reg_pattern_reg[511]_1[129]
    SLICE_X5Y43          FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.271    14.294    U_reg_usb/clk_usb_buf
    SLICE_X5Y43          FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[134]/C
                         clock pessimism              0.164    14.458    
                         clock uncertainty           -0.035    14.423    
    SLICE_X5Y43          FDRE (Setup_fdre_C_D)       -0.042    14.381    U_reg_usb/reg_pattern_mask_reg[134]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -12.232    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[438]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 0.554ns (7.419%)  route 6.913ns (92.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.437     4.618    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y6          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.433     5.051 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=120, routed)         6.282    11.333    U_usb_reg_main/reg_bytecnt_reg[3]_0[6]
    SLICE_X19Y46         LUT3 (Prop_lut3_I1_O)        0.121    11.454 r  U_usb_reg_main/reg_pattern[438]_i_1/O
                         net (fo=2, routed)           0.631    12.085    U_reg_usb/reg_pattern_reg[511]_1[433]
    SLICE_X21Y46         FDRE                                         r  U_reg_usb/reg_pattern_reg[438]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.255    14.278    U_reg_usb/clk_usb_buf
    SLICE_X21Y46         FDRE                                         r  U_reg_usb/reg_pattern_reg[438]/C
                         clock pessimism              0.224    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X21Y46         FDRE (Setup_fdre_C_D)       -0.205    14.262    U_reg_usb/reg_pattern_reg[438]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                  2.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[192]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 1.329ns (50.641%)  route 1.296ns (49.359%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.296     4.625    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X29Y35         FDRE                                         r  U_reg_usb/reg_pattern_reg[192]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.363     4.544    U_reg_usb/clk_usb_buf
    SLICE_X29Y35         FDRE                                         r  U_reg_usb/reg_pattern_reg[192]/C
                         clock pessimism              0.000     4.544    
                         clock uncertainty            0.035     4.579    
    SLICE_X29Y35         FDRE (Hold_fdre_C_R)        -0.022     4.557    U_reg_usb/reg_pattern_reg[192]
  -------------------------------------------------------------------
                         required time                         -4.557    
                         arrival time                           4.625    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[195]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 1.329ns (50.641%)  route 1.296ns (49.359%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.296     4.625    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X29Y35         FDRE                                         r  U_reg_usb/reg_pattern_reg[195]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.363     4.544    U_reg_usb/clk_usb_buf
    SLICE_X29Y35         FDRE                                         r  U_reg_usb/reg_pattern_reg[195]/C
                         clock pessimism              0.000     4.544    
                         clock uncertainty            0.035     4.579    
    SLICE_X29Y35         FDRE (Hold_fdre_C_R)        -0.022     4.557    U_reg_usb/reg_pattern_reg[195]
  -------------------------------------------------------------------
                         required time                         -4.557    
                         arrival time                           4.625    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[153]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 1.329ns (50.587%)  route 1.299ns (49.413%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.299     4.628    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X31Y33         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[153]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.362     4.543    U_reg_usb/clk_usb_buf
    SLICE_X31Y33         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[153]/C
                         clock pessimism              0.000     4.543    
                         clock uncertainty            0.035     4.578    
    SLICE_X31Y33         FDRE (Hold_fdre_C_R)        -0.022     4.556    U_reg_usb/reg_pattern_mask_reg[153]
  -------------------------------------------------------------------
                         required time                         -4.556    
                         arrival time                           4.628    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[159]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 1.329ns (50.587%)  route 1.299ns (49.413%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.299     4.628    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X31Y33         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[159]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.362     4.543    U_reg_usb/clk_usb_buf
    SLICE_X31Y33         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[159]/C
                         clock pessimism              0.000     4.543    
                         clock uncertainty            0.035     4.578    
    SLICE_X31Y33         FDRE (Hold_fdre_C_R)        -0.022     4.556    U_reg_usb/reg_pattern_mask_reg[159]
  -------------------------------------------------------------------
                         required time                         -4.556    
                         arrival time                           4.628    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[184]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 1.329ns (49.261%)  route 1.369ns (50.739%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.369     4.699    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X32Y35         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[184]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.429     4.610    U_reg_usb/clk_usb_buf
    SLICE_X32Y35         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[184]/C
                         clock pessimism              0.000     4.610    
                         clock uncertainty            0.035     4.645    
    SLICE_X32Y35         FDRE (Hold_fdre_C_R)        -0.022     4.623    U_reg_usb/reg_pattern_mask_reg[184]
  -------------------------------------------------------------------
                         required time                         -4.623    
                         arrival time                           4.699    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[191]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 1.329ns (49.261%)  route 1.369ns (50.739%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.369     4.699    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X32Y35         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[191]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.429     4.610    U_reg_usb/clk_usb_buf
    SLICE_X32Y35         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[191]/C
                         clock pessimism              0.000     4.610    
                         clock uncertainty            0.035     4.645    
    SLICE_X32Y35         FDRE (Hold_fdre_C_R)        -0.022     4.623    U_reg_usb/reg_pattern_mask_reg[191]
  -------------------------------------------------------------------
                         required time                         -4.623    
                         arrival time                           4.699    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[232]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 1.329ns (48.848%)  route 1.392ns (51.152%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.392     4.722    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X35Y39         FDRE                                         r  U_reg_usb/reg_pattern_reg[232]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.433     4.614    U_reg_usb/clk_usb_buf
    SLICE_X35Y39         FDRE                                         r  U_reg_usb/reg_pattern_reg[232]/C
                         clock pessimism              0.000     4.614    
                         clock uncertainty            0.035     4.649    
    SLICE_X35Y39         FDRE (Hold_fdre_C_R)        -0.022     4.627    U_reg_usb/reg_pattern_reg[232]
  -------------------------------------------------------------------
                         required time                         -4.627    
                         arrival time                           4.722    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[236]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 1.329ns (48.848%)  route 1.392ns (51.152%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.392     4.722    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X35Y39         FDRE                                         r  U_reg_usb/reg_pattern_reg[236]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.433     4.614    U_reg_usb/clk_usb_buf
    SLICE_X35Y39         FDRE                                         r  U_reg_usb/reg_pattern_reg[236]/C
                         clock pessimism              0.000     4.614    
                         clock uncertainty            0.035     4.649    
    SLICE_X35Y39         FDRE (Hold_fdre_C_R)        -0.022     4.627    U_reg_usb/reg_pattern_reg[236]
  -------------------------------------------------------------------
                         required time                         -4.627    
                         arrival time                           4.722    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[237]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 1.329ns (48.848%)  route 1.392ns (51.152%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.392     4.722    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X35Y39         FDRE                                         r  U_reg_usb/reg_pattern_reg[237]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.433     4.614    U_reg_usb/clk_usb_buf
    SLICE_X35Y39         FDRE                                         r  U_reg_usb/reg_pattern_reg[237]/C
                         clock pessimism              0.000     4.614    
                         clock uncertainty            0.035     4.649    
    SLICE_X35Y39         FDRE (Hold_fdre_C_R)        -0.022     4.627    U_reg_usb/reg_pattern_reg[237]
  -------------------------------------------------------------------
                         required time                         -4.627    
                         arrival time                           4.722    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[239]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 1.329ns (48.848%)  route 1.392ns (51.152%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.392     4.722    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X35Y39         FDRE                                         r  U_reg_usb/reg_pattern_reg[239]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1645, routed)        1.433     4.614    U_reg_usb/clk_usb_buf
    SLICE_X35Y39         FDRE                                         r  U_reg_usb/reg_pattern_reg[239]/C
                         clock pessimism              0.000     4.614    
                         clock uncertainty            0.035     4.649    
    SLICE_X35Y39         FDRE (Hold_fdre_C_R)        -0.022     4.627    U_reg_usb/reg_pattern_reg[239]
  -------------------------------------------------------------------
                         required time                         -4.627    
                         arrival time                           4.722    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     MMCME2_ADV/PSCLK  n/a            1.999         10.000      8.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    clk_usb_buf_BUFG_inst/I
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X30Y18     U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gunf.gunf2.UNDERFLOW_reg/C
Low Pulse Width   Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X30Y18     U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gunf.gunf2.UNDERFLOW_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y18     U_fifo/fifo_underflow_sticky_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X25Y32     U_reg_usb/reg_pattern_reg[256]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X24Y30     U_reg_usb/reg_pattern_reg[257]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X25Y32     U_reg_usb/reg_pattern_reg[258]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X25Y32     U_reg_usb/reg_pattern_reg[259]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X25Y32     U_reg_usb/reg_pattern_reg[260]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X25Y32     U_reg_usb/reg_pattern_reg[261]/C
High Pulse Width  Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y43     U_reg_usb/reg_pattern_reg[250]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y43     U_reg_usb/reg_pattern_reg[251]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y43     U_reg_usb/reg_pattern_reg[252]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y43     U_reg_usb/reg_pattern_reg[253]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X17Y43     U_reg_usb/reg_pattern_mask_reg[392]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X17Y43     U_reg_usb/reg_pattern_mask_reg[393]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X17Y43     U_reg_usb/reg_pattern_mask_reg[394]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X17Y43     U_reg_usb/reg_pattern_mask_reg[395]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.897ns  (required time - arrival time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.348ns (56.939%)  route 0.263ns (43.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.435     4.535    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X33Y6          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDPE (Prop_fdpe_C_Q)         0.348     4.883 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.263     5.146    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X33Y7          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X33Y7          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.239    20.508    
                         clock uncertainty           -0.035    20.472    
    SLICE_X33Y7          FDPE (Recov_fdpe_C_PRE)     -0.429    20.043    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         20.043    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                 14.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.593     1.452    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X33Y6          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDPE (Prop_fdpe_C_Q)         0.128     1.580 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.116     1.696    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X33Y7          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.862     1.964    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X33Y7          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.497     1.467    
    SLICE_X33Y7          FDPE (Remov_fdpe_C_PRE)     -0.149     1.318    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.378    





