
ese_motors_encoders.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a134  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b4  0800a308  0800a308  0001a308  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a8bc  0800a8bc  000201fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a8bc  0800a8bc  0001a8bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a8c4  0800a8c4  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a8c4  0800a8c4  0001a8c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a8c8  0800a8c8  0001a8c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800a8cc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000530  20000200  0800aac8  00020200  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000730  0800aac8  00020730  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fe6e  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b1d  00000000  00000000  0004009a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001090  00000000  00000000  00043bb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f28  00000000  00000000  00044c48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000264e3  00000000  00000000  00045b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016c72  00000000  00000000  0006c053  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dff10  00000000  00000000  00082cc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00162bd5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005760  00000000  00000000  00162c28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000200 	.word	0x20000200
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a2ec 	.word	0x0800a2ec

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000204 	.word	0x20000204
 800020c:	0800a2ec 	.word	0x0800a2ec

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a4 	b.w	8001028 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468c      	mov	ip, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f040 8083 	bne.w	8000e7a <__udivmoddi4+0x116>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d947      	bls.n	8000e0a <__udivmoddi4+0xa6>
 8000d7a:	fab2 f282 	clz	r2, r2
 8000d7e:	b142      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	f1c2 0020 	rsb	r0, r2, #32
 8000d84:	fa24 f000 	lsr.w	r0, r4, r0
 8000d88:	4091      	lsls	r1, r2
 8000d8a:	4097      	lsls	r7, r2
 8000d8c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d90:	4094      	lsls	r4, r2
 8000d92:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d96:	0c23      	lsrs	r3, r4, #16
 8000d98:	fbbc f6f8 	udiv	r6, ip, r8
 8000d9c:	fa1f fe87 	uxth.w	lr, r7
 8000da0:	fb08 c116 	mls	r1, r8, r6, ip
 8000da4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dac:	4299      	cmp	r1, r3
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x60>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000db6:	f080 8119 	bcs.w	8000fec <__udivmoddi4+0x288>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 8116 	bls.w	8000fec <__udivmoddi4+0x288>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dcc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d909      	bls.n	8000df0 <__udivmoddi4+0x8c>
 8000ddc:	193c      	adds	r4, r7, r4
 8000dde:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de2:	f080 8105 	bcs.w	8000ff0 <__udivmoddi4+0x28c>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f240 8102 	bls.w	8000ff0 <__udivmoddi4+0x28c>
 8000dec:	3802      	subs	r0, #2
 8000dee:	443c      	add	r4, r7
 8000df0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df4:	eba4 040e 	sub.w	r4, r4, lr
 8000df8:	2600      	movs	r6, #0
 8000dfa:	b11d      	cbz	r5, 8000e04 <__udivmoddi4+0xa0>
 8000dfc:	40d4      	lsrs	r4, r2
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e9c5 4300 	strd	r4, r3, [r5]
 8000e04:	4631      	mov	r1, r6
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	b902      	cbnz	r2, 8000e0e <__udivmoddi4+0xaa>
 8000e0c:	deff      	udf	#255	; 0xff
 8000e0e:	fab2 f282 	clz	r2, r2
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	d150      	bne.n	8000eb8 <__udivmoddi4+0x154>
 8000e16:	1bcb      	subs	r3, r1, r7
 8000e18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1c:	fa1f f887 	uxth.w	r8, r7
 8000e20:	2601      	movs	r6, #1
 8000e22:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e26:	0c21      	lsrs	r1, r4, #16
 8000e28:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e30:	fb08 f30c 	mul.w	r3, r8, ip
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d907      	bls.n	8000e48 <__udivmoddi4+0xe4>
 8000e38:	1879      	adds	r1, r7, r1
 8000e3a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0xe2>
 8000e40:	428b      	cmp	r3, r1
 8000e42:	f200 80e9 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e46:	4684      	mov	ip, r0
 8000e48:	1ac9      	subs	r1, r1, r3
 8000e4a:	b2a3      	uxth	r3, r4
 8000e4c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e50:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e54:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e58:	fb08 f800 	mul.w	r8, r8, r0
 8000e5c:	45a0      	cmp	r8, r4
 8000e5e:	d907      	bls.n	8000e70 <__udivmoddi4+0x10c>
 8000e60:	193c      	adds	r4, r7, r4
 8000e62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x10a>
 8000e68:	45a0      	cmp	r8, r4
 8000e6a:	f200 80d9 	bhi.w	8001020 <__udivmoddi4+0x2bc>
 8000e6e:	4618      	mov	r0, r3
 8000e70:	eba4 0408 	sub.w	r4, r4, r8
 8000e74:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e78:	e7bf      	b.n	8000dfa <__udivmoddi4+0x96>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d909      	bls.n	8000e92 <__udivmoddi4+0x12e>
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	f000 80b1 	beq.w	8000fe6 <__udivmoddi4+0x282>
 8000e84:	2600      	movs	r6, #0
 8000e86:	e9c5 0100 	strd	r0, r1, [r5]
 8000e8a:	4630      	mov	r0, r6
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	fab3 f683 	clz	r6, r3
 8000e96:	2e00      	cmp	r6, #0
 8000e98:	d14a      	bne.n	8000f30 <__udivmoddi4+0x1cc>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d302      	bcc.n	8000ea4 <__udivmoddi4+0x140>
 8000e9e:	4282      	cmp	r2, r0
 8000ea0:	f200 80b8 	bhi.w	8001014 <__udivmoddi4+0x2b0>
 8000ea4:	1a84      	subs	r4, r0, r2
 8000ea6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eaa:	2001      	movs	r0, #1
 8000eac:	468c      	mov	ip, r1
 8000eae:	2d00      	cmp	r5, #0
 8000eb0:	d0a8      	beq.n	8000e04 <__udivmoddi4+0xa0>
 8000eb2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000eb6:	e7a5      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000eb8:	f1c2 0320 	rsb	r3, r2, #32
 8000ebc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ec0:	4097      	lsls	r7, r2
 8000ec2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ec6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eca:	40d9      	lsrs	r1, r3
 8000ecc:	4330      	orrs	r0, r6
 8000ece:	0c03      	lsrs	r3, r0, #16
 8000ed0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ed4:	fa1f f887 	uxth.w	r8, r7
 8000ed8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000edc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ee0:	fb06 f108 	mul.w	r1, r6, r8
 8000ee4:	4299      	cmp	r1, r3
 8000ee6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eea:	d909      	bls.n	8000f00 <__udivmoddi4+0x19c>
 8000eec:	18fb      	adds	r3, r7, r3
 8000eee:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ef2:	f080 808d 	bcs.w	8001010 <__udivmoddi4+0x2ac>
 8000ef6:	4299      	cmp	r1, r3
 8000ef8:	f240 808a 	bls.w	8001010 <__udivmoddi4+0x2ac>
 8000efc:	3e02      	subs	r6, #2
 8000efe:	443b      	add	r3, r7
 8000f00:	1a5b      	subs	r3, r3, r1
 8000f02:	b281      	uxth	r1, r0
 8000f04:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f08:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f10:	fb00 f308 	mul.w	r3, r0, r8
 8000f14:	428b      	cmp	r3, r1
 8000f16:	d907      	bls.n	8000f28 <__udivmoddi4+0x1c4>
 8000f18:	1879      	adds	r1, r7, r1
 8000f1a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f1e:	d273      	bcs.n	8001008 <__udivmoddi4+0x2a4>
 8000f20:	428b      	cmp	r3, r1
 8000f22:	d971      	bls.n	8001008 <__udivmoddi4+0x2a4>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4439      	add	r1, r7
 8000f28:	1acb      	subs	r3, r1, r3
 8000f2a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f2e:	e778      	b.n	8000e22 <__udivmoddi4+0xbe>
 8000f30:	f1c6 0c20 	rsb	ip, r6, #32
 8000f34:	fa03 f406 	lsl.w	r4, r3, r6
 8000f38:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f3c:	431c      	orrs	r4, r3
 8000f3e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f42:	fa01 f306 	lsl.w	r3, r1, r6
 8000f46:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f4a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f4e:	431f      	orrs	r7, r3
 8000f50:	0c3b      	lsrs	r3, r7, #16
 8000f52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f56:	fa1f f884 	uxth.w	r8, r4
 8000f5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f62:	fb09 fa08 	mul.w	sl, r9, r8
 8000f66:	458a      	cmp	sl, r1
 8000f68:	fa02 f206 	lsl.w	r2, r2, r6
 8000f6c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x220>
 8000f72:	1861      	adds	r1, r4, r1
 8000f74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f78:	d248      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000f7a:	458a      	cmp	sl, r1
 8000f7c:	d946      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000f7e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f82:	4421      	add	r1, r4
 8000f84:	eba1 010a 	sub.w	r1, r1, sl
 8000f88:	b2bf      	uxth	r7, r7
 8000f8a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f8e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f92:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f96:	fb00 f808 	mul.w	r8, r0, r8
 8000f9a:	45b8      	cmp	r8, r7
 8000f9c:	d907      	bls.n	8000fae <__udivmoddi4+0x24a>
 8000f9e:	19e7      	adds	r7, r4, r7
 8000fa0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fa4:	d22e      	bcs.n	8001004 <__udivmoddi4+0x2a0>
 8000fa6:	45b8      	cmp	r8, r7
 8000fa8:	d92c      	bls.n	8001004 <__udivmoddi4+0x2a0>
 8000faa:	3802      	subs	r0, #2
 8000fac:	4427      	add	r7, r4
 8000fae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fb2:	eba7 0708 	sub.w	r7, r7, r8
 8000fb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fba:	454f      	cmp	r7, r9
 8000fbc:	46c6      	mov	lr, r8
 8000fbe:	4649      	mov	r1, r9
 8000fc0:	d31a      	bcc.n	8000ff8 <__udivmoddi4+0x294>
 8000fc2:	d017      	beq.n	8000ff4 <__udivmoddi4+0x290>
 8000fc4:	b15d      	cbz	r5, 8000fde <__udivmoddi4+0x27a>
 8000fc6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fca:	eb67 0701 	sbc.w	r7, r7, r1
 8000fce:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fd2:	40f2      	lsrs	r2, r6
 8000fd4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fd8:	40f7      	lsrs	r7, r6
 8000fda:	e9c5 2700 	strd	r2, r7, [r5]
 8000fde:	2600      	movs	r6, #0
 8000fe0:	4631      	mov	r1, r6
 8000fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e70b      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e9      	b.n	8000dc4 <__udivmoddi4+0x60>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6fd      	b.n	8000df0 <__udivmoddi4+0x8c>
 8000ff4:	4543      	cmp	r3, r8
 8000ff6:	d2e5      	bcs.n	8000fc4 <__udivmoddi4+0x260>
 8000ff8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ffc:	eb69 0104 	sbc.w	r1, r9, r4
 8001000:	3801      	subs	r0, #1
 8001002:	e7df      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001004:	4608      	mov	r0, r1
 8001006:	e7d2      	b.n	8000fae <__udivmoddi4+0x24a>
 8001008:	4660      	mov	r0, ip
 800100a:	e78d      	b.n	8000f28 <__udivmoddi4+0x1c4>
 800100c:	4681      	mov	r9, r0
 800100e:	e7b9      	b.n	8000f84 <__udivmoddi4+0x220>
 8001010:	4666      	mov	r6, ip
 8001012:	e775      	b.n	8000f00 <__udivmoddi4+0x19c>
 8001014:	4630      	mov	r0, r6
 8001016:	e74a      	b.n	8000eae <__udivmoddi4+0x14a>
 8001018:	f1ac 0c02 	sub.w	ip, ip, #2
 800101c:	4439      	add	r1, r7
 800101e:	e713      	b.n	8000e48 <__udivmoddi4+0xe4>
 8001020:	3802      	subs	r0, #2
 8001022:	443c      	add	r4, r7
 8001024:	e724      	b.n	8000e70 <__udivmoddi4+0x10c>
 8001026:	bf00      	nop

08001028 <__aeabi_idiv0>:
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <Ctrl_Init_SetTimer>:
/*	@brief	Initialization of the motor control configuration structure with timer settings
 *	@param	Motor is a Ctrl_Struct structure
 *	@param 	htim is the TIM handle
 *	@retval 0
 */
uint8_t Ctrl_Init_SetTimer(Ctrl_Struct* Control, TIM_HandleTypeDef *htim){
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
	Control->Timer = htim;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	683a      	ldr	r2, [r7, #0]
 800103a:	601a      	str	r2, [r3, #0]

	HAL_TIM_Base_Start_IT(Control->Timer);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4618      	mov	r0, r3
 8001042:	f002 ff8d 	bl	8003f60 <HAL_TIM_Base_Start_IT>
	return 0;
 8001046:	2300      	movs	r3, #0
}
 8001048:	4618      	mov	r0, r3
 800104a:	3708      	adds	r7, #8
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}

08001050 <Ctrl_Set_Kp>:

uint8_t Ctrl_Set_Kp(float new_Kp){
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	ed87 0a01 	vstr	s0, [r7, #4]
	Kp = new_Kp;
 800105a:	4a05      	ldr	r2, [pc, #20]	; (8001070 <Ctrl_Set_Kp+0x20>)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	6013      	str	r3, [r2, #0]
	return 0;
 8001060:	2300      	movs	r3, #0
}
 8001062:	4618      	mov	r0, r3
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	20000008 	.word	0x20000008

08001074 <Ctrl_Set_Ki>:

uint8_t Ctrl_Set_Ki(float new_Ki){
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	ed87 0a01 	vstr	s0, [r7, #4]
	Ki = new_Ki;
 800107e:	4a05      	ldr	r2, [pc, #20]	; (8001094 <Ctrl_Set_Ki+0x20>)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6013      	str	r3, [r2, #0]
	return 0;
 8001084:	2300      	movs	r3, #0
}
 8001086:	4618      	mov	r0, r3
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	2000000c 	.word	0x2000000c

08001098 <Ctrl_Get_Kp>:

float Ctrl_Get_Kp(){
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
	return Kp;
 800109c:	4b04      	ldr	r3, [pc, #16]	; (80010b0 <Ctrl_Get_Kp+0x18>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	ee07 3a90 	vmov	s15, r3
}
 80010a4:	eeb0 0a67 	vmov.f32	s0, s15
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr
 80010b0:	20000008 	.word	0x20000008

080010b4 <Ctrl_Get_Ki>:

float Ctrl_Get_Ki(){
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
	return Ki;
 80010b8:	4b04      	ldr	r3, [pc, #16]	; (80010cc <Ctrl_Get_Ki+0x18>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	ee07 3a90 	vmov	s15, r3
}
 80010c0:	eeb0 0a67 	vmov.f32	s0, s15
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	2000000c 	.word	0x2000000c

080010d0 <Ctrl_SpeedControl>:

/*	@brief	Speed control function called with a 50Hz frequency
 *	@param	None
 *	@retval 0
 */
float Ctrl_SpeedControl(){
 80010d0:	b5b0      	push	{r4, r5, r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
	// Réception du nombre de ticks du codeur
	uint16_t ticks = Enc_GetCnt(&CodeurGauche);
 80010d6:	483a      	ldr	r0, [pc, #232]	; (80011c0 <Ctrl_SpeedControl+0xf0>)
 80010d8:	f000 f8a3 	bl	8001222 <Enc_GetCnt>
 80010dc:	4603      	mov	r3, r0
 80010de:	817b      	strh	r3, [r7, #10]
	//int freq_codeuse = SPEED_CONTROL_FREQUENCY * ticks;
	//float speed = (float)freq_codeuse/(float)ENCODER_PPR;

	// Erreur entre la consigne et la vitesse calculée
	//double erreur = consigne - speed;
	float erreur = consigne - ticks;
 80010e0:	4b38      	ldr	r3, [pc, #224]	; (80011c4 <Ctrl_SpeedControl+0xf4>)
 80010e2:	e9d3 4500 	ldrd	r4, r5, [r3]
 80010e6:	897b      	ldrh	r3, [r7, #10]
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff fa3b 	bl	8000564 <__aeabi_i2d>
 80010ee:	4602      	mov	r2, r0
 80010f0:	460b      	mov	r3, r1
 80010f2:	4620      	mov	r0, r4
 80010f4:	4629      	mov	r1, r5
 80010f6:	f7ff f8e7 	bl	80002c8 <__aeabi_dsub>
 80010fa:	4602      	mov	r2, r0
 80010fc:	460b      	mov	r3, r1
 80010fe:	4610      	mov	r0, r2
 8001100:	4619      	mov	r1, r3
 8001102:	f7ff fd91 	bl	8000c28 <__aeabi_d2f>
 8001106:	4603      	mov	r3, r0
 8001108:	607b      	str	r3, [r7, #4]
	sommeErreur += erreur;
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f7ff fa3c 	bl	8000588 <__aeabi_f2d>
 8001110:	4b2d      	ldr	r3, [pc, #180]	; (80011c8 <Ctrl_SpeedControl+0xf8>)
 8001112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001116:	f7ff f8d9 	bl	80002cc <__adddf3>
 800111a:	4602      	mov	r2, r0
 800111c:	460b      	mov	r3, r1
 800111e:	492a      	ldr	r1, [pc, #168]	; (80011c8 <Ctrl_SpeedControl+0xf8>)
 8001120:	e9c1 2300 	strd	r2, r3, [r1]

	// Correcteur PI


	float cmd = 50 + erreur * Kp + sommeErreur * Ki;
 8001124:	4b29      	ldr	r3, [pc, #164]	; (80011cc <Ctrl_SpeedControl+0xfc>)
 8001126:	ed93 7a00 	vldr	s14, [r3]
 800112a:	edd7 7a01 	vldr	s15, [r7, #4]
 800112e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001132:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80011d0 <Ctrl_SpeedControl+0x100>
 8001136:	ee77 7a87 	vadd.f32	s15, s15, s14
 800113a:	ee17 0a90 	vmov	r0, s15
 800113e:	f7ff fa23 	bl	8000588 <__aeabi_f2d>
 8001142:	4604      	mov	r4, r0
 8001144:	460d      	mov	r5, r1
 8001146:	4b23      	ldr	r3, [pc, #140]	; (80011d4 <Ctrl_SpeedControl+0x104>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff fa1c 	bl	8000588 <__aeabi_f2d>
 8001150:	4b1d      	ldr	r3, [pc, #116]	; (80011c8 <Ctrl_SpeedControl+0xf8>)
 8001152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001156:	f7ff fa6f 	bl	8000638 <__aeabi_dmul>
 800115a:	4602      	mov	r2, r0
 800115c:	460b      	mov	r3, r1
 800115e:	4620      	mov	r0, r4
 8001160:	4629      	mov	r1, r5
 8001162:	f7ff f8b3 	bl	80002cc <__adddf3>
 8001166:	4602      	mov	r2, r0
 8001168:	460b      	mov	r3, r1
 800116a:	4610      	mov	r0, r2
 800116c:	4619      	mov	r1, r3
 800116e:	f7ff fd5b 	bl	8000c28 <__aeabi_d2f>
 8001172:	4603      	mov	r3, r0
 8001174:	60fb      	str	r3, [r7, #12]
	if(cmd >= 80) 		cmd = 80;
 8001176:	edd7 7a03 	vldr	s15, [r7, #12]
 800117a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80011d8 <Ctrl_SpeedControl+0x108>
 800117e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001186:	db02      	blt.n	800118e <Ctrl_SpeedControl+0xbe>
 8001188:	4b14      	ldr	r3, [pc, #80]	; (80011dc <Ctrl_SpeedControl+0x10c>)
 800118a:	60fb      	str	r3, [r7, #12]
 800118c:	e009      	b.n	80011a2 <Ctrl_SpeedControl+0xd2>
	else if(cmd < 0) 	cmd = 0;
 800118e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001192:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800119a:	d502      	bpl.n	80011a2 <Ctrl_SpeedControl+0xd2>
 800119c:	f04f 0300 	mov.w	r3, #0
 80011a0:	60fb      	str	r3, [r7, #12]

	Mot_SetDutyCycle(&MoteurGauche,cmd);
 80011a2:	ed97 0a03 	vldr	s0, [r7, #12]
 80011a6:	480e      	ldr	r0, [pc, #56]	; (80011e0 <Ctrl_SpeedControl+0x110>)
 80011a8:	f000 f8ea 	bl	8001380 <Mot_SetDutyCycle>

	return ticks;
 80011ac:	897b      	ldrh	r3, [r7, #10]
 80011ae:	ee07 3a90 	vmov	s15, r3
 80011b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
}
 80011b6:	eeb0 0a67 	vmov.f32	s0, s15
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bdb0      	pop	{r4, r5, r7, pc}
 80011c0:	20000574 	.word	0x20000574
 80011c4:	20000000 	.word	0x20000000
 80011c8:	20000220 	.word	0x20000220
 80011cc:	20000008 	.word	0x20000008
 80011d0:	42480000 	.word	0x42480000
 80011d4:	2000000c 	.word	0x2000000c
 80011d8:	42a00000 	.word	0x42a00000
 80011dc:	42a00000 	.word	0x42a00000
 80011e0:	20000580 	.word	0x20000580

080011e4 <Enc_Init_SetTimer>:
 *	@param 	htim is the TIM handle
 *  @param  Channel_A is the TIM Channels
 *  @param  Channel_B is the TIM Channels
 *	@retval 0
 */
uint8_t Enc_Init_SetTimer(Enc_Struct* Encoder, TIM_HandleTypeDef *htim, uint32_t Channel_A, uint32_t Channel_B){
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	607a      	str	r2, [r7, #4]
 80011f0:	603b      	str	r3, [r7, #0]
	Encoder->Timer = htim;
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	68ba      	ldr	r2, [r7, #8]
 80011f6:	601a      	str	r2, [r3, #0]
	Encoder->Timer_Channel_A = Channel_A;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	687a      	ldr	r2, [r7, #4]
 80011fc:	605a      	str	r2, [r3, #4]
	Encoder->Timer_Channel_B = Channel_B;
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	683a      	ldr	r2, [r7, #0]
 8001202:	609a      	str	r2, [r3, #8]

	HAL_TIM_Encoder_Start(Encoder->Timer, Encoder->Timer_Channel_A & Encoder->Timer_Channel_B);
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	6818      	ldr	r0, [r3, #0]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	685a      	ldr	r2, [r3, #4]
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	689b      	ldr	r3, [r3, #8]
 8001210:	4013      	ands	r3, r2
 8001212:	4619      	mov	r1, r3
 8001214:	f003 f8dc 	bl	80043d0 <HAL_TIM_Encoder_Start>
	return 0;
 8001218:	2300      	movs	r3, #0
}
 800121a:	4618      	mov	r0, r3
 800121c:	3710      	adds	r7, #16
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}

08001222 <Enc_GetCnt>:

/*	@brief	Get the counter value of the timer
 *	@param	Encoder is a Enc_Struct structure
 *	@retval CNT value of the timer
 */
int16_t Enc_GetCnt(Enc_Struct* Encoder){
 8001222:	b580      	push	{r7, lr}
 8001224:	b084      	sub	sp, #16
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
	//uint16_t ticks = __HAL_TIM_GET_COUNTER(Encoder->Timer);
	int16_t ticks = Encoder->Timer->Instance->CNT;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001232:	81fb      	strh	r3, [r7, #14]
	Enc_ResetCnt(Encoder);
 8001234:	6878      	ldr	r0, [r7, #4]
 8001236:	f000 f806 	bl	8001246 <Enc_ResetCnt>

	return ticks;
 800123a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800123e:	4618      	mov	r0, r3
 8001240:	3710      	adds	r7, #16
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <Enc_ResetCnt>:

/*	@brief	Reset the counter value of the timer
 *	@param	Encoder is a Enc_Struct structure
 *	@retval 0
 */
uint8_t Enc_ResetCnt(Enc_Struct* Encoder){
 8001246:	b480      	push	{r7}
 8001248:	b083      	sub	sp, #12
 800124a:	af00      	add	r7, sp, #0
 800124c:	6078      	str	r0, [r7, #4]
	Encoder->Timer->Instance->CNT = 0;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2200      	movs	r2, #0
 8001256:	625a      	str	r2, [r3, #36]	; 0x24

	return 0;
 8001258:	2300      	movs	r3, #0
}
 800125a:	4618      	mov	r0, r3
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <Mot_Init_SetTimer>:
 *	@param	Motor is a Mot_Struct structure
 *	@param 	htim is the TIM handle
 *  @param  Channel is the TIM Channels
 *	@retval 0
 */
uint8_t Mot_Init_SetTimer(Mot_Struct* Motor, TIM_HandleTypeDef *htim, uint32_t Channel){
 8001266:	b580      	push	{r7, lr}
 8001268:	b084      	sub	sp, #16
 800126a:	af00      	add	r7, sp, #0
 800126c:	60f8      	str	r0, [r7, #12]
 800126e:	60b9      	str	r1, [r7, #8]
 8001270:	607a      	str	r2, [r7, #4]
	Motor->Timer_Handle = htim;
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	68ba      	ldr	r2, [r7, #8]
 8001276:	601a      	str	r2, [r3, #0]
	Motor->Timer_Channel = Channel;
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	687a      	ldr	r2, [r7, #4]
 800127c:	605a      	str	r2, [r3, #4]

	HAL_TIM_PWM_Start(Motor->Timer_Handle, Motor->Timer_Channel);
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	4619      	mov	r1, r3
 8001288:	4610      	mov	r0, r2
 800128a:	f002 ff33 	bl	80040f4 <HAL_TIM_PWM_Start>
	return 0;
 800128e:	2300      	movs	r3, #0
}
 8001290:	4618      	mov	r0, r3
 8001292:	3710      	adds	r7, #16
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <Mot_Init_SetGPIOs>:
 *	@param 	IN2_GPIOx is a GPIOx where x can be (A..K) to select the GPIO peripheral for STM32
 *  @param  IN2_GPIO_Pin specifies the port bit
 *	@retval 0
 */
uint8_t Mot_Init_SetGPIOs(Mot_Struct* Motor, GPIO_TypeDef* IN1_GPIOx, uint16_t IN1_GPIO_Pin,
		GPIO_TypeDef* IN2_GPIOx, uint16_t IN2_GPIO_Pin){
 8001298:	b480      	push	{r7}
 800129a:	b085      	sub	sp, #20
 800129c:	af00      	add	r7, sp, #0
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	60b9      	str	r1, [r7, #8]
 80012a2:	603b      	str	r3, [r7, #0]
 80012a4:	4613      	mov	r3, r2
 80012a6:	80fb      	strh	r3, [r7, #6]
	Motor->IN1_GPIOx = IN1_GPIOx;
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	68ba      	ldr	r2, [r7, #8]
 80012ac:	609a      	str	r2, [r3, #8]
	Motor->IN1_GPIO_Pin = IN1_GPIO_Pin;
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	88fa      	ldrh	r2, [r7, #6]
 80012b2:	819a      	strh	r2, [r3, #12]
	Motor->IN2_GPIOx = IN2_GPIOx;
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	683a      	ldr	r2, [r7, #0]
 80012b8:	611a      	str	r2, [r3, #16]
	Motor->IN2_GPIO_Pin = IN2_GPIO_Pin;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	8b3a      	ldrh	r2, [r7, #24]
 80012be:	829a      	strh	r2, [r3, #20]
	return 0;
 80012c0:	2300      	movs	r3, #0
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3714      	adds	r7, #20
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr

080012ce <Mot_SetDirection>:
 *		@arg 	MOTOR_FORWARD
 *		@arg 	MOTOR_REVERSE
 *	@retval 0
 */

uint8_t Mot_SetDirection(Mot_Struct* Motor, uint8_t direction){
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b082      	sub	sp, #8
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
 80012d6:	460b      	mov	r3, r1
 80012d8:	70fb      	strb	r3, [r7, #3]
	switch(direction){
 80012da:	78fb      	ldrb	r3, [r7, #3]
 80012dc:	2b02      	cmp	r3, #2
 80012de:	d028      	beq.n	8001332 <Mot_SetDirection+0x64>
 80012e0:	2b02      	cmp	r3, #2
 80012e2:	dc37      	bgt.n	8001354 <Mot_SetDirection+0x86>
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d002      	beq.n	80012ee <Mot_SetDirection+0x20>
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d011      	beq.n	8001310 <Mot_SetDirection+0x42>
 80012ec:	e032      	b.n	8001354 <Mot_SetDirection+0x86>

	case MOTOR_STOP:
		HAL_GPIO_WritePin(Motor->IN1_GPIOx, Motor->IN1_GPIO_Pin, GPIO_PIN_RESET);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6898      	ldr	r0, [r3, #8]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	899b      	ldrh	r3, [r3, #12]
 80012f6:	2200      	movs	r2, #0
 80012f8:	4619      	mov	r1, r3
 80012fa:	f002 f85d 	bl	80033b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->IN2_GPIOx, Motor->IN2_GPIO_Pin, GPIO_PIN_RESET);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6918      	ldr	r0, [r3, #16]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	8a9b      	ldrh	r3, [r3, #20]
 8001306:	2200      	movs	r2, #0
 8001308:	4619      	mov	r1, r3
 800130a:	f002 f855 	bl	80033b8 <HAL_GPIO_WritePin>
		break;
 800130e:	e031      	b.n	8001374 <Mot_SetDirection+0xa6>

	case MOTOR_FORWARD:
		HAL_GPIO_WritePin(Motor->IN1_GPIOx, Motor->IN1_GPIO_Pin, GPIO_PIN_SET);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6898      	ldr	r0, [r3, #8]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	899b      	ldrh	r3, [r3, #12]
 8001318:	2201      	movs	r2, #1
 800131a:	4619      	mov	r1, r3
 800131c:	f002 f84c 	bl	80033b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->IN2_GPIOx, Motor->IN2_GPIO_Pin, GPIO_PIN_RESET);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6918      	ldr	r0, [r3, #16]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	8a9b      	ldrh	r3, [r3, #20]
 8001328:	2200      	movs	r2, #0
 800132a:	4619      	mov	r1, r3
 800132c:	f002 f844 	bl	80033b8 <HAL_GPIO_WritePin>
		break;
 8001330:	e020      	b.n	8001374 <Mot_SetDirection+0xa6>

	case MOTOR_REVERSE:
		HAL_GPIO_WritePin(Motor->IN1_GPIOx, Motor->IN1_GPIO_Pin, GPIO_PIN_RESET);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6898      	ldr	r0, [r3, #8]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	899b      	ldrh	r3, [r3, #12]
 800133a:	2200      	movs	r2, #0
 800133c:	4619      	mov	r1, r3
 800133e:	f002 f83b 	bl	80033b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->IN2_GPIOx, Motor->IN2_GPIO_Pin, GPIO_PIN_SET);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6918      	ldr	r0, [r3, #16]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	8a9b      	ldrh	r3, [r3, #20]
 800134a:	2201      	movs	r2, #1
 800134c:	4619      	mov	r1, r3
 800134e:	f002 f833 	bl	80033b8 <HAL_GPIO_WritePin>
		break;
 8001352:	e00f      	b.n	8001374 <Mot_SetDirection+0xa6>

	default:
		HAL_GPIO_WritePin(Motor->IN1_GPIOx, Motor->IN1_GPIO_Pin, GPIO_PIN_RESET);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6898      	ldr	r0, [r3, #8]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	899b      	ldrh	r3, [r3, #12]
 800135c:	2200      	movs	r2, #0
 800135e:	4619      	mov	r1, r3
 8001360:	f002 f82a 	bl	80033b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->IN2_GPIOx, Motor->IN2_GPIO_Pin, GPIO_PIN_RESET);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6918      	ldr	r0, [r3, #16]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	8a9b      	ldrh	r3, [r3, #20]
 800136c:	2200      	movs	r2, #0
 800136e:	4619      	mov	r1, r3
 8001370:	f002 f822 	bl	80033b8 <HAL_GPIO_WritePin>
	}

	return 0;
 8001374:	2300      	movs	r3, #0
}
 8001376:	4618      	mov	r0, r3
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <Mot_SetDutyCycle>:
/*	@brief	Set the PWM Duty Cycle
 *	@param	Motor is a Mot_Struct structure
 *	@param	duty_cycle is value between 0 and 100
 *	@retval 0
 */
uint8_t Mot_SetDutyCycle(Mot_Struct* Motor, float duty_cycle){
 8001380:	b480      	push	{r7}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	ed87 0a00 	vstr	s0, [r7]
	if(duty_cycle > 100) duty_cycle = 100;
 800138c:	edd7 7a00 	vldr	s15, [r7]
 8001390:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8001438 <Mot_SetDutyCycle+0xb8>
 8001394:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001398:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800139c:	dd01      	ble.n	80013a2 <Mot_SetDutyCycle+0x22>
 800139e:	4b27      	ldr	r3, [pc, #156]	; (800143c <Mot_SetDutyCycle+0xbc>)
 80013a0:	603b      	str	r3, [r7, #0]

	float pulse = (duty_cycle / 100) * (float)COUNTER_PERIOD;
 80013a2:	ed97 7a00 	vldr	s14, [r7]
 80013a6:	eddf 6a24 	vldr	s13, [pc, #144]	; 8001438 <Mot_SetDutyCycle+0xb8>
 80013aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013ae:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8001440 <Mot_SetDutyCycle+0xc0>
 80013b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013b6:	edc7 7a03 	vstr	s15, [r7, #12]

	__HAL_TIM_SET_COMPARE(Motor->Timer_Handle, Motor->Timer_Channel, (uint32_t)pulse);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d10a      	bne.n	80013d8 <Mot_SetDutyCycle+0x58>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80013cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013d0:	ee17 2a90 	vmov	r2, s15
 80013d4:	635a      	str	r2, [r3, #52]	; 0x34
 80013d6:	e027      	b.n	8001428 <Mot_SetDutyCycle+0xa8>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	2b04      	cmp	r3, #4
 80013de:	d10a      	bne.n	80013f6 <Mot_SetDutyCycle+0x76>
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80013ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013ee:	ee17 3a90 	vmov	r3, s15
 80013f2:	6393      	str	r3, [r2, #56]	; 0x38
 80013f4:	e018      	b.n	8001428 <Mot_SetDutyCycle+0xa8>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	2b08      	cmp	r3, #8
 80013fc:	d10a      	bne.n	8001414 <Mot_SetDutyCycle+0x94>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	edd7 7a03 	vldr	s15, [r7, #12]
 8001408:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800140c:	ee17 3a90 	vmov	r3, s15
 8001410:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001412:	e009      	b.n	8001428 <Mot_SetDutyCycle+0xa8>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	edd7 7a03 	vldr	s15, [r7, #12]
 800141e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001422:	ee17 3a90 	vmov	r3, s15
 8001426:	6413      	str	r3, [r2, #64]	; 0x40
	return 0;
 8001428:	2300      	movs	r3, #0
}
 800142a:	4618      	mov	r0, r3
 800142c:	3714      	adds	r7, #20
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	42c80000 	.word	0x42c80000
 800143c:	42c80000 	.word	0x42c80000
 8001440:	45520000 	.word	0x45520000

08001444 <__io_putchar>:
static int shell_func_list_size = 0;
static shell_func_t shell_func_list[_SHELL_FUNC_LIST_MAX_SIZE];

static int dataReady = 0;

int __io_putchar(int ch) {
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800144c:	1d39      	adds	r1, r7, #4
 800144e:	f04f 33ff 	mov.w	r3, #4294967295
 8001452:	2201      	movs	r2, #1
 8001454:	4803      	ldr	r0, [pc, #12]	; (8001464 <__io_putchar+0x20>)
 8001456:	f003 ff42 	bl	80052de <HAL_UART_Transmit>
	return ch;
 800145a:	687b      	ldr	r3, [r7, #4]
}
 800145c:	4618      	mov	r0, r3
 800145e:	3708      	adds	r7, #8
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	200006d8 	.word	0x200006d8

08001468 <uart_write>:
	HAL_UART_Receive(&UART_DEVICE, (uint8_t*)(&c), 1, 0xFFFFFFFF);

	return c;
}

int uart_write(char * s, uint16_t size) {
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
 8001470:	460b      	mov	r3, r1
 8001472:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, 0xFFFF);
 8001474:	887a      	ldrh	r2, [r7, #2]
 8001476:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800147a:	6879      	ldr	r1, [r7, #4]
 800147c:	4803      	ldr	r0, [pc, #12]	; (800148c <uart_write+0x24>)
 800147e:	f003 ff2e 	bl	80052de <HAL_UART_Transmit>
	return size;
 8001482:	887b      	ldrh	r3, [r7, #2]
}
 8001484:	4618      	mov	r0, r3
 8001486:	3708      	adds	r7, #8
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	200006d8 	.word	0x200006d8

08001490 <sh_help>:

void uart_data_ready() {
	dataReady = 1;
}

int sh_help(int argc, char ** argv) {
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0 ; i < shell_func_list_size ; i++) {
 800149a:	2300      	movs	r3, #0
 800149c:	60fb      	str	r3, [r7, #12]
 800149e:	e019      	b.n	80014d4 <sh_help+0x44>
		printf("%c %s\r\n", shell_func_list[i].c, shell_func_list[i].description);
 80014a0:	4911      	ldr	r1, [pc, #68]	; (80014e8 <sh_help+0x58>)
 80014a2:	68fa      	ldr	r2, [r7, #12]
 80014a4:	4613      	mov	r3, r2
 80014a6:	005b      	lsls	r3, r3, #1
 80014a8:	4413      	add	r3, r2
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	440b      	add	r3, r1
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	4618      	mov	r0, r3
 80014b2:	490d      	ldr	r1, [pc, #52]	; (80014e8 <sh_help+0x58>)
 80014b4:	68fa      	ldr	r2, [r7, #12]
 80014b6:	4613      	mov	r3, r2
 80014b8:	005b      	lsls	r3, r3, #1
 80014ba:	4413      	add	r3, r2
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	440b      	add	r3, r1
 80014c0:	3308      	adds	r3, #8
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	461a      	mov	r2, r3
 80014c6:	4601      	mov	r1, r0
 80014c8:	4808      	ldr	r0, [pc, #32]	; (80014ec <sh_help+0x5c>)
 80014ca:	f005 fb23 	bl	8006b14 <iprintf>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	3301      	adds	r3, #1
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <sh_help+0x60>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	68fa      	ldr	r2, [r7, #12]
 80014da:	429a      	cmp	r2, r3
 80014dc:	dbe0      	blt.n	80014a0 <sh_help+0x10>
	}

	return 0;
 80014de:	2300      	movs	r3, #0
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3710      	adds	r7, #16
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000258 	.word	0x20000258
 80014ec:	0800a308 	.word	0x0800a308
 80014f0:	20000254 	.word	0x20000254

080014f4 <shell_init>:

void shell_init() {
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
	printf("\r\n\r\n===== Shell =====\r\n");
 80014fa:	480f      	ldr	r0, [pc, #60]	; (8001538 <shell_init+0x44>)
 80014fc:	f005 fb90 	bl	8006c20 <puts>
	HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)&c, 1);
 8001500:	2201      	movs	r2, #1
 8001502:	490e      	ldr	r1, [pc, #56]	; (800153c <shell_init+0x48>)
 8001504:	480e      	ldr	r0, [pc, #56]	; (8001540 <shell_init+0x4c>)
 8001506:	f003 ff7c 	bl	8005402 <HAL_UART_Receive_IT>
	//uart_write(prompt,sizeof(prompt));

	shell_add('h', sh_help, help);
 800150a:	4a0e      	ldr	r2, [pc, #56]	; (8001544 <shell_init+0x50>)
 800150c:	490e      	ldr	r1, [pc, #56]	; (8001548 <shell_init+0x54>)
 800150e:	2068      	movs	r0, #104	; 0x68
 8001510:	f000 f81c 	bl	800154c <shell_add>

	for (int i = 0 ; i < 3 ; i++) {
 8001514:	2300      	movs	r3, #0
 8001516:	607b      	str	r3, [r7, #4]
 8001518:	e005      	b.n	8001526 <shell_init+0x32>

		HAL_Delay(200);
 800151a:	20c8      	movs	r0, #200	; 0xc8
 800151c:	f001 f820 	bl	8002560 <HAL_Delay>
	for (int i = 0 ; i < 3 ; i++) {
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	3301      	adds	r3, #1
 8001524:	607b      	str	r3, [r7, #4]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2b02      	cmp	r3, #2
 800152a:	ddf6      	ble.n	800151a <shell_init+0x26>
	}
}
 800152c:	bf00      	nop
 800152e:	bf00      	nop
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	0800a310 	.word	0x0800a310
 800153c:	20000228 	.word	0x20000228
 8001540:	200006d8 	.word	0x200006d8
 8001544:	20000010 	.word	0x20000010
 8001548:	08001491 	.word	0x08001491

0800154c <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv), char * description) {
 800154c:	b480      	push	{r7}
 800154e:	b085      	sub	sp, #20
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	60b9      	str	r1, [r7, #8]
 8001556:	607a      	str	r2, [r7, #4]
 8001558:	73fb      	strb	r3, [r7, #15]
	if (shell_func_list_size < _SHELL_FUNC_LIST_MAX_SIZE) {
 800155a:	4b19      	ldr	r3, [pc, #100]	; (80015c0 <shell_add+0x74>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	2b3f      	cmp	r3, #63	; 0x3f
 8001560:	dc26      	bgt.n	80015b0 <shell_add+0x64>
		shell_func_list[shell_func_list_size].c = c;
 8001562:	4b17      	ldr	r3, [pc, #92]	; (80015c0 <shell_add+0x74>)
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	4917      	ldr	r1, [pc, #92]	; (80015c4 <shell_add+0x78>)
 8001568:	4613      	mov	r3, r2
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	4413      	add	r3, r2
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	440b      	add	r3, r1
 8001572:	7bfa      	ldrb	r2, [r7, #15]
 8001574:	701a      	strb	r2, [r3, #0]
		shell_func_list[shell_func_list_size].func = pfunc;
 8001576:	4b12      	ldr	r3, [pc, #72]	; (80015c0 <shell_add+0x74>)
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	4912      	ldr	r1, [pc, #72]	; (80015c4 <shell_add+0x78>)
 800157c:	4613      	mov	r3, r2
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	4413      	add	r3, r2
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	440b      	add	r3, r1
 8001586:	3304      	adds	r3, #4
 8001588:	68ba      	ldr	r2, [r7, #8]
 800158a:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].description = description;
 800158c:	4b0c      	ldr	r3, [pc, #48]	; (80015c0 <shell_add+0x74>)
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	490c      	ldr	r1, [pc, #48]	; (80015c4 <shell_add+0x78>)
 8001592:	4613      	mov	r3, r2
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	4413      	add	r3, r2
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	440b      	add	r3, r1
 800159c:	3308      	adds	r3, #8
 800159e:	687a      	ldr	r2, [r7, #4]
 80015a0:	601a      	str	r2, [r3, #0]
		shell_func_list_size++;
 80015a2:	4b07      	ldr	r3, [pc, #28]	; (80015c0 <shell_add+0x74>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	3301      	adds	r3, #1
 80015a8:	4a05      	ldr	r2, [pc, #20]	; (80015c0 <shell_add+0x74>)
 80015aa:	6013      	str	r3, [r2, #0]
		return 0;
 80015ac:	2300      	movs	r3, #0
 80015ae:	e001      	b.n	80015b4 <shell_add+0x68>
	}

	return -1;
 80015b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3714      	adds	r7, #20
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	20000254 	.word	0x20000254
 80015c4:	20000258 	.word	0x20000258

080015c8 <shell_char_received>:

void shell_char_received() {
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0

	switch (c) {
 80015cc:	4b23      	ldr	r3, [pc, #140]	; (800165c <shell_char_received+0x94>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	2b08      	cmp	r3, #8
 80015d2:	d01c      	beq.n	800160e <shell_char_received+0x46>
 80015d4:	2b0d      	cmp	r3, #13
 80015d6:	d129      	bne.n	800162c <shell_char_received+0x64>

	case '\r':
		// Enter
		printf("\r\n");
 80015d8:	4821      	ldr	r0, [pc, #132]	; (8001660 <shell_char_received+0x98>)
 80015da:	f005 fb21 	bl	8006c20 <puts>
		buf[pos++] = 0;
 80015de:	4b21      	ldr	r3, [pc, #132]	; (8001664 <shell_char_received+0x9c>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	1c5a      	adds	r2, r3, #1
 80015e4:	b2d1      	uxtb	r1, r2
 80015e6:	4a1f      	ldr	r2, [pc, #124]	; (8001664 <shell_char_received+0x9c>)
 80015e8:	7011      	strb	r1, [r2, #0]
 80015ea:	461a      	mov	r2, r3
 80015ec:	4b1e      	ldr	r3, [pc, #120]	; (8001668 <shell_char_received+0xa0>)
 80015ee:	2100      	movs	r1, #0
 80015f0:	5499      	strb	r1, [r3, r2]
		printf(":%s\r\n", buf);
 80015f2:	491d      	ldr	r1, [pc, #116]	; (8001668 <shell_char_received+0xa0>)
 80015f4:	481d      	ldr	r0, [pc, #116]	; (800166c <shell_char_received+0xa4>)
 80015f6:	f005 fa8d 	bl	8006b14 <iprintf>
		pos = 0;
 80015fa:	4b1a      	ldr	r3, [pc, #104]	; (8001664 <shell_char_received+0x9c>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	701a      	strb	r2, [r3, #0]
		shell_exec(buf[0], buf);
 8001600:	4b19      	ldr	r3, [pc, #100]	; (8001668 <shell_char_received+0xa0>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	4918      	ldr	r1, [pc, #96]	; (8001668 <shell_char_received+0xa0>)
 8001606:	4618      	mov	r0, r3
 8001608:	f000 f834 	bl	8001674 <shell_exec>
		break;
 800160c:	e023      	b.n	8001656 <shell_char_received+0x8e>

		// Delete
	case '\b':
		if (pos > 0) {
 800160e:	4b15      	ldr	r3, [pc, #84]	; (8001664 <shell_char_received+0x9c>)
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d01e      	beq.n	8001654 <shell_char_received+0x8c>
			pos--;
 8001616:	4b13      	ldr	r3, [pc, #76]	; (8001664 <shell_char_received+0x9c>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	3b01      	subs	r3, #1
 800161c:	b2da      	uxtb	r2, r3
 800161e:	4b11      	ldr	r3, [pc, #68]	; (8001664 <shell_char_received+0x9c>)
 8001620:	701a      	strb	r2, [r3, #0]
			uart_write(backspace, 3);
 8001622:	2103      	movs	r1, #3
 8001624:	4812      	ldr	r0, [pc, #72]	; (8001670 <shell_char_received+0xa8>)
 8001626:	f7ff ff1f 	bl	8001468 <uart_write>
		}
		break;
 800162a:	e013      	b.n	8001654 <shell_char_received+0x8c>

	default:
		if (pos < BUFFER_SIZE) {
 800162c:	4b0d      	ldr	r3, [pc, #52]	; (8001664 <shell_char_received+0x9c>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b27      	cmp	r3, #39	; 0x27
 8001632:	d810      	bhi.n	8001656 <shell_char_received+0x8e>
			uart_write(&c, 1);
 8001634:	2101      	movs	r1, #1
 8001636:	4809      	ldr	r0, [pc, #36]	; (800165c <shell_char_received+0x94>)
 8001638:	f7ff ff16 	bl	8001468 <uart_write>
			buf[pos++] = c;
 800163c:	4b09      	ldr	r3, [pc, #36]	; (8001664 <shell_char_received+0x9c>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	1c5a      	adds	r2, r3, #1
 8001642:	b2d1      	uxtb	r1, r2
 8001644:	4a07      	ldr	r2, [pc, #28]	; (8001664 <shell_char_received+0x9c>)
 8001646:	7011      	strb	r1, [r2, #0]
 8001648:	461a      	mov	r2, r3
 800164a:	4b04      	ldr	r3, [pc, #16]	; (800165c <shell_char_received+0x94>)
 800164c:	7819      	ldrb	r1, [r3, #0]
 800164e:	4b06      	ldr	r3, [pc, #24]	; (8001668 <shell_char_received+0xa0>)
 8001650:	5499      	strb	r1, [r3, r2]
		}
	}
}
 8001652:	e000      	b.n	8001656 <shell_char_received+0x8e>
		break;
 8001654:	bf00      	nop
}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	20000228 	.word	0x20000228
 8001660:	0800a328 	.word	0x0800a328
 8001664:	20000229 	.word	0x20000229
 8001668:	2000022c 	.word	0x2000022c
 800166c:	0800a32c 	.word	0x0800a32c
 8001670:	20000018 	.word	0x20000018

08001674 <shell_exec>:

int shell_exec(char c, char * buf) {
 8001674:	b580      	push	{r7, lr}
 8001676:	b08e      	sub	sp, #56	; 0x38
 8001678:	af00      	add	r7, sp, #0
 800167a:	4603      	mov	r3, r0
 800167c:	6039      	str	r1, [r7, #0]
 800167e:	71fb      	strb	r3, [r7, #7]

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < shell_func_list_size ; i++) {
 8001680:	2300      	movs	r3, #0
 8001682:	637b      	str	r3, [r7, #52]	; 0x34
 8001684:	e040      	b.n	8001708 <shell_exec+0x94>
		if (shell_func_list[i].c == c) {
 8001686:	4928      	ldr	r1, [pc, #160]	; (8001728 <shell_exec+0xb4>)
 8001688:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800168a:	4613      	mov	r3, r2
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	4413      	add	r3, r2
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	440b      	add	r3, r1
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	79fa      	ldrb	r2, [r7, #7]
 8001698:	429a      	cmp	r2, r3
 800169a:	d132      	bne.n	8001702 <shell_exec+0x8e>
			argc = 1;
 800169c:	2301      	movs	r3, #1
 800169e:	633b      	str	r3, [r7, #48]	; 0x30
			argv[0] = buf;
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016a8:	e014      	b.n	80016d4 <shell_exec+0x60>
				if(*p == ' ') {
 80016aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b20      	cmp	r3, #32
 80016b0:	d10d      	bne.n	80016ce <shell_exec+0x5a>
					*p = '\0';
 80016b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016b4:	2200      	movs	r2, #0
 80016b6:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 80016b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016ba:	1c5a      	adds	r2, r3, #1
 80016bc:	633a      	str	r2, [r7, #48]	; 0x30
 80016be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80016c0:	3201      	adds	r2, #1
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80016c8:	440b      	add	r3, r1
 80016ca:	f843 2c2c 	str.w	r2, [r3, #-44]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80016ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016d0:	3301      	adds	r3, #1
 80016d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d002      	beq.n	80016e2 <shell_exec+0x6e>
 80016dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016de:	2b07      	cmp	r3, #7
 80016e0:	dde3      	ble.n	80016aa <shell_exec+0x36>
				}
			}

			return shell_func_list[i].func(argc, argv);
 80016e2:	4911      	ldr	r1, [pc, #68]	; (8001728 <shell_exec+0xb4>)
 80016e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80016e6:	4613      	mov	r3, r2
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	4413      	add	r3, r2
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	440b      	add	r3, r1
 80016f0:	3304      	adds	r3, #4
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f107 020c 	add.w	r2, r7, #12
 80016f8:	4611      	mov	r1, r2
 80016fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80016fc:	4798      	blx	r3
 80016fe:	4603      	mov	r3, r0
 8001700:	e00e      	b.n	8001720 <shell_exec+0xac>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8001702:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001704:	3301      	adds	r3, #1
 8001706:	637b      	str	r3, [r7, #52]	; 0x34
 8001708:	4b08      	ldr	r3, [pc, #32]	; (800172c <shell_exec+0xb8>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800170e:	429a      	cmp	r2, r3
 8001710:	dbb9      	blt.n	8001686 <shell_exec+0x12>
		}
	}
	printf("%c: no such command\r\n", c);
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	4619      	mov	r1, r3
 8001716:	4806      	ldr	r0, [pc, #24]	; (8001730 <shell_exec+0xbc>)
 8001718:	f005 f9fc 	bl	8006b14 <iprintf>
	return -1;
 800171c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001720:	4618      	mov	r0, r3
 8001722:	3738      	adds	r7, #56	; 0x38
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20000258 	.word	0x20000258
 800172c:	20000254 	.word	0x20000254
 8001730:	0800a334 	.word	0x0800a334

08001734 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800173a:	463b      	mov	r3, r7
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]
 8001740:	605a      	str	r2, [r3, #4]
 8001742:	609a      	str	r2, [r3, #8]
 8001744:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001746:	4b21      	ldr	r3, [pc, #132]	; (80017cc <MX_ADC1_Init+0x98>)
 8001748:	4a21      	ldr	r2, [pc, #132]	; (80017d0 <MX_ADC1_Init+0x9c>)
 800174a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800174c:	4b1f      	ldr	r3, [pc, #124]	; (80017cc <MX_ADC1_Init+0x98>)
 800174e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001752:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001754:	4b1d      	ldr	r3, [pc, #116]	; (80017cc <MX_ADC1_Init+0x98>)
 8001756:	2200      	movs	r2, #0
 8001758:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800175a:	4b1c      	ldr	r3, [pc, #112]	; (80017cc <MX_ADC1_Init+0x98>)
 800175c:	2200      	movs	r2, #0
 800175e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001760:	4b1a      	ldr	r3, [pc, #104]	; (80017cc <MX_ADC1_Init+0x98>)
 8001762:	2201      	movs	r2, #1
 8001764:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001766:	4b19      	ldr	r3, [pc, #100]	; (80017cc <MX_ADC1_Init+0x98>)
 8001768:	2200      	movs	r2, #0
 800176a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800176e:	4b17      	ldr	r3, [pc, #92]	; (80017cc <MX_ADC1_Init+0x98>)
 8001770:	2200      	movs	r2, #0
 8001772:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001774:	4b15      	ldr	r3, [pc, #84]	; (80017cc <MX_ADC1_Init+0x98>)
 8001776:	4a17      	ldr	r2, [pc, #92]	; (80017d4 <MX_ADC1_Init+0xa0>)
 8001778:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800177a:	4b14      	ldr	r3, [pc, #80]	; (80017cc <MX_ADC1_Init+0x98>)
 800177c:	2200      	movs	r2, #0
 800177e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001780:	4b12      	ldr	r3, [pc, #72]	; (80017cc <MX_ADC1_Init+0x98>)
 8001782:	2201      	movs	r2, #1
 8001784:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001786:	4b11      	ldr	r3, [pc, #68]	; (80017cc <MX_ADC1_Init+0x98>)
 8001788:	2200      	movs	r2, #0
 800178a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800178e:	4b0f      	ldr	r3, [pc, #60]	; (80017cc <MX_ADC1_Init+0x98>)
 8001790:	2200      	movs	r2, #0
 8001792:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001794:	480d      	ldr	r0, [pc, #52]	; (80017cc <MX_ADC1_Init+0x98>)
 8001796:	f000 ff07 	bl	80025a8 <HAL_ADC_Init>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80017a0:	f000 fa92 	bl	8001cc8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80017a4:	2308      	movs	r3, #8
 80017a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80017a8:	2301      	movs	r3, #1
 80017aa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80017ac:	2300      	movs	r3, #0
 80017ae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017b0:	463b      	mov	r3, r7
 80017b2:	4619      	mov	r1, r3
 80017b4:	4805      	ldr	r0, [pc, #20]	; (80017cc <MX_ADC1_Init+0x98>)
 80017b6:	f001 f88f 	bl	80028d8 <HAL_ADC_ConfigChannel>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80017c0:	f000 fa82 	bl	8001cc8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017c4:	bf00      	nop
 80017c6:	3710      	adds	r7, #16
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	200005b8 	.word	0x200005b8
 80017d0:	40012000 	.word	0x40012000
 80017d4:	0f000001 	.word	0x0f000001

080017d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08a      	sub	sp, #40	; 0x28
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e0:	f107 0314 	add.w	r3, r7, #20
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]
 80017ee:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a1b      	ldr	r2, [pc, #108]	; (8001864 <HAL_ADC_MspInit+0x8c>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d12f      	bne.n	800185a <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	613b      	str	r3, [r7, #16]
 80017fe:	4b1a      	ldr	r3, [pc, #104]	; (8001868 <HAL_ADC_MspInit+0x90>)
 8001800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001802:	4a19      	ldr	r2, [pc, #100]	; (8001868 <HAL_ADC_MspInit+0x90>)
 8001804:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001808:	6453      	str	r3, [r2, #68]	; 0x44
 800180a:	4b17      	ldr	r3, [pc, #92]	; (8001868 <HAL_ADC_MspInit+0x90>)
 800180c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800180e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001812:	613b      	str	r3, [r7, #16]
 8001814:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	60fb      	str	r3, [r7, #12]
 800181a:	4b13      	ldr	r3, [pc, #76]	; (8001868 <HAL_ADC_MspInit+0x90>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	4a12      	ldr	r2, [pc, #72]	; (8001868 <HAL_ADC_MspInit+0x90>)
 8001820:	f043 0302 	orr.w	r3, r3, #2
 8001824:	6313      	str	r3, [r2, #48]	; 0x30
 8001826:	4b10      	ldr	r3, [pc, #64]	; (8001868 <HAL_ADC_MspInit+0x90>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182a:	f003 0302 	and.w	r3, r3, #2
 800182e:	60fb      	str	r3, [r7, #12]
 8001830:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001832:	2301      	movs	r3, #1
 8001834:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001836:	2303      	movs	r3, #3
 8001838:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183a:	2300      	movs	r3, #0
 800183c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183e:	f107 0314 	add.w	r3, r7, #20
 8001842:	4619      	mov	r1, r3
 8001844:	4809      	ldr	r0, [pc, #36]	; (800186c <HAL_ADC_MspInit+0x94>)
 8001846:	f001 fc23 	bl	8003090 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800184a:	2200      	movs	r2, #0
 800184c:	2100      	movs	r1, #0
 800184e:	2012      	movs	r0, #18
 8001850:	f001 fb55 	bl	8002efe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001854:	2012      	movs	r0, #18
 8001856:	f001 fb6e 	bl	8002f36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800185a:	bf00      	nop
 800185c:	3728      	adds	r7, #40	; 0x28
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40012000 	.word	0x40012000
 8001868:	40023800 	.word	0x40023800
 800186c:	40020400 	.word	0x40020400

08001870 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b08a      	sub	sp, #40	; 0x28
 8001874:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001876:	f107 0314 	add.w	r3, r7, #20
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	605a      	str	r2, [r3, #4]
 8001880:	609a      	str	r2, [r3, #8]
 8001882:	60da      	str	r2, [r3, #12]
 8001884:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	613b      	str	r3, [r7, #16]
 800188a:	4b37      	ldr	r3, [pc, #220]	; (8001968 <MX_GPIO_Init+0xf8>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	4a36      	ldr	r2, [pc, #216]	; (8001968 <MX_GPIO_Init+0xf8>)
 8001890:	f043 0304 	orr.w	r3, r3, #4
 8001894:	6313      	str	r3, [r2, #48]	; 0x30
 8001896:	4b34      	ldr	r3, [pc, #208]	; (8001968 <MX_GPIO_Init+0xf8>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	f003 0304 	and.w	r3, r3, #4
 800189e:	613b      	str	r3, [r7, #16]
 80018a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018a2:	2300      	movs	r3, #0
 80018a4:	60fb      	str	r3, [r7, #12]
 80018a6:	4b30      	ldr	r3, [pc, #192]	; (8001968 <MX_GPIO_Init+0xf8>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018aa:	4a2f      	ldr	r2, [pc, #188]	; (8001968 <MX_GPIO_Init+0xf8>)
 80018ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018b0:	6313      	str	r3, [r2, #48]	; 0x30
 80018b2:	4b2d      	ldr	r3, [pc, #180]	; (8001968 <MX_GPIO_Init+0xf8>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018ba:	60fb      	str	r3, [r7, #12]
 80018bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018be:	2300      	movs	r3, #0
 80018c0:	60bb      	str	r3, [r7, #8]
 80018c2:	4b29      	ldr	r3, [pc, #164]	; (8001968 <MX_GPIO_Init+0xf8>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c6:	4a28      	ldr	r2, [pc, #160]	; (8001968 <MX_GPIO_Init+0xf8>)
 80018c8:	f043 0301 	orr.w	r3, r3, #1
 80018cc:	6313      	str	r3, [r2, #48]	; 0x30
 80018ce:	4b26      	ldr	r3, [pc, #152]	; (8001968 <MX_GPIO_Init+0xf8>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	60bb      	str	r3, [r7, #8]
 80018d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	607b      	str	r3, [r7, #4]
 80018de:	4b22      	ldr	r3, [pc, #136]	; (8001968 <MX_GPIO_Init+0xf8>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e2:	4a21      	ldr	r2, [pc, #132]	; (8001968 <MX_GPIO_Init+0xf8>)
 80018e4:	f043 0302 	orr.w	r3, r3, #2
 80018e8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ea:	4b1f      	ldr	r3, [pc, #124]	; (8001968 <MX_GPIO_Init+0xf8>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ee:	f003 0302 	and.w	r3, r3, #2
 80018f2:	607b      	str	r3, [r7, #4]
 80018f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOT_IN1_Pin|MOT_IN2_Pin, GPIO_PIN_RESET);
 80018f6:	2200      	movs	r2, #0
 80018f8:	2103      	movs	r1, #3
 80018fa:	481c      	ldr	r0, [pc, #112]	; (800196c <MX_GPIO_Init+0xfc>)
 80018fc:	f001 fd5c 	bl	80033b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001900:	2200      	movs	r2, #0
 8001902:	2120      	movs	r1, #32
 8001904:	481a      	ldr	r0, [pc, #104]	; (8001970 <MX_GPIO_Init+0x100>)
 8001906:	f001 fd57 	bl	80033b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800190a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800190e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001910:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001914:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001916:	2300      	movs	r3, #0
 8001918:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800191a:	f107 0314 	add.w	r3, r7, #20
 800191e:	4619      	mov	r1, r3
 8001920:	4812      	ldr	r0, [pc, #72]	; (800196c <MX_GPIO_Init+0xfc>)
 8001922:	f001 fbb5 	bl	8003090 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MOT_IN1_Pin|MOT_IN2_Pin;
 8001926:	2303      	movs	r3, #3
 8001928:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800192a:	2301      	movs	r3, #1
 800192c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192e:	2300      	movs	r3, #0
 8001930:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001932:	2300      	movs	r3, #0
 8001934:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001936:	f107 0314 	add.w	r3, r7, #20
 800193a:	4619      	mov	r1, r3
 800193c:	480b      	ldr	r0, [pc, #44]	; (800196c <MX_GPIO_Init+0xfc>)
 800193e:	f001 fba7 	bl	8003090 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001942:	2320      	movs	r3, #32
 8001944:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001946:	2301      	movs	r3, #1
 8001948:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194a:	2300      	movs	r3, #0
 800194c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194e:	2300      	movs	r3, #0
 8001950:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001952:	f107 0314 	add.w	r3, r7, #20
 8001956:	4619      	mov	r1, r3
 8001958:	4805      	ldr	r0, [pc, #20]	; (8001970 <MX_GPIO_Init+0x100>)
 800195a:	f001 fb99 	bl	8003090 <HAL_GPIO_Init>

}
 800195e:	bf00      	nop
 8001960:	3728      	adds	r7, #40	; 0x28
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	40023800 	.word	0x40023800
 800196c:	40020800 	.word	0x40020800
 8001970:	40020000 	.word	0x40020000

08001974 <fonction>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int fonction(int argc, char ** argv) {
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	6039      	str	r1, [r7, #0]
	printf("Fonction Test\r\n");
 800197e:	4810      	ldr	r0, [pc, #64]	; (80019c0 <fonction+0x4c>)
 8001980:	f005 f94e 	bl	8006c20 <puts>

	printf("argc = %d\r\n", argc);
 8001984:	6879      	ldr	r1, [r7, #4]
 8001986:	480f      	ldr	r0, [pc, #60]	; (80019c4 <fonction+0x50>)
 8001988:	f005 f8c4 	bl	8006b14 <iprintf>

	for (int i = 0 ; i < argc ; i++) {
 800198c:	2300      	movs	r3, #0
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	e00c      	b.n	80019ac <fonction+0x38>
		printf("arg numero %d = %s\r\n", i, argv[i]);
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	683a      	ldr	r2, [r7, #0]
 8001998:	4413      	add	r3, r2
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	461a      	mov	r2, r3
 800199e:	68f9      	ldr	r1, [r7, #12]
 80019a0:	4809      	ldr	r0, [pc, #36]	; (80019c8 <fonction+0x54>)
 80019a2:	f005 f8b7 	bl	8006b14 <iprintf>
	for (int i = 0 ; i < argc ; i++) {
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	3301      	adds	r3, #1
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	68fa      	ldr	r2, [r7, #12]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	dbee      	blt.n	8001992 <fonction+0x1e>
	}

	return 0;
 80019b4:	2300      	movs	r3, #0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3710      	adds	r7, #16
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	0800a34c 	.word	0x0800a34c
 80019c4:	0800a35c 	.word	0x0800a35c
 80019c8:	0800a368 	.word	0x0800a368

080019cc <asserv>:

int asserv(int argc, char ** argv) {
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	6039      	str	r1, [r7, #0]
	printf("Reglage asserv\r\n");
 80019d6:	4818      	ldr	r0, [pc, #96]	; (8001a38 <asserv+0x6c>)
 80019d8:	f005 f922 	bl	8006c20 <puts>

	if(argc == 3){
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2b03      	cmp	r3, #3
 80019e0:	d124      	bne.n	8001a2c <asserv+0x60>
		Ctrl_Set_Kp(atof(argv[1]));
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	3304      	adds	r3, #4
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4618      	mov	r0, r3
 80019ea:	f004 fbf3 	bl	80061d4 <atof>
 80019ee:	ec53 2b10 	vmov	r2, r3, d0
 80019f2:	4610      	mov	r0, r2
 80019f4:	4619      	mov	r1, r3
 80019f6:	f7ff f917 	bl	8000c28 <__aeabi_d2f>
 80019fa:	4603      	mov	r3, r0
 80019fc:	ee00 3a10 	vmov	s0, r3
 8001a00:	f7ff fb26 	bl	8001050 <Ctrl_Set_Kp>
		Ctrl_Set_Ki(atof(argv[2]));
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	3308      	adds	r3, #8
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f004 fbe2 	bl	80061d4 <atof>
 8001a10:	ec53 2b10 	vmov	r2, r3, d0
 8001a14:	4610      	mov	r0, r2
 8001a16:	4619      	mov	r1, r3
 8001a18:	f7ff f906 	bl	8000c28 <__aeabi_d2f>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	ee00 3a10 	vmov	s0, r3
 8001a22:	f7ff fb27 	bl	8001074 <Ctrl_Set_Ki>
		reglage_asserv = 1;
 8001a26:	4b05      	ldr	r3, [pc, #20]	; (8001a3c <asserv+0x70>)
 8001a28:	2201      	movs	r2, #1
 8001a2a:	701a      	strb	r2, [r3, #0]
	}

	return 0;
 8001a2c:	2300      	movs	r3, #0
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	0800a380 	.word	0x0800a380
 8001a3c:	20000558 	.word	0x20000558

08001a40 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001a46:	f000 fd19 	bl	800247c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001a4a:	f000 f887 	bl	8001b5c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001a4e:	f7ff ff0f 	bl	8001870 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8001a52:	f000 fc6f 	bl	8002334 <MX_USART2_UART_Init>
	MX_TIM1_Init();
 8001a56:	f000 fa85 	bl	8001f64 <MX_TIM1_Init>
	MX_TIM2_Init();
 8001a5a:	f000 fb23 	bl	80020a4 <MX_TIM2_Init>
	MX_TIM6_Init();
 8001a5e:	f000 fb75 	bl	800214c <MX_TIM6_Init>
	MX_ADC1_Init();
 8001a62:	f7ff fe67 	bl	8001734 <MX_ADC1_Init>
	/* USER CODE BEGIN 2 */
	printf("\r\nese_motors_encoders\r\n");
 8001a66:	482e      	ldr	r0, [pc, #184]	; (8001b20 <main+0xe0>)
 8001a68:	f005 f8da 	bl	8006c20 <puts>
	//HAL_Delay(2000);

	shell_init();
 8001a6c:	f7ff fd42 	bl	80014f4 <shell_init>
	shell_add('f', fonction, "Une fonction inutile");
 8001a70:	4a2c      	ldr	r2, [pc, #176]	; (8001b24 <main+0xe4>)
 8001a72:	492d      	ldr	r1, [pc, #180]	; (8001b28 <main+0xe8>)
 8001a74:	2066      	movs	r0, #102	; 0x66
 8001a76:	f7ff fd69 	bl	800154c <shell_add>
	shell_add('a', asserv, "Reglage asservissement");
 8001a7a:	4a2c      	ldr	r2, [pc, #176]	; (8001b2c <main+0xec>)
 8001a7c:	492c      	ldr	r1, [pc, #176]	; (8001b30 <main+0xf0>)
 8001a7e:	2061      	movs	r0, #97	; 0x61
 8001a80:	f7ff fd64 	bl	800154c <shell_add>

	// Initialisation du Moteur A
	//Mot_Struct MoteurA;
	Mot_Init_SetTimer(&MoteurGauche, &htim1, TIM_CHANNEL_1);
 8001a84:	2200      	movs	r2, #0
 8001a86:	492b      	ldr	r1, [pc, #172]	; (8001b34 <main+0xf4>)
 8001a88:	482b      	ldr	r0, [pc, #172]	; (8001b38 <main+0xf8>)
 8001a8a:	f7ff fbec 	bl	8001266 <Mot_Init_SetTimer>
	Mot_Init_SetGPIOs(&MoteurGauche, GPIOC, GPIO_PIN_0, GPIOC, GPIO_PIN_1); // IN1:PC0 et IN2:PC1
 8001a8e:	2302      	movs	r3, #2
 8001a90:	9300      	str	r3, [sp, #0]
 8001a92:	4b2a      	ldr	r3, [pc, #168]	; (8001b3c <main+0xfc>)
 8001a94:	2201      	movs	r2, #1
 8001a96:	4929      	ldr	r1, [pc, #164]	; (8001b3c <main+0xfc>)
 8001a98:	4827      	ldr	r0, [pc, #156]	; (8001b38 <main+0xf8>)
 8001a9a:	f7ff fbfd 	bl	8001298 <Mot_Init_SetGPIOs>
	Mot_SetDirection(&MoteurGauche, MOTOR_REVERSE);
 8001a9e:	2102      	movs	r1, #2
 8001aa0:	4825      	ldr	r0, [pc, #148]	; (8001b38 <main+0xf8>)
 8001aa2:	f7ff fc14 	bl	80012ce <Mot_SetDirection>
	Mot_SetDutyCycle(&MoteurGauche, 0); // 66
 8001aa6:	ed9f 0a26 	vldr	s0, [pc, #152]	; 8001b40 <main+0x100>
 8001aaa:	4823      	ldr	r0, [pc, #140]	; (8001b38 <main+0xf8>)
 8001aac:	f7ff fc68 	bl	8001380 <Mot_SetDutyCycle>
	//HAL_ADC_Start_IT(&hadc1);

	// Initialisation du Codeur A
	Enc_Init_SetTimer(&CodeurGauche, &htim2, TIM_CHANNEL_1, TIM_CHANNEL_2); // PhA:PA0 et PhB:PA1
 8001ab0:	2304      	movs	r3, #4
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	4923      	ldr	r1, [pc, #140]	; (8001b44 <main+0x104>)
 8001ab6:	4824      	ldr	r0, [pc, #144]	; (8001b48 <main+0x108>)
 8001ab8:	f7ff fb94 	bl	80011e4 <Enc_Init_SetTimer>

	// Initialisation de l'asservissement
	Ctrl_Struct Control;
	Ctrl_Init_SetTimer(&Control, &htim6);
 8001abc:	463b      	mov	r3, r7
 8001abe:	4923      	ldr	r1, [pc, #140]	; (8001b4c <main+0x10c>)
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff fab3 	bl	800102c <Ctrl_Init_SetTimer>
		//int i = Enc_GetCnt(&CodeurGauche);
		//printf("Ticks = %d\r\n",i);
		//printf("%d\r\n",i);
		//printf("%f\r\n",(float)DISTANCE_PER_TICK);

		if(reglage_asserv){
 8001ac6:	4b22      	ldr	r3, [pc, #136]	; (8001b50 <main+0x110>)
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d023      	beq.n	8001b16 <main+0xd6>
			HAL_Delay(5000);
 8001ace:	f241 3088 	movw	r0, #5000	; 0x1388
 8001ad2:	f000 fd45 	bl	8002560 <HAL_Delay>
			reglage_asserv = 0;
 8001ad6:	4b1e      	ldr	r3, [pc, #120]	; (8001b50 <main+0x110>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	701a      	strb	r2, [r3, #0]
			Mot_SetDutyCycle(&MoteurGauche, 0);
 8001adc:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8001b40 <main+0x100>
 8001ae0:	4815      	ldr	r0, [pc, #84]	; (8001b38 <main+0xf8>)
 8001ae2:	f7ff fc4d 	bl	8001380 <Mot_SetDutyCycle>
			printf("Kp = %f\r\n",Ctrl_Get_Kp());
 8001ae6:	f7ff fad7 	bl	8001098 <Ctrl_Get_Kp>
 8001aea:	ee10 3a10 	vmov	r3, s0
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7fe fd4a 	bl	8000588 <__aeabi_f2d>
 8001af4:	4602      	mov	r2, r0
 8001af6:	460b      	mov	r3, r1
 8001af8:	4816      	ldr	r0, [pc, #88]	; (8001b54 <main+0x114>)
 8001afa:	f005 f80b 	bl	8006b14 <iprintf>
			printf("Ki = %f\r\n",Ctrl_Get_Ki());
 8001afe:	f7ff fad9 	bl	80010b4 <Ctrl_Get_Ki>
 8001b02:	ee10 3a10 	vmov	r3, s0
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7fe fd3e 	bl	8000588 <__aeabi_f2d>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	460b      	mov	r3, r1
 8001b10:	4811      	ldr	r0, [pc, #68]	; (8001b58 <main+0x118>)
 8001b12:	f004 ffff 	bl	8006b14 <iprintf>
		}

		HAL_Delay(1000);
 8001b16:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b1a:	f000 fd21 	bl	8002560 <HAL_Delay>
		if(reglage_asserv){
 8001b1e:	e7d2      	b.n	8001ac6 <main+0x86>
 8001b20:	0800a390 	.word	0x0800a390
 8001b24:	0800a3a8 	.word	0x0800a3a8
 8001b28:	08001975 	.word	0x08001975
 8001b2c:	0800a3c0 	.word	0x0800a3c0
 8001b30:	080019cd 	.word	0x080019cd
 8001b34:	20000648 	.word	0x20000648
 8001b38:	20000580 	.word	0x20000580
 8001b3c:	40020800 	.word	0x40020800
 8001b40:	00000000 	.word	0x00000000
 8001b44:	20000690 	.word	0x20000690
 8001b48:	20000574 	.word	0x20000574
 8001b4c:	20000600 	.word	0x20000600
 8001b50:	20000558 	.word	0x20000558
 8001b54:	0800a3d8 	.word	0x0800a3d8
 8001b58:	0800a3e4 	.word	0x0800a3e4

08001b5c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b094      	sub	sp, #80	; 0x50
 8001b60:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b62:	f107 031c 	add.w	r3, r7, #28
 8001b66:	2234      	movs	r2, #52	; 0x34
 8001b68:	2100      	movs	r1, #0
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f004 fb60 	bl	8006230 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b70:	f107 0308 	add.w	r3, r7, #8
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001b80:	2300      	movs	r3, #0
 8001b82:	607b      	str	r3, [r7, #4]
 8001b84:	4b2a      	ldr	r3, [pc, #168]	; (8001c30 <SystemClock_Config+0xd4>)
 8001b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b88:	4a29      	ldr	r2, [pc, #164]	; (8001c30 <SystemClock_Config+0xd4>)
 8001b8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b8e:	6413      	str	r3, [r2, #64]	; 0x40
 8001b90:	4b27      	ldr	r3, [pc, #156]	; (8001c30 <SystemClock_Config+0xd4>)
 8001b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b98:	607b      	str	r3, [r7, #4]
 8001b9a:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	603b      	str	r3, [r7, #0]
 8001ba0:	4b24      	ldr	r3, [pc, #144]	; (8001c34 <SystemClock_Config+0xd8>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001ba8:	4a22      	ldr	r2, [pc, #136]	; (8001c34 <SystemClock_Config+0xd8>)
 8001baa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bae:	6013      	str	r3, [r2, #0]
 8001bb0:	4b20      	ldr	r3, [pc, #128]	; (8001c34 <SystemClock_Config+0xd8>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001bb8:	603b      	str	r3, [r7, #0]
 8001bba:	683b      	ldr	r3, [r7, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bc4:	2310      	movs	r3, #16
 8001bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 16;
 8001bd0:	2310      	movs	r3, #16
 8001bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 336;
 8001bd4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001bd8:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001bda:	2304      	movs	r3, #4
 8001bdc:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8001bde:	2302      	movs	r3, #2
 8001be0:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 8001be2:	2302      	movs	r3, #2
 8001be4:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001be6:	f107 031c 	add.w	r3, r7, #28
 8001bea:	4618      	mov	r0, r3
 8001bec:	f001 feca 	bl	8003984 <HAL_RCC_OscConfig>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <SystemClock_Config+0x9e>
	{
		Error_Handler();
 8001bf6:	f000 f867 	bl	8001cc8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bfa:	230f      	movs	r3, #15
 8001bfc:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bfe:	2302      	movs	r3, #2
 8001c00:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c02:	2300      	movs	r3, #0
 8001c04:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c0a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c10:	f107 0308 	add.w	r3, r7, #8
 8001c14:	2102      	movs	r1, #2
 8001c16:	4618      	mov	r0, r3
 8001c18:	f001 fbe8 	bl	80033ec <HAL_RCC_ClockConfig>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <SystemClock_Config+0xca>
	{
		Error_Handler();
 8001c22:	f000 f851 	bl	8001cc8 <Error_Handler>
	}
}
 8001c26:	bf00      	nop
 8001c28:	3750      	adds	r7, #80	; 0x50
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40023800 	.word	0x40023800
 8001c34:	40007000 	.word	0x40007000

08001c38 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart){
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2){
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a06      	ldr	r2, [pc, #24]	; (8001c60 <HAL_UART_RxCpltCallback+0x28>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d106      	bne.n	8001c58 <HAL_UART_RxCpltCallback+0x20>
		shell_char_received();
 8001c4a:	f7ff fcbd 	bl	80015c8 <shell_char_received>
		HAL_UART_Receive_IT(&huart2, (uint8_t*)&c, 1);
 8001c4e:	2201      	movs	r2, #1
 8001c50:	4904      	ldr	r1, [pc, #16]	; (8001c64 <HAL_UART_RxCpltCallback+0x2c>)
 8001c52:	4805      	ldr	r0, [pc, #20]	; (8001c68 <HAL_UART_RxCpltCallback+0x30>)
 8001c54:	f003 fbd5 	bl	8005402 <HAL_UART_Receive_IT>
	}
}
 8001c58:	bf00      	nop
 8001c5a:	3708      	adds	r7, #8
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	40004400 	.word	0x40004400
 8001c64:	20000228 	.word	0x20000228
 8001c68:	200006d8 	.word	0x200006d8

08001c6c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a0b      	ldr	r2, [pc, #44]	; (8001ca8 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d10f      	bne.n	8001c9e <HAL_TIM_PeriodElapsedCallback+0x32>
		//Ctrl_SpeedControl();

		if(reglage_asserv)
 8001c7e:	4b0b      	ldr	r3, [pc, #44]	; (8001cac <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d00b      	beq.n	8001c9e <HAL_TIM_PeriodElapsedCallback+0x32>
			printf("%f\r\n",Ctrl_SpeedControl());
 8001c86:	f7ff fa23 	bl	80010d0 <Ctrl_SpeedControl>
 8001c8a:	ee10 3a10 	vmov	r3, s0
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7fe fc7a 	bl	8000588 <__aeabi_f2d>
 8001c94:	4602      	mov	r2, r0
 8001c96:	460b      	mov	r3, r1
 8001c98:	4805      	ldr	r0, [pc, #20]	; (8001cb0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001c9a:	f004 ff3b 	bl	8006b14 <iprintf>
	}
}
 8001c9e:	bf00      	nop
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	40001000 	.word	0x40001000
 8001cac:	20000558 	.word	0x20000558
 8001cb0:	0800a3f0 	.word	0x0800a3f0

08001cb4 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1){
		//uint32_t val = HAL_ADC_GetValue(&hadc1);
		//printf("val = %ld\r\n", val);
		//HAL_ADC_Start_IT(&hadc1);
	}
}
 8001cbc:	bf00      	nop
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ccc:	b672      	cpsid	i
}
 8001cce:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001cd0:	e7fe      	b.n	8001cd0 <Error_Handler+0x8>
	...

08001cd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	607b      	str	r3, [r7, #4]
 8001cde:	4b10      	ldr	r3, [pc, #64]	; (8001d20 <HAL_MspInit+0x4c>)
 8001ce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ce2:	4a0f      	ldr	r2, [pc, #60]	; (8001d20 <HAL_MspInit+0x4c>)
 8001ce4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ce8:	6453      	str	r3, [r2, #68]	; 0x44
 8001cea:	4b0d      	ldr	r3, [pc, #52]	; (8001d20 <HAL_MspInit+0x4c>)
 8001cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cf2:	607b      	str	r3, [r7, #4]
 8001cf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	603b      	str	r3, [r7, #0]
 8001cfa:	4b09      	ldr	r3, [pc, #36]	; (8001d20 <HAL_MspInit+0x4c>)
 8001cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfe:	4a08      	ldr	r2, [pc, #32]	; (8001d20 <HAL_MspInit+0x4c>)
 8001d00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d04:	6413      	str	r3, [r2, #64]	; 0x40
 8001d06:	4b06      	ldr	r3, [pc, #24]	; (8001d20 <HAL_MspInit+0x4c>)
 8001d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d0e:	603b      	str	r3, [r7, #0]
 8001d10:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d12:	2007      	movs	r0, #7
 8001d14:	f001 f8e8 	bl	8002ee8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d18:	bf00      	nop
 8001d1a:	3708      	adds	r7, #8
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	40023800 	.word	0x40023800

08001d24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d28:	e7fe      	b.n	8001d28 <NMI_Handler+0x4>

08001d2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d2e:	e7fe      	b.n	8001d2e <HardFault_Handler+0x4>

08001d30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d34:	e7fe      	b.n	8001d34 <MemManage_Handler+0x4>

08001d36 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d36:	b480      	push	{r7}
 8001d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d3a:	e7fe      	b.n	8001d3a <BusFault_Handler+0x4>

08001d3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d40:	e7fe      	b.n	8001d40 <UsageFault_Handler+0x4>

08001d42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d42:	b480      	push	{r7}
 8001d44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d46:	bf00      	nop
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr

08001d50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d54:	bf00      	nop
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr

08001d5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d62:	bf00      	nop
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d70:	f000 fbd6 	bl	8002520 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d74:	bf00      	nop
 8001d76:	bd80      	pop	{r7, pc}

08001d78 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001d7c:	4802      	ldr	r0, [pc, #8]	; (8001d88 <ADC_IRQHandler+0x10>)
 8001d7e:	f000 fc56 	bl	800262e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	200005b8 	.word	0x200005b8

08001d8c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d90:	4802      	ldr	r0, [pc, #8]	; (8001d9c <USART2_IRQHandler+0x10>)
 8001d92:	f003 fb67 	bl	8005464 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d96:	bf00      	nop
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	200006d8 	.word	0x200006d8

08001da0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001da4:	4802      	ldr	r0, [pc, #8]	; (8001db0 <TIM6_DAC_IRQHandler+0x10>)
 8001da6:	f002 fba1 	bl	80044ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001daa:	bf00      	nop
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20000600 	.word	0x20000600

08001db4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
	return 1;
 8001db8:	2301      	movs	r3, #1
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr

08001dc4 <_kill>:

int _kill(int pid, int sig)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001dce:	f004 fa05 	bl	80061dc <__errno>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2216      	movs	r2, #22
 8001dd6:	601a      	str	r2, [r3, #0]
	return -1;
 8001dd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3708      	adds	r7, #8
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <_exit>:

void _exit (int status)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001dec:	f04f 31ff 	mov.w	r1, #4294967295
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f7ff ffe7 	bl	8001dc4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001df6:	e7fe      	b.n	8001df6 <_exit+0x12>

08001df8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b086      	sub	sp, #24
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	60f8      	str	r0, [r7, #12]
 8001e00:	60b9      	str	r1, [r7, #8]
 8001e02:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e04:	2300      	movs	r3, #0
 8001e06:	617b      	str	r3, [r7, #20]
 8001e08:	e00a      	b.n	8001e20 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001e0a:	f3af 8000 	nop.w
 8001e0e:	4601      	mov	r1, r0
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	1c5a      	adds	r2, r3, #1
 8001e14:	60ba      	str	r2, [r7, #8]
 8001e16:	b2ca      	uxtb	r2, r1
 8001e18:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	617b      	str	r3, [r7, #20]
 8001e20:	697a      	ldr	r2, [r7, #20]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	dbf0      	blt.n	8001e0a <_read+0x12>
	}

return len;
 8001e28:	687b      	ldr	r3, [r7, #4]
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3718      	adds	r7, #24
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e32:	b580      	push	{r7, lr}
 8001e34:	b086      	sub	sp, #24
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	60f8      	str	r0, [r7, #12]
 8001e3a:	60b9      	str	r1, [r7, #8]
 8001e3c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e3e:	2300      	movs	r3, #0
 8001e40:	617b      	str	r3, [r7, #20]
 8001e42:	e009      	b.n	8001e58 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	1c5a      	adds	r2, r3, #1
 8001e48:	60ba      	str	r2, [r7, #8]
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff faf9 	bl	8001444 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	3301      	adds	r3, #1
 8001e56:	617b      	str	r3, [r7, #20]
 8001e58:	697a      	ldr	r2, [r7, #20]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	dbf1      	blt.n	8001e44 <_write+0x12>
	}
	return len;
 8001e60:	687b      	ldr	r3, [r7, #4]
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3718      	adds	r7, #24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <_close>:

int _close(int file)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	b083      	sub	sp, #12
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
	return -1;
 8001e72:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr

08001e82 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e82:	b480      	push	{r7}
 8001e84:	b083      	sub	sp, #12
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
 8001e8a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e92:	605a      	str	r2, [r3, #4]
	return 0;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	370c      	adds	r7, #12
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr

08001ea2 <_isatty>:

int _isatty(int file)
{
 8001ea2:	b480      	push	{r7}
 8001ea4:	b083      	sub	sp, #12
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	6078      	str	r0, [r7, #4]
	return 1;
 8001eaa:	2301      	movs	r3, #1
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b085      	sub	sp, #20
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	60f8      	str	r0, [r7, #12]
 8001ec0:	60b9      	str	r1, [r7, #8]
 8001ec2:	607a      	str	r2, [r7, #4]
	return 0;
 8001ec4:	2300      	movs	r3, #0
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3714      	adds	r7, #20
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
	...

08001ed4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b086      	sub	sp, #24
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001edc:	4a14      	ldr	r2, [pc, #80]	; (8001f30 <_sbrk+0x5c>)
 8001ede:	4b15      	ldr	r3, [pc, #84]	; (8001f34 <_sbrk+0x60>)
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ee8:	4b13      	ldr	r3, [pc, #76]	; (8001f38 <_sbrk+0x64>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d102      	bne.n	8001ef6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ef0:	4b11      	ldr	r3, [pc, #68]	; (8001f38 <_sbrk+0x64>)
 8001ef2:	4a12      	ldr	r2, [pc, #72]	; (8001f3c <_sbrk+0x68>)
 8001ef4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ef6:	4b10      	ldr	r3, [pc, #64]	; (8001f38 <_sbrk+0x64>)
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4413      	add	r3, r2
 8001efe:	693a      	ldr	r2, [r7, #16]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d207      	bcs.n	8001f14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f04:	f004 f96a 	bl	80061dc <__errno>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	220c      	movs	r2, #12
 8001f0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f12:	e009      	b.n	8001f28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f14:	4b08      	ldr	r3, [pc, #32]	; (8001f38 <_sbrk+0x64>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f1a:	4b07      	ldr	r3, [pc, #28]	; (8001f38 <_sbrk+0x64>)
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4413      	add	r3, r2
 8001f22:	4a05      	ldr	r2, [pc, #20]	; (8001f38 <_sbrk+0x64>)
 8001f24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f26:	68fb      	ldr	r3, [r7, #12]
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3718      	adds	r7, #24
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	20020000 	.word	0x20020000
 8001f34:	00000400 	.word	0x00000400
 8001f38:	2000055c 	.word	0x2000055c
 8001f3c:	20000730 	.word	0x20000730

08001f40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f44:	4b06      	ldr	r3, [pc, #24]	; (8001f60 <SystemInit+0x20>)
 8001f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f4a:	4a05      	ldr	r2, [pc, #20]	; (8001f60 <SystemInit+0x20>)
 8001f4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f54:	bf00      	nop
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	e000ed00 	.word	0xe000ed00

08001f64 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b096      	sub	sp, #88	; 0x58
 8001f68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f6a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001f6e:	2200      	movs	r2, #0
 8001f70:	601a      	str	r2, [r3, #0]
 8001f72:	605a      	str	r2, [r3, #4]
 8001f74:	609a      	str	r2, [r3, #8]
 8001f76:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f78:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f86:	2200      	movs	r2, #0
 8001f88:	601a      	str	r2, [r3, #0]
 8001f8a:	605a      	str	r2, [r3, #4]
 8001f8c:	609a      	str	r2, [r3, #8]
 8001f8e:	60da      	str	r2, [r3, #12]
 8001f90:	611a      	str	r2, [r3, #16]
 8001f92:	615a      	str	r2, [r3, #20]
 8001f94:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f96:	1d3b      	adds	r3, r7, #4
 8001f98:	2220      	movs	r2, #32
 8001f9a:	2100      	movs	r1, #0
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f004 f947 	bl	8006230 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001fa2:	4b3e      	ldr	r3, [pc, #248]	; (800209c <MX_TIM1_Init+0x138>)
 8001fa4:	4a3e      	ldr	r2, [pc, #248]	; (80020a0 <MX_TIM1_Init+0x13c>)
 8001fa6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001fa8:	4b3c      	ldr	r3, [pc, #240]	; (800209c <MX_TIM1_Init+0x138>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fae:	4b3b      	ldr	r3, [pc, #236]	; (800209c <MX_TIM1_Init+0x138>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3360-1;
 8001fb4:	4b39      	ldr	r3, [pc, #228]	; (800209c <MX_TIM1_Init+0x138>)
 8001fb6:	f640 521f 	movw	r2, #3359	; 0xd1f
 8001fba:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fbc:	4b37      	ldr	r3, [pc, #220]	; (800209c <MX_TIM1_Init+0x138>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001fc2:	4b36      	ldr	r3, [pc, #216]	; (800209c <MX_TIM1_Init+0x138>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fc8:	4b34      	ldr	r3, [pc, #208]	; (800209c <MX_TIM1_Init+0x138>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001fce:	4833      	ldr	r0, [pc, #204]	; (800209c <MX_TIM1_Init+0x138>)
 8001fd0:	f001 ff76 	bl	8003ec0 <HAL_TIM_Base_Init>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001fda:	f7ff fe75 	bl	8001cc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fe2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001fe4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001fe8:	4619      	mov	r1, r3
 8001fea:	482c      	ldr	r0, [pc, #176]	; (800209c <MX_TIM1_Init+0x138>)
 8001fec:	f002 fc48 	bl	8004880 <HAL_TIM_ConfigClockSource>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001ff6:	f7ff fe67 	bl	8001cc8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ffa:	4828      	ldr	r0, [pc, #160]	; (800209c <MX_TIM1_Init+0x138>)
 8001ffc:	f002 f820 	bl	8004040 <HAL_TIM_PWM_Init>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002006:	f7ff fe5f 	bl	8001cc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800200a:	2300      	movs	r3, #0
 800200c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800200e:	2300      	movs	r3, #0
 8002010:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002012:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002016:	4619      	mov	r1, r3
 8002018:	4820      	ldr	r0, [pc, #128]	; (800209c <MX_TIM1_Init+0x138>)
 800201a:	f003 f831 	bl	8005080 <HAL_TIMEx_MasterConfigSynchronization>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002024:	f7ff fe50 	bl	8001cc8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002028:	2360      	movs	r3, #96	; 0x60
 800202a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800202c:	2300      	movs	r3, #0
 800202e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002030:	2300      	movs	r3, #0
 8002032:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002034:	2300      	movs	r3, #0
 8002036:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002038:	2300      	movs	r3, #0
 800203a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800203c:	2300      	movs	r3, #0
 800203e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002040:	2300      	movs	r3, #0
 8002042:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002044:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002048:	2200      	movs	r2, #0
 800204a:	4619      	mov	r1, r3
 800204c:	4813      	ldr	r0, [pc, #76]	; (800209c <MX_TIM1_Init+0x138>)
 800204e:	f002 fb55 	bl	80046fc <HAL_TIM_PWM_ConfigChannel>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002058:	f7ff fe36 	bl	8001cc8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800205c:	2300      	movs	r3, #0
 800205e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002060:	2300      	movs	r3, #0
 8002062:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002064:	2300      	movs	r3, #0
 8002066:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002068:	2300      	movs	r3, #0
 800206a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800206c:	2300      	movs	r3, #0
 800206e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002070:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002074:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002076:	2300      	movs	r3, #0
 8002078:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800207a:	1d3b      	adds	r3, r7, #4
 800207c:	4619      	mov	r1, r3
 800207e:	4807      	ldr	r0, [pc, #28]	; (800209c <MX_TIM1_Init+0x138>)
 8002080:	f003 f87a 	bl	8005178 <HAL_TIMEx_ConfigBreakDeadTime>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 800208a:	f7ff fe1d 	bl	8001cc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800208e:	4803      	ldr	r0, [pc, #12]	; (800209c <MX_TIM1_Init+0x138>)
 8002090:	f000 f916 	bl	80022c0 <HAL_TIM_MspPostInit>

}
 8002094:	bf00      	nop
 8002096:	3758      	adds	r7, #88	; 0x58
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	20000648 	.word	0x20000648
 80020a0:	40010000 	.word	0x40010000

080020a4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b08c      	sub	sp, #48	; 0x30
 80020a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80020aa:	f107 030c 	add.w	r3, r7, #12
 80020ae:	2224      	movs	r2, #36	; 0x24
 80020b0:	2100      	movs	r1, #0
 80020b2:	4618      	mov	r0, r3
 80020b4:	f004 f8bc 	bl	8006230 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020b8:	1d3b      	adds	r3, r7, #4
 80020ba:	2200      	movs	r2, #0
 80020bc:	601a      	str	r2, [r3, #0]
 80020be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020c0:	4b21      	ldr	r3, [pc, #132]	; (8002148 <MX_TIM2_Init+0xa4>)
 80020c2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020c6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80020c8:	4b1f      	ldr	r3, [pc, #124]	; (8002148 <MX_TIM2_Init+0xa4>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020ce:	4b1e      	ldr	r3, [pc, #120]	; (8002148 <MX_TIM2_Init+0xa4>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80020d4:	4b1c      	ldr	r3, [pc, #112]	; (8002148 <MX_TIM2_Init+0xa4>)
 80020d6:	f04f 32ff 	mov.w	r2, #4294967295
 80020da:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020dc:	4b1a      	ldr	r3, [pc, #104]	; (8002148 <MX_TIM2_Init+0xa4>)
 80020de:	2200      	movs	r2, #0
 80020e0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020e2:	4b19      	ldr	r3, [pc, #100]	; (8002148 <MX_TIM2_Init+0xa4>)
 80020e4:	2280      	movs	r2, #128	; 0x80
 80020e6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80020e8:	2303      	movs	r3, #3
 80020ea:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80020ec:	2300      	movs	r3, #0
 80020ee:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80020f0:	2301      	movs	r3, #1
 80020f2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80020f4:	2300      	movs	r3, #0
 80020f6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80020f8:	230a      	movs	r3, #10
 80020fa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80020fc:	2300      	movs	r3, #0
 80020fe:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002100:	2301      	movs	r3, #1
 8002102:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002104:	2300      	movs	r3, #0
 8002106:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002108:	2300      	movs	r3, #0
 800210a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800210c:	f107 030c 	add.w	r3, r7, #12
 8002110:	4619      	mov	r1, r3
 8002112:	480d      	ldr	r0, [pc, #52]	; (8002148 <MX_TIM2_Init+0xa4>)
 8002114:	f002 f8b6 	bl	8004284 <HAL_TIM_Encoder_Init>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800211e:	f7ff fdd3 	bl	8001cc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002122:	2300      	movs	r3, #0
 8002124:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002126:	2300      	movs	r3, #0
 8002128:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800212a:	1d3b      	adds	r3, r7, #4
 800212c:	4619      	mov	r1, r3
 800212e:	4806      	ldr	r0, [pc, #24]	; (8002148 <MX_TIM2_Init+0xa4>)
 8002130:	f002 ffa6 	bl	8005080 <HAL_TIMEx_MasterConfigSynchronization>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800213a:	f7ff fdc5 	bl	8001cc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800213e:	bf00      	nop
 8002140:	3730      	adds	r7, #48	; 0x30
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	20000690 	.word	0x20000690

0800214c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002152:	463b      	mov	r3, r7
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800215a:	4b15      	ldr	r3, [pc, #84]	; (80021b0 <MX_TIM6_Init+0x64>)
 800215c:	4a15      	ldr	r2, [pc, #84]	; (80021b4 <MX_TIM6_Init+0x68>)
 800215e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8400-1;
 8002160:	4b13      	ldr	r3, [pc, #76]	; (80021b0 <MX_TIM6_Init+0x64>)
 8002162:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8002166:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002168:	4b11      	ldr	r3, [pc, #68]	; (80021b0 <MX_TIM6_Init+0x64>)
 800216a:	2200      	movs	r2, #0
 800216c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 200;
 800216e:	4b10      	ldr	r3, [pc, #64]	; (80021b0 <MX_TIM6_Init+0x64>)
 8002170:	22c8      	movs	r2, #200	; 0xc8
 8002172:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002174:	4b0e      	ldr	r3, [pc, #56]	; (80021b0 <MX_TIM6_Init+0x64>)
 8002176:	2200      	movs	r2, #0
 8002178:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800217a:	480d      	ldr	r0, [pc, #52]	; (80021b0 <MX_TIM6_Init+0x64>)
 800217c:	f001 fea0 	bl	8003ec0 <HAL_TIM_Base_Init>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002186:	f7ff fd9f 	bl	8001cc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800218a:	2300      	movs	r3, #0
 800218c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800218e:	2300      	movs	r3, #0
 8002190:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002192:	463b      	mov	r3, r7
 8002194:	4619      	mov	r1, r3
 8002196:	4806      	ldr	r0, [pc, #24]	; (80021b0 <MX_TIM6_Init+0x64>)
 8002198:	f002 ff72 	bl	8005080 <HAL_TIMEx_MasterConfigSynchronization>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80021a2:	f7ff fd91 	bl	8001cc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80021a6:	bf00      	nop
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	20000600 	.word	0x20000600
 80021b4:	40001000 	.word	0x40001000

080021b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a18      	ldr	r2, [pc, #96]	; (8002228 <HAL_TIM_Base_MspInit+0x70>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d10e      	bne.n	80021e8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021ca:	2300      	movs	r3, #0
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	4b17      	ldr	r3, [pc, #92]	; (800222c <HAL_TIM_Base_MspInit+0x74>)
 80021d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d2:	4a16      	ldr	r2, [pc, #88]	; (800222c <HAL_TIM_Base_MspInit+0x74>)
 80021d4:	f043 0301 	orr.w	r3, r3, #1
 80021d8:	6453      	str	r3, [r2, #68]	; 0x44
 80021da:	4b14      	ldr	r3, [pc, #80]	; (800222c <HAL_TIM_Base_MspInit+0x74>)
 80021dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80021e6:	e01a      	b.n	800221e <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM6)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a10      	ldr	r2, [pc, #64]	; (8002230 <HAL_TIM_Base_MspInit+0x78>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d115      	bne.n	800221e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80021f2:	2300      	movs	r3, #0
 80021f4:	60bb      	str	r3, [r7, #8]
 80021f6:	4b0d      	ldr	r3, [pc, #52]	; (800222c <HAL_TIM_Base_MspInit+0x74>)
 80021f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fa:	4a0c      	ldr	r2, [pc, #48]	; (800222c <HAL_TIM_Base_MspInit+0x74>)
 80021fc:	f043 0310 	orr.w	r3, r3, #16
 8002200:	6413      	str	r3, [r2, #64]	; 0x40
 8002202:	4b0a      	ldr	r3, [pc, #40]	; (800222c <HAL_TIM_Base_MspInit+0x74>)
 8002204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002206:	f003 0310 	and.w	r3, r3, #16
 800220a:	60bb      	str	r3, [r7, #8]
 800220c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800220e:	2200      	movs	r2, #0
 8002210:	2100      	movs	r1, #0
 8002212:	2036      	movs	r0, #54	; 0x36
 8002214:	f000 fe73 	bl	8002efe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002218:	2036      	movs	r0, #54	; 0x36
 800221a:	f000 fe8c 	bl	8002f36 <HAL_NVIC_EnableIRQ>
}
 800221e:	bf00      	nop
 8002220:	3710      	adds	r7, #16
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40010000 	.word	0x40010000
 800222c:	40023800 	.word	0x40023800
 8002230:	40001000 	.word	0x40001000

08002234 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b08a      	sub	sp, #40	; 0x28
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800223c:	f107 0314 	add.w	r3, r7, #20
 8002240:	2200      	movs	r2, #0
 8002242:	601a      	str	r2, [r3, #0]
 8002244:	605a      	str	r2, [r3, #4]
 8002246:	609a      	str	r2, [r3, #8]
 8002248:	60da      	str	r2, [r3, #12]
 800224a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002254:	d12b      	bne.n	80022ae <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002256:	2300      	movs	r3, #0
 8002258:	613b      	str	r3, [r7, #16]
 800225a:	4b17      	ldr	r3, [pc, #92]	; (80022b8 <HAL_TIM_Encoder_MspInit+0x84>)
 800225c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225e:	4a16      	ldr	r2, [pc, #88]	; (80022b8 <HAL_TIM_Encoder_MspInit+0x84>)
 8002260:	f043 0301 	orr.w	r3, r3, #1
 8002264:	6413      	str	r3, [r2, #64]	; 0x40
 8002266:	4b14      	ldr	r3, [pc, #80]	; (80022b8 <HAL_TIM_Encoder_MspInit+0x84>)
 8002268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226a:	f003 0301 	and.w	r3, r3, #1
 800226e:	613b      	str	r3, [r7, #16]
 8002270:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002272:	2300      	movs	r3, #0
 8002274:	60fb      	str	r3, [r7, #12]
 8002276:	4b10      	ldr	r3, [pc, #64]	; (80022b8 <HAL_TIM_Encoder_MspInit+0x84>)
 8002278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227a:	4a0f      	ldr	r2, [pc, #60]	; (80022b8 <HAL_TIM_Encoder_MspInit+0x84>)
 800227c:	f043 0301 	orr.w	r3, r3, #1
 8002280:	6313      	str	r3, [r2, #48]	; 0x30
 8002282:	4b0d      	ldr	r3, [pc, #52]	; (80022b8 <HAL_TIM_Encoder_MspInit+0x84>)
 8002284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002286:	f003 0301 	and.w	r3, r3, #1
 800228a:	60fb      	str	r3, [r7, #12]
 800228c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 800228e:	2303      	movs	r3, #3
 8002290:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002292:	2302      	movs	r3, #2
 8002294:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002296:	2300      	movs	r3, #0
 8002298:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800229a:	2300      	movs	r3, #0
 800229c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800229e:	2301      	movs	r3, #1
 80022a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022a2:	f107 0314 	add.w	r3, r7, #20
 80022a6:	4619      	mov	r1, r3
 80022a8:	4804      	ldr	r0, [pc, #16]	; (80022bc <HAL_TIM_Encoder_MspInit+0x88>)
 80022aa:	f000 fef1 	bl	8003090 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80022ae:	bf00      	nop
 80022b0:	3728      	adds	r7, #40	; 0x28
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	40023800 	.word	0x40023800
 80022bc:	40020000 	.word	0x40020000

080022c0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b088      	sub	sp, #32
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c8:	f107 030c 	add.w	r3, r7, #12
 80022cc:	2200      	movs	r2, #0
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	605a      	str	r2, [r3, #4]
 80022d2:	609a      	str	r2, [r3, #8]
 80022d4:	60da      	str	r2, [r3, #12]
 80022d6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a12      	ldr	r2, [pc, #72]	; (8002328 <HAL_TIM_MspPostInit+0x68>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d11e      	bne.n	8002320 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022e2:	2300      	movs	r3, #0
 80022e4:	60bb      	str	r3, [r7, #8]
 80022e6:	4b11      	ldr	r3, [pc, #68]	; (800232c <HAL_TIM_MspPostInit+0x6c>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ea:	4a10      	ldr	r2, [pc, #64]	; (800232c <HAL_TIM_MspPostInit+0x6c>)
 80022ec:	f043 0301 	orr.w	r3, r3, #1
 80022f0:	6313      	str	r3, [r2, #48]	; 0x30
 80022f2:	4b0e      	ldr	r3, [pc, #56]	; (800232c <HAL_TIM_MspPostInit+0x6c>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	60bb      	str	r3, [r7, #8]
 80022fc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = MOT_ENA_Pin;
 80022fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002302:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002304:	2302      	movs	r3, #2
 8002306:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002308:	2300      	movs	r3, #0
 800230a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230c:	2300      	movs	r3, #0
 800230e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002310:	2301      	movs	r3, #1
 8002312:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MOT_ENA_GPIO_Port, &GPIO_InitStruct);
 8002314:	f107 030c 	add.w	r3, r7, #12
 8002318:	4619      	mov	r1, r3
 800231a:	4805      	ldr	r0, [pc, #20]	; (8002330 <HAL_TIM_MspPostInit+0x70>)
 800231c:	f000 feb8 	bl	8003090 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002320:	bf00      	nop
 8002322:	3720      	adds	r7, #32
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	40010000 	.word	0x40010000
 800232c:	40023800 	.word	0x40023800
 8002330:	40020000 	.word	0x40020000

08002334 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002338:	4b11      	ldr	r3, [pc, #68]	; (8002380 <MX_USART2_UART_Init+0x4c>)
 800233a:	4a12      	ldr	r2, [pc, #72]	; (8002384 <MX_USART2_UART_Init+0x50>)
 800233c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800233e:	4b10      	ldr	r3, [pc, #64]	; (8002380 <MX_USART2_UART_Init+0x4c>)
 8002340:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002344:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002346:	4b0e      	ldr	r3, [pc, #56]	; (8002380 <MX_USART2_UART_Init+0x4c>)
 8002348:	2200      	movs	r2, #0
 800234a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800234c:	4b0c      	ldr	r3, [pc, #48]	; (8002380 <MX_USART2_UART_Init+0x4c>)
 800234e:	2200      	movs	r2, #0
 8002350:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002352:	4b0b      	ldr	r3, [pc, #44]	; (8002380 <MX_USART2_UART_Init+0x4c>)
 8002354:	2200      	movs	r2, #0
 8002356:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002358:	4b09      	ldr	r3, [pc, #36]	; (8002380 <MX_USART2_UART_Init+0x4c>)
 800235a:	220c      	movs	r2, #12
 800235c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800235e:	4b08      	ldr	r3, [pc, #32]	; (8002380 <MX_USART2_UART_Init+0x4c>)
 8002360:	2200      	movs	r2, #0
 8002362:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002364:	4b06      	ldr	r3, [pc, #24]	; (8002380 <MX_USART2_UART_Init+0x4c>)
 8002366:	2200      	movs	r2, #0
 8002368:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800236a:	4805      	ldr	r0, [pc, #20]	; (8002380 <MX_USART2_UART_Init+0x4c>)
 800236c:	f002 ff6a 	bl	8005244 <HAL_UART_Init>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002376:	f7ff fca7 	bl	8001cc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800237a:	bf00      	nop
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	200006d8 	.word	0x200006d8
 8002384:	40004400 	.word	0x40004400

08002388 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b08a      	sub	sp, #40	; 0x28
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002390:	f107 0314 	add.w	r3, r7, #20
 8002394:	2200      	movs	r2, #0
 8002396:	601a      	str	r2, [r3, #0]
 8002398:	605a      	str	r2, [r3, #4]
 800239a:	609a      	str	r2, [r3, #8]
 800239c:	60da      	str	r2, [r3, #12]
 800239e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a1d      	ldr	r2, [pc, #116]	; (800241c <HAL_UART_MspInit+0x94>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d133      	bne.n	8002412 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80023aa:	2300      	movs	r3, #0
 80023ac:	613b      	str	r3, [r7, #16]
 80023ae:	4b1c      	ldr	r3, [pc, #112]	; (8002420 <HAL_UART_MspInit+0x98>)
 80023b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b2:	4a1b      	ldr	r2, [pc, #108]	; (8002420 <HAL_UART_MspInit+0x98>)
 80023b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023b8:	6413      	str	r3, [r2, #64]	; 0x40
 80023ba:	4b19      	ldr	r3, [pc, #100]	; (8002420 <HAL_UART_MspInit+0x98>)
 80023bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c2:	613b      	str	r3, [r7, #16]
 80023c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023c6:	2300      	movs	r3, #0
 80023c8:	60fb      	str	r3, [r7, #12]
 80023ca:	4b15      	ldr	r3, [pc, #84]	; (8002420 <HAL_UART_MspInit+0x98>)
 80023cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ce:	4a14      	ldr	r2, [pc, #80]	; (8002420 <HAL_UART_MspInit+0x98>)
 80023d0:	f043 0301 	orr.w	r3, r3, #1
 80023d4:	6313      	str	r3, [r2, #48]	; 0x30
 80023d6:	4b12      	ldr	r3, [pc, #72]	; (8002420 <HAL_UART_MspInit+0x98>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	60fb      	str	r3, [r7, #12]
 80023e0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80023e2:	230c      	movs	r3, #12
 80023e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e6:	2302      	movs	r3, #2
 80023e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ea:	2300      	movs	r3, #0
 80023ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ee:	2303      	movs	r3, #3
 80023f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80023f2:	2307      	movs	r3, #7
 80023f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f6:	f107 0314 	add.w	r3, r7, #20
 80023fa:	4619      	mov	r1, r3
 80023fc:	4809      	ldr	r0, [pc, #36]	; (8002424 <HAL_UART_MspInit+0x9c>)
 80023fe:	f000 fe47 	bl	8003090 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002402:	2200      	movs	r2, #0
 8002404:	2100      	movs	r1, #0
 8002406:	2026      	movs	r0, #38	; 0x26
 8002408:	f000 fd79 	bl	8002efe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800240c:	2026      	movs	r0, #38	; 0x26
 800240e:	f000 fd92 	bl	8002f36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002412:	bf00      	nop
 8002414:	3728      	adds	r7, #40	; 0x28
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	40004400 	.word	0x40004400
 8002420:	40023800 	.word	0x40023800
 8002424:	40020000 	.word	0x40020000

08002428 <Reset_Handler>:
 8002428:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002460 <LoopFillZerobss+0x12>
 800242c:	480d      	ldr	r0, [pc, #52]	; (8002464 <LoopFillZerobss+0x16>)
 800242e:	490e      	ldr	r1, [pc, #56]	; (8002468 <LoopFillZerobss+0x1a>)
 8002430:	4a0e      	ldr	r2, [pc, #56]	; (800246c <LoopFillZerobss+0x1e>)
 8002432:	2300      	movs	r3, #0
 8002434:	e002      	b.n	800243c <LoopCopyDataInit>

08002436 <CopyDataInit>:
 8002436:	58d4      	ldr	r4, [r2, r3]
 8002438:	50c4      	str	r4, [r0, r3]
 800243a:	3304      	adds	r3, #4

0800243c <LoopCopyDataInit>:
 800243c:	18c4      	adds	r4, r0, r3
 800243e:	428c      	cmp	r4, r1
 8002440:	d3f9      	bcc.n	8002436 <CopyDataInit>
 8002442:	4a0b      	ldr	r2, [pc, #44]	; (8002470 <LoopFillZerobss+0x22>)
 8002444:	4c0b      	ldr	r4, [pc, #44]	; (8002474 <LoopFillZerobss+0x26>)
 8002446:	2300      	movs	r3, #0
 8002448:	e001      	b.n	800244e <LoopFillZerobss>

0800244a <FillZerobss>:
 800244a:	6013      	str	r3, [r2, #0]
 800244c:	3204      	adds	r2, #4

0800244e <LoopFillZerobss>:
 800244e:	42a2      	cmp	r2, r4
 8002450:	d3fb      	bcc.n	800244a <FillZerobss>
 8002452:	f7ff fd75 	bl	8001f40 <SystemInit>
 8002456:	f003 fec7 	bl	80061e8 <__libc_init_array>
 800245a:	f7ff faf1 	bl	8001a40 <main>
 800245e:	4770      	bx	lr
 8002460:	20020000 	.word	0x20020000
 8002464:	20000000 	.word	0x20000000
 8002468:	200001fc 	.word	0x200001fc
 800246c:	0800a8cc 	.word	0x0800a8cc
 8002470:	20000200 	.word	0x20000200
 8002474:	20000730 	.word	0x20000730

08002478 <CAN1_RX0_IRQHandler>:
 8002478:	e7fe      	b.n	8002478 <CAN1_RX0_IRQHandler>
	...

0800247c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002480:	4b0e      	ldr	r3, [pc, #56]	; (80024bc <HAL_Init+0x40>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a0d      	ldr	r2, [pc, #52]	; (80024bc <HAL_Init+0x40>)
 8002486:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800248a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800248c:	4b0b      	ldr	r3, [pc, #44]	; (80024bc <HAL_Init+0x40>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a0a      	ldr	r2, [pc, #40]	; (80024bc <HAL_Init+0x40>)
 8002492:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002496:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002498:	4b08      	ldr	r3, [pc, #32]	; (80024bc <HAL_Init+0x40>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a07      	ldr	r2, [pc, #28]	; (80024bc <HAL_Init+0x40>)
 800249e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024a4:	2003      	movs	r0, #3
 80024a6:	f000 fd1f 	bl	8002ee8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024aa:	2000      	movs	r0, #0
 80024ac:	f000 f808 	bl	80024c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024b0:	f7ff fc10 	bl	8001cd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	40023c00 	.word	0x40023c00

080024c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024c8:	4b12      	ldr	r3, [pc, #72]	; (8002514 <HAL_InitTick+0x54>)
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	4b12      	ldr	r3, [pc, #72]	; (8002518 <HAL_InitTick+0x58>)
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	4619      	mov	r1, r3
 80024d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80024da:	fbb2 f3f3 	udiv	r3, r2, r3
 80024de:	4618      	mov	r0, r3
 80024e0:	f000 fd37 	bl	8002f52 <HAL_SYSTICK_Config>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d001      	beq.n	80024ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e00e      	b.n	800250c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2b0f      	cmp	r3, #15
 80024f2:	d80a      	bhi.n	800250a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024f4:	2200      	movs	r2, #0
 80024f6:	6879      	ldr	r1, [r7, #4]
 80024f8:	f04f 30ff 	mov.w	r0, #4294967295
 80024fc:	f000 fcff 	bl	8002efe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002500:	4a06      	ldr	r2, [pc, #24]	; (800251c <HAL_InitTick+0x5c>)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002506:	2300      	movs	r3, #0
 8002508:	e000      	b.n	800250c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
}
 800250c:	4618      	mov	r0, r3
 800250e:	3708      	adds	r7, #8
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	2000001c 	.word	0x2000001c
 8002518:	20000024 	.word	0x20000024
 800251c:	20000020 	.word	0x20000020

08002520 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002524:	4b06      	ldr	r3, [pc, #24]	; (8002540 <HAL_IncTick+0x20>)
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	461a      	mov	r2, r3
 800252a:	4b06      	ldr	r3, [pc, #24]	; (8002544 <HAL_IncTick+0x24>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4413      	add	r3, r2
 8002530:	4a04      	ldr	r2, [pc, #16]	; (8002544 <HAL_IncTick+0x24>)
 8002532:	6013      	str	r3, [r2, #0]
}
 8002534:	bf00      	nop
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	20000024 	.word	0x20000024
 8002544:	2000071c 	.word	0x2000071c

08002548 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  return uwTick;
 800254c:	4b03      	ldr	r3, [pc, #12]	; (800255c <HAL_GetTick+0x14>)
 800254e:	681b      	ldr	r3, [r3, #0]
}
 8002550:	4618      	mov	r0, r3
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	2000071c 	.word	0x2000071c

08002560 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002568:	f7ff ffee 	bl	8002548 <HAL_GetTick>
 800256c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002578:	d005      	beq.n	8002586 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800257a:	4b0a      	ldr	r3, [pc, #40]	; (80025a4 <HAL_Delay+0x44>)
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	461a      	mov	r2, r3
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	4413      	add	r3, r2
 8002584:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002586:	bf00      	nop
 8002588:	f7ff ffde 	bl	8002548 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	68fa      	ldr	r2, [r7, #12]
 8002594:	429a      	cmp	r2, r3
 8002596:	d8f7      	bhi.n	8002588 <HAL_Delay+0x28>
  {
  }
}
 8002598:	bf00      	nop
 800259a:	bf00      	nop
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20000024 	.word	0x20000024

080025a8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025b0:	2300      	movs	r3, #0
 80025b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d101      	bne.n	80025be <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e033      	b.n	8002626 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d109      	bne.n	80025da <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f7ff f906 	bl	80017d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2200      	movs	r2, #0
 80025d0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025de:	f003 0310 	and.w	r3, r3, #16
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d118      	bne.n	8002618 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ea:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80025ee:	f023 0302 	bic.w	r3, r3, #2
 80025f2:	f043 0202 	orr.w	r2, r3, #2
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f000 fa9e 	bl	8002b3c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260a:	f023 0303 	bic.w	r3, r3, #3
 800260e:	f043 0201 	orr.w	r2, r3, #1
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	641a      	str	r2, [r3, #64]	; 0x40
 8002616:	e001      	b.n	800261c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2200      	movs	r2, #0
 8002620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002624:	7bfb      	ldrb	r3, [r7, #15]
}
 8002626:	4618      	mov	r0, r3
 8002628:	3710      	adds	r7, #16
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}

0800262e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800262e:	b580      	push	{r7, lr}
 8002630:	b084      	sub	sp, #16
 8002632:	af00      	add	r7, sp, #0
 8002634:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002636:	2300      	movs	r3, #0
 8002638:	60fb      	str	r3, [r7, #12]
 800263a:	2300      	movs	r3, #0
 800263c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0302 	and.w	r3, r3, #2
 8002648:	2b02      	cmp	r3, #2
 800264a:	bf0c      	ite	eq
 800264c:	2301      	moveq	r3, #1
 800264e:	2300      	movne	r3, #0
 8002650:	b2db      	uxtb	r3, r3
 8002652:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	f003 0320 	and.w	r3, r3, #32
 800265e:	2b20      	cmp	r3, #32
 8002660:	bf0c      	ite	eq
 8002662:	2301      	moveq	r3, #1
 8002664:	2300      	movne	r3, #0
 8002666:	b2db      	uxtb	r3, r3
 8002668:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d049      	beq.n	8002704 <HAL_ADC_IRQHandler+0xd6>
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d046      	beq.n	8002704 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267a:	f003 0310 	and.w	r3, r3, #16
 800267e:	2b00      	cmp	r3, #0
 8002680:	d105      	bne.n	800268e <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002686:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d12b      	bne.n	80026f4 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d127      	bne.n	80026f4 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026aa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d006      	beq.n	80026c0 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d119      	bne.n	80026f4 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	685a      	ldr	r2, [r3, #4]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f022 0220 	bic.w	r2, r2, #32
 80026ce:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d105      	bne.n	80026f4 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ec:	f043 0201 	orr.w	r2, r3, #1
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f7ff fadd 	bl	8001cb4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f06f 0212 	mvn.w	r2, #18
 8002702:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0304 	and.w	r3, r3, #4
 800270e:	2b04      	cmp	r3, #4
 8002710:	bf0c      	ite	eq
 8002712:	2301      	moveq	r3, #1
 8002714:	2300      	movne	r3, #0
 8002716:	b2db      	uxtb	r3, r3
 8002718:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002724:	2b80      	cmp	r3, #128	; 0x80
 8002726:	bf0c      	ite	eq
 8002728:	2301      	moveq	r3, #1
 800272a:	2300      	movne	r3, #0
 800272c:	b2db      	uxtb	r3, r3
 800272e:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d057      	beq.n	80027e6 <HAL_ADC_IRQHandler+0x1b8>
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d054      	beq.n	80027e6 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002740:	f003 0310 	and.w	r3, r3, #16
 8002744:	2b00      	cmp	r3, #0
 8002746:	d105      	bne.n	8002754 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800275e:	2b00      	cmp	r3, #0
 8002760:	d139      	bne.n	80027d6 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002768:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800276c:	2b00      	cmp	r3, #0
 800276e:	d006      	beq.n	800277e <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800277a:	2b00      	cmp	r3, #0
 800277c:	d12b      	bne.n	80027d6 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002788:	2b00      	cmp	r3, #0
 800278a:	d124      	bne.n	80027d6 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002796:	2b00      	cmp	r3, #0
 8002798:	d11d      	bne.n	80027d6 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d119      	bne.n	80027d6 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	685a      	ldr	r2, [r3, #4]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027b0:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d105      	bne.n	80027d6 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ce:	f043 0201 	orr.w	r2, r3, #1
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 faac 	bl	8002d34 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f06f 020c 	mvn.w	r2, #12
 80027e4:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0301 	and.w	r3, r3, #1
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	bf0c      	ite	eq
 80027f4:	2301      	moveq	r3, #1
 80027f6:	2300      	movne	r3, #0
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002806:	2b40      	cmp	r3, #64	; 0x40
 8002808:	bf0c      	ite	eq
 800280a:	2301      	moveq	r3, #1
 800280c:	2300      	movne	r3, #0
 800280e:	b2db      	uxtb	r3, r3
 8002810:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d017      	beq.n	8002848 <HAL_ADC_IRQHandler+0x21a>
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d014      	beq.n	8002848 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 0301 	and.w	r3, r3, #1
 8002828:	2b01      	cmp	r3, #1
 800282a:	d10d      	bne.n	8002848 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002830:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f000 f839 	bl	80028b0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f06f 0201 	mvn.w	r2, #1
 8002846:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0320 	and.w	r3, r3, #32
 8002852:	2b20      	cmp	r3, #32
 8002854:	bf0c      	ite	eq
 8002856:	2301      	moveq	r3, #1
 8002858:	2300      	movne	r3, #0
 800285a:	b2db      	uxtb	r3, r3
 800285c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002868:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800286c:	bf0c      	ite	eq
 800286e:	2301      	moveq	r3, #1
 8002870:	2300      	movne	r3, #0
 8002872:	b2db      	uxtb	r3, r3
 8002874:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d015      	beq.n	80028a8 <HAL_ADC_IRQHandler+0x27a>
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d012      	beq.n	80028a8 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002886:	f043 0202 	orr.w	r2, r3, #2
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f06f 0220 	mvn.w	r2, #32
 8002896:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	f000 f813 	bl	80028c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f06f 0220 	mvn.w	r2, #32
 80028a6:	601a      	str	r2, [r3, #0]
  }
}
 80028a8:	bf00      	nop
 80028aa:	3710      	adds	r7, #16
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80028b8:	bf00      	nop
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr

080028c4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80028cc:	bf00      	nop
 80028ce:	370c      	adds	r7, #12
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr

080028d8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80028d8:	b480      	push	{r7}
 80028da:	b085      	sub	sp, #20
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80028e2:	2300      	movs	r3, #0
 80028e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d101      	bne.n	80028f4 <HAL_ADC_ConfigChannel+0x1c>
 80028f0:	2302      	movs	r3, #2
 80028f2:	e113      	b.n	8002b1c <HAL_ADC_ConfigChannel+0x244>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2201      	movs	r2, #1
 80028f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2b09      	cmp	r3, #9
 8002902:	d925      	bls.n	8002950 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	68d9      	ldr	r1, [r3, #12]
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	b29b      	uxth	r3, r3
 8002910:	461a      	mov	r2, r3
 8002912:	4613      	mov	r3, r2
 8002914:	005b      	lsls	r3, r3, #1
 8002916:	4413      	add	r3, r2
 8002918:	3b1e      	subs	r3, #30
 800291a:	2207      	movs	r2, #7
 800291c:	fa02 f303 	lsl.w	r3, r2, r3
 8002920:	43da      	mvns	r2, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	400a      	ands	r2, r1
 8002928:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	68d9      	ldr	r1, [r3, #12]
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	689a      	ldr	r2, [r3, #8]
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	b29b      	uxth	r3, r3
 800293a:	4618      	mov	r0, r3
 800293c:	4603      	mov	r3, r0
 800293e:	005b      	lsls	r3, r3, #1
 8002940:	4403      	add	r3, r0
 8002942:	3b1e      	subs	r3, #30
 8002944:	409a      	lsls	r2, r3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	430a      	orrs	r2, r1
 800294c:	60da      	str	r2, [r3, #12]
 800294e:	e022      	b.n	8002996 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	6919      	ldr	r1, [r3, #16]
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	b29b      	uxth	r3, r3
 800295c:	461a      	mov	r2, r3
 800295e:	4613      	mov	r3, r2
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	4413      	add	r3, r2
 8002964:	2207      	movs	r2, #7
 8002966:	fa02 f303 	lsl.w	r3, r2, r3
 800296a:	43da      	mvns	r2, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	400a      	ands	r2, r1
 8002972:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	6919      	ldr	r1, [r3, #16]
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	689a      	ldr	r2, [r3, #8]
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	b29b      	uxth	r3, r3
 8002984:	4618      	mov	r0, r3
 8002986:	4603      	mov	r3, r0
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	4403      	add	r3, r0
 800298c:	409a      	lsls	r2, r3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	430a      	orrs	r2, r1
 8002994:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	2b06      	cmp	r3, #6
 800299c:	d824      	bhi.n	80029e8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	4613      	mov	r3, r2
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	4413      	add	r3, r2
 80029ae:	3b05      	subs	r3, #5
 80029b0:	221f      	movs	r2, #31
 80029b2:	fa02 f303 	lsl.w	r3, r2, r3
 80029b6:	43da      	mvns	r2, r3
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	400a      	ands	r2, r1
 80029be:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	4618      	mov	r0, r3
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	685a      	ldr	r2, [r3, #4]
 80029d2:	4613      	mov	r3, r2
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	4413      	add	r3, r2
 80029d8:	3b05      	subs	r3, #5
 80029da:	fa00 f203 	lsl.w	r2, r0, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	430a      	orrs	r2, r1
 80029e4:	635a      	str	r2, [r3, #52]	; 0x34
 80029e6:	e04c      	b.n	8002a82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	2b0c      	cmp	r3, #12
 80029ee:	d824      	bhi.n	8002a3a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685a      	ldr	r2, [r3, #4]
 80029fa:	4613      	mov	r3, r2
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	4413      	add	r3, r2
 8002a00:	3b23      	subs	r3, #35	; 0x23
 8002a02:	221f      	movs	r2, #31
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	43da      	mvns	r2, r3
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	400a      	ands	r2, r1
 8002a10:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	b29b      	uxth	r3, r3
 8002a1e:	4618      	mov	r0, r3
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	685a      	ldr	r2, [r3, #4]
 8002a24:	4613      	mov	r3, r2
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	4413      	add	r3, r2
 8002a2a:	3b23      	subs	r3, #35	; 0x23
 8002a2c:	fa00 f203 	lsl.w	r2, r0, r3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	430a      	orrs	r2, r1
 8002a36:	631a      	str	r2, [r3, #48]	; 0x30
 8002a38:	e023      	b.n	8002a82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	685a      	ldr	r2, [r3, #4]
 8002a44:	4613      	mov	r3, r2
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	4413      	add	r3, r2
 8002a4a:	3b41      	subs	r3, #65	; 0x41
 8002a4c:	221f      	movs	r2, #31
 8002a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a52:	43da      	mvns	r2, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	400a      	ands	r2, r1
 8002a5a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	4618      	mov	r0, r3
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	685a      	ldr	r2, [r3, #4]
 8002a6e:	4613      	mov	r3, r2
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	4413      	add	r3, r2
 8002a74:	3b41      	subs	r3, #65	; 0x41
 8002a76:	fa00 f203 	lsl.w	r2, r0, r3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a82:	4b29      	ldr	r3, [pc, #164]	; (8002b28 <HAL_ADC_ConfigChannel+0x250>)
 8002a84:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a28      	ldr	r2, [pc, #160]	; (8002b2c <HAL_ADC_ConfigChannel+0x254>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d10f      	bne.n	8002ab0 <HAL_ADC_ConfigChannel+0x1d8>
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2b12      	cmp	r3, #18
 8002a96:	d10b      	bne.n	8002ab0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a1d      	ldr	r2, [pc, #116]	; (8002b2c <HAL_ADC_ConfigChannel+0x254>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d12b      	bne.n	8002b12 <HAL_ADC_ConfigChannel+0x23a>
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a1c      	ldr	r2, [pc, #112]	; (8002b30 <HAL_ADC_ConfigChannel+0x258>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d003      	beq.n	8002acc <HAL_ADC_ConfigChannel+0x1f4>
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2b11      	cmp	r3, #17
 8002aca:	d122      	bne.n	8002b12 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a11      	ldr	r2, [pc, #68]	; (8002b30 <HAL_ADC_ConfigChannel+0x258>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d111      	bne.n	8002b12 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002aee:	4b11      	ldr	r3, [pc, #68]	; (8002b34 <HAL_ADC_ConfigChannel+0x25c>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a11      	ldr	r2, [pc, #68]	; (8002b38 <HAL_ADC_ConfigChannel+0x260>)
 8002af4:	fba2 2303 	umull	r2, r3, r2, r3
 8002af8:	0c9a      	lsrs	r2, r3, #18
 8002afa:	4613      	mov	r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	4413      	add	r3, r2
 8002b00:	005b      	lsls	r3, r3, #1
 8002b02:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002b04:	e002      	b.n	8002b0c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	3b01      	subs	r3, #1
 8002b0a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1f9      	bne.n	8002b06 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002b1a:	2300      	movs	r3, #0
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3714      	adds	r7, #20
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr
 8002b28:	40012300 	.word	0x40012300
 8002b2c:	40012000 	.word	0x40012000
 8002b30:	10000012 	.word	0x10000012
 8002b34:	2000001c 	.word	0x2000001c
 8002b38:	431bde83 	.word	0x431bde83

08002b3c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b085      	sub	sp, #20
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b44:	4b79      	ldr	r3, [pc, #484]	; (8002d2c <ADC_Init+0x1f0>)
 8002b46:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	685a      	ldr	r2, [r3, #4]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	431a      	orrs	r2, r3
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	685a      	ldr	r2, [r3, #4]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	6859      	ldr	r1, [r3, #4]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	691b      	ldr	r3, [r3, #16]
 8002b7c:	021a      	lsls	r2, r3, #8
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	430a      	orrs	r2, r1
 8002b84:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	685a      	ldr	r2, [r3, #4]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002b94:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	6859      	ldr	r1, [r3, #4]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	689a      	ldr	r2, [r3, #8]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	430a      	orrs	r2, r1
 8002ba6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	689a      	ldr	r2, [r3, #8]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002bb6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	6899      	ldr	r1, [r3, #8]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	68da      	ldr	r2, [r3, #12]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bce:	4a58      	ldr	r2, [pc, #352]	; (8002d30 <ADC_Init+0x1f4>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d022      	beq.n	8002c1a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	689a      	ldr	r2, [r3, #8]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002be2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	6899      	ldr	r1, [r3, #8]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	6899      	ldr	r1, [r3, #8]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	430a      	orrs	r2, r1
 8002c16:	609a      	str	r2, [r3, #8]
 8002c18:	e00f      	b.n	8002c3a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	689a      	ldr	r2, [r3, #8]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c28:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	689a      	ldr	r2, [r3, #8]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c38:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	689a      	ldr	r2, [r3, #8]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f022 0202 	bic.w	r2, r2, #2
 8002c48:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	6899      	ldr	r1, [r3, #8]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	7e1b      	ldrb	r3, [r3, #24]
 8002c54:	005a      	lsls	r2, r3, #1
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	430a      	orrs	r2, r1
 8002c5c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d01b      	beq.n	8002ca0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	685a      	ldr	r2, [r3, #4]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c76:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	685a      	ldr	r2, [r3, #4]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002c86:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	6859      	ldr	r1, [r3, #4]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c92:	3b01      	subs	r3, #1
 8002c94:	035a      	lsls	r2, r3, #13
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	605a      	str	r2, [r3, #4]
 8002c9e:	e007      	b.n	8002cb0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	685a      	ldr	r2, [r3, #4]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cae:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002cbe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	69db      	ldr	r3, [r3, #28]
 8002cca:	3b01      	subs	r3, #1
 8002ccc:	051a      	lsls	r2, r3, #20
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	689a      	ldr	r2, [r3, #8]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002ce4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	6899      	ldr	r1, [r3, #8]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002cf2:	025a      	lsls	r2, r3, #9
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	430a      	orrs	r2, r1
 8002cfa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	689a      	ldr	r2, [r3, #8]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d0a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	6899      	ldr	r1, [r3, #8]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	695b      	ldr	r3, [r3, #20]
 8002d16:	029a      	lsls	r2, r3, #10
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	430a      	orrs	r2, r1
 8002d1e:	609a      	str	r2, [r3, #8]
}
 8002d20:	bf00      	nop
 8002d22:	3714      	adds	r7, #20
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr
 8002d2c:	40012300 	.word	0x40012300
 8002d30:	0f000001 	.word	0x0f000001

08002d34 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002d3c:	bf00      	nop
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr

08002d48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b085      	sub	sp, #20
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f003 0307 	and.w	r3, r3, #7
 8002d56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d58:	4b0c      	ldr	r3, [pc, #48]	; (8002d8c <__NVIC_SetPriorityGrouping+0x44>)
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d5e:	68ba      	ldr	r2, [r7, #8]
 8002d60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d64:	4013      	ands	r3, r2
 8002d66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d7a:	4a04      	ldr	r2, [pc, #16]	; (8002d8c <__NVIC_SetPriorityGrouping+0x44>)
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	60d3      	str	r3, [r2, #12]
}
 8002d80:	bf00      	nop
 8002d82:	3714      	adds	r7, #20
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr
 8002d8c:	e000ed00 	.word	0xe000ed00

08002d90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d90:	b480      	push	{r7}
 8002d92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d94:	4b04      	ldr	r3, [pc, #16]	; (8002da8 <__NVIC_GetPriorityGrouping+0x18>)
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	0a1b      	lsrs	r3, r3, #8
 8002d9a:	f003 0307 	and.w	r3, r3, #7
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr
 8002da8:	e000ed00 	.word	0xe000ed00

08002dac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	4603      	mov	r3, r0
 8002db4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	db0b      	blt.n	8002dd6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dbe:	79fb      	ldrb	r3, [r7, #7]
 8002dc0:	f003 021f 	and.w	r2, r3, #31
 8002dc4:	4907      	ldr	r1, [pc, #28]	; (8002de4 <__NVIC_EnableIRQ+0x38>)
 8002dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dca:	095b      	lsrs	r3, r3, #5
 8002dcc:	2001      	movs	r0, #1
 8002dce:	fa00 f202 	lsl.w	r2, r0, r2
 8002dd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002dd6:	bf00      	nop
 8002dd8:	370c      	adds	r7, #12
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	e000e100 	.word	0xe000e100

08002de8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	4603      	mov	r3, r0
 8002df0:	6039      	str	r1, [r7, #0]
 8002df2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	db0a      	blt.n	8002e12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	b2da      	uxtb	r2, r3
 8002e00:	490c      	ldr	r1, [pc, #48]	; (8002e34 <__NVIC_SetPriority+0x4c>)
 8002e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e06:	0112      	lsls	r2, r2, #4
 8002e08:	b2d2      	uxtb	r2, r2
 8002e0a:	440b      	add	r3, r1
 8002e0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e10:	e00a      	b.n	8002e28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	b2da      	uxtb	r2, r3
 8002e16:	4908      	ldr	r1, [pc, #32]	; (8002e38 <__NVIC_SetPriority+0x50>)
 8002e18:	79fb      	ldrb	r3, [r7, #7]
 8002e1a:	f003 030f 	and.w	r3, r3, #15
 8002e1e:	3b04      	subs	r3, #4
 8002e20:	0112      	lsls	r2, r2, #4
 8002e22:	b2d2      	uxtb	r2, r2
 8002e24:	440b      	add	r3, r1
 8002e26:	761a      	strb	r2, [r3, #24]
}
 8002e28:	bf00      	nop
 8002e2a:	370c      	adds	r7, #12
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr
 8002e34:	e000e100 	.word	0xe000e100
 8002e38:	e000ed00 	.word	0xe000ed00

08002e3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b089      	sub	sp, #36	; 0x24
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	60b9      	str	r1, [r7, #8]
 8002e46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f003 0307 	and.w	r3, r3, #7
 8002e4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	f1c3 0307 	rsb	r3, r3, #7
 8002e56:	2b04      	cmp	r3, #4
 8002e58:	bf28      	it	cs
 8002e5a:	2304      	movcs	r3, #4
 8002e5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	3304      	adds	r3, #4
 8002e62:	2b06      	cmp	r3, #6
 8002e64:	d902      	bls.n	8002e6c <NVIC_EncodePriority+0x30>
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	3b03      	subs	r3, #3
 8002e6a:	e000      	b.n	8002e6e <NVIC_EncodePriority+0x32>
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e70:	f04f 32ff 	mov.w	r2, #4294967295
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7a:	43da      	mvns	r2, r3
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	401a      	ands	r2, r3
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e84:	f04f 31ff 	mov.w	r1, #4294967295
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e8e:	43d9      	mvns	r1, r3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e94:	4313      	orrs	r3, r2
         );
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3724      	adds	r7, #36	; 0x24
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr
	...

08002ea4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	3b01      	subs	r3, #1
 8002eb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002eb4:	d301      	bcc.n	8002eba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e00f      	b.n	8002eda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002eba:	4a0a      	ldr	r2, [pc, #40]	; (8002ee4 <SysTick_Config+0x40>)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ec2:	210f      	movs	r1, #15
 8002ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ec8:	f7ff ff8e 	bl	8002de8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ecc:	4b05      	ldr	r3, [pc, #20]	; (8002ee4 <SysTick_Config+0x40>)
 8002ece:	2200      	movs	r2, #0
 8002ed0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ed2:	4b04      	ldr	r3, [pc, #16]	; (8002ee4 <SysTick_Config+0x40>)
 8002ed4:	2207      	movs	r2, #7
 8002ed6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ed8:	2300      	movs	r3, #0
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3708      	adds	r7, #8
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	e000e010 	.word	0xe000e010

08002ee8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	f7ff ff29 	bl	8002d48 <__NVIC_SetPriorityGrouping>
}
 8002ef6:	bf00      	nop
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002efe:	b580      	push	{r7, lr}
 8002f00:	b086      	sub	sp, #24
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	4603      	mov	r3, r0
 8002f06:	60b9      	str	r1, [r7, #8]
 8002f08:	607a      	str	r2, [r7, #4]
 8002f0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f10:	f7ff ff3e 	bl	8002d90 <__NVIC_GetPriorityGrouping>
 8002f14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	68b9      	ldr	r1, [r7, #8]
 8002f1a:	6978      	ldr	r0, [r7, #20]
 8002f1c:	f7ff ff8e 	bl	8002e3c <NVIC_EncodePriority>
 8002f20:	4602      	mov	r2, r0
 8002f22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f26:	4611      	mov	r1, r2
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7ff ff5d 	bl	8002de8 <__NVIC_SetPriority>
}
 8002f2e:	bf00      	nop
 8002f30:	3718      	adds	r7, #24
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f36:	b580      	push	{r7, lr}
 8002f38:	b082      	sub	sp, #8
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7ff ff31 	bl	8002dac <__NVIC_EnableIRQ>
}
 8002f4a:	bf00      	nop
 8002f4c:	3708      	adds	r7, #8
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b082      	sub	sp, #8
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f7ff ffa2 	bl	8002ea4 <SysTick_Config>
 8002f60:	4603      	mov	r3, r0
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3708      	adds	r7, #8
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}

08002f6a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f6a:	b580      	push	{r7, lr}
 8002f6c:	b084      	sub	sp, #16
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f76:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002f78:	f7ff fae6 	bl	8002548 <HAL_GetTick>
 8002f7c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	2b02      	cmp	r3, #2
 8002f88:	d008      	beq.n	8002f9c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2280      	movs	r2, #128	; 0x80
 8002f8e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e052      	b.n	8003042 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f022 0216 	bic.w	r2, r2, #22
 8002faa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	695a      	ldr	r2, [r3, #20]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fba:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d103      	bne.n	8002fcc <HAL_DMA_Abort+0x62>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d007      	beq.n	8002fdc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 0208 	bic.w	r2, r2, #8
 8002fda:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f022 0201 	bic.w	r2, r2, #1
 8002fea:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fec:	e013      	b.n	8003016 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fee:	f7ff faab 	bl	8002548 <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	2b05      	cmp	r3, #5
 8002ffa:	d90c      	bls.n	8003016 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2220      	movs	r2, #32
 8003000:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2203      	movs	r2, #3
 8003006:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e015      	b.n	8003042 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0301 	and.w	r3, r3, #1
 8003020:	2b00      	cmp	r3, #0
 8003022:	d1e4      	bne.n	8002fee <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003028:	223f      	movs	r2, #63	; 0x3f
 800302a:	409a      	lsls	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2201      	movs	r2, #1
 8003034:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003040:	2300      	movs	r3, #0
}
 8003042:	4618      	mov	r0, r3
 8003044:	3710      	adds	r7, #16
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}

0800304a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800304a:	b480      	push	{r7}
 800304c:	b083      	sub	sp, #12
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003058:	b2db      	uxtb	r3, r3
 800305a:	2b02      	cmp	r3, #2
 800305c:	d004      	beq.n	8003068 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2280      	movs	r2, #128	; 0x80
 8003062:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	e00c      	b.n	8003082 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2205      	movs	r2, #5
 800306c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f022 0201 	bic.w	r2, r2, #1
 800307e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
	...

08003090 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003090:	b480      	push	{r7}
 8003092:	b089      	sub	sp, #36	; 0x24
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800309a:	2300      	movs	r3, #0
 800309c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800309e:	2300      	movs	r3, #0
 80030a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80030a2:	2300      	movs	r3, #0
 80030a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030a6:	2300      	movs	r3, #0
 80030a8:	61fb      	str	r3, [r7, #28]
 80030aa:	e165      	b.n	8003378 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030ac:	2201      	movs	r2, #1
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	fa02 f303 	lsl.w	r3, r2, r3
 80030b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	697a      	ldr	r2, [r7, #20]
 80030bc:	4013      	ands	r3, r2
 80030be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80030c0:	693a      	ldr	r2, [r7, #16]
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	f040 8154 	bne.w	8003372 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	f003 0303 	and.w	r3, r3, #3
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d005      	beq.n	80030e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030de:	2b02      	cmp	r3, #2
 80030e0:	d130      	bne.n	8003144 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	005b      	lsls	r3, r3, #1
 80030ec:	2203      	movs	r2, #3
 80030ee:	fa02 f303 	lsl.w	r3, r2, r3
 80030f2:	43db      	mvns	r3, r3
 80030f4:	69ba      	ldr	r2, [r7, #24]
 80030f6:	4013      	ands	r3, r2
 80030f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	68da      	ldr	r2, [r3, #12]
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	005b      	lsls	r3, r3, #1
 8003102:	fa02 f303 	lsl.w	r3, r2, r3
 8003106:	69ba      	ldr	r2, [r7, #24]
 8003108:	4313      	orrs	r3, r2
 800310a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003118:	2201      	movs	r2, #1
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	fa02 f303 	lsl.w	r3, r2, r3
 8003120:	43db      	mvns	r3, r3
 8003122:	69ba      	ldr	r2, [r7, #24]
 8003124:	4013      	ands	r3, r2
 8003126:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	091b      	lsrs	r3, r3, #4
 800312e:	f003 0201 	and.w	r2, r3, #1
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	fa02 f303 	lsl.w	r3, r2, r3
 8003138:	69ba      	ldr	r2, [r7, #24]
 800313a:	4313      	orrs	r3, r2
 800313c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	69ba      	ldr	r2, [r7, #24]
 8003142:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f003 0303 	and.w	r3, r3, #3
 800314c:	2b03      	cmp	r3, #3
 800314e:	d017      	beq.n	8003180 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	005b      	lsls	r3, r3, #1
 800315a:	2203      	movs	r2, #3
 800315c:	fa02 f303 	lsl.w	r3, r2, r3
 8003160:	43db      	mvns	r3, r3
 8003162:	69ba      	ldr	r2, [r7, #24]
 8003164:	4013      	ands	r3, r2
 8003166:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	689a      	ldr	r2, [r3, #8]
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	005b      	lsls	r3, r3, #1
 8003170:	fa02 f303 	lsl.w	r3, r2, r3
 8003174:	69ba      	ldr	r2, [r7, #24]
 8003176:	4313      	orrs	r3, r2
 8003178:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f003 0303 	and.w	r3, r3, #3
 8003188:	2b02      	cmp	r3, #2
 800318a:	d123      	bne.n	80031d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800318c:	69fb      	ldr	r3, [r7, #28]
 800318e:	08da      	lsrs	r2, r3, #3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	3208      	adds	r2, #8
 8003194:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003198:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	f003 0307 	and.w	r3, r3, #7
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	220f      	movs	r2, #15
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	43db      	mvns	r3, r3
 80031aa:	69ba      	ldr	r2, [r7, #24]
 80031ac:	4013      	ands	r3, r2
 80031ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	691a      	ldr	r2, [r3, #16]
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	f003 0307 	and.w	r3, r3, #7
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	fa02 f303 	lsl.w	r3, r2, r3
 80031c0:	69ba      	ldr	r2, [r7, #24]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	08da      	lsrs	r2, r3, #3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	3208      	adds	r2, #8
 80031ce:	69b9      	ldr	r1, [r7, #24]
 80031d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	2203      	movs	r2, #3
 80031e0:	fa02 f303 	lsl.w	r3, r2, r3
 80031e4:	43db      	mvns	r3, r3
 80031e6:	69ba      	ldr	r2, [r7, #24]
 80031e8:	4013      	ands	r3, r2
 80031ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f003 0203 	and.w	r2, r3, #3
 80031f4:	69fb      	ldr	r3, [r7, #28]
 80031f6:	005b      	lsls	r3, r3, #1
 80031f8:	fa02 f303 	lsl.w	r3, r2, r3
 80031fc:	69ba      	ldr	r2, [r7, #24]
 80031fe:	4313      	orrs	r3, r2
 8003200:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	69ba      	ldr	r2, [r7, #24]
 8003206:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003210:	2b00      	cmp	r3, #0
 8003212:	f000 80ae 	beq.w	8003372 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003216:	2300      	movs	r3, #0
 8003218:	60fb      	str	r3, [r7, #12]
 800321a:	4b5d      	ldr	r3, [pc, #372]	; (8003390 <HAL_GPIO_Init+0x300>)
 800321c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800321e:	4a5c      	ldr	r2, [pc, #368]	; (8003390 <HAL_GPIO_Init+0x300>)
 8003220:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003224:	6453      	str	r3, [r2, #68]	; 0x44
 8003226:	4b5a      	ldr	r3, [pc, #360]	; (8003390 <HAL_GPIO_Init+0x300>)
 8003228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800322a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800322e:	60fb      	str	r3, [r7, #12]
 8003230:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003232:	4a58      	ldr	r2, [pc, #352]	; (8003394 <HAL_GPIO_Init+0x304>)
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	089b      	lsrs	r3, r3, #2
 8003238:	3302      	adds	r3, #2
 800323a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800323e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	f003 0303 	and.w	r3, r3, #3
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	220f      	movs	r2, #15
 800324a:	fa02 f303 	lsl.w	r3, r2, r3
 800324e:	43db      	mvns	r3, r3
 8003250:	69ba      	ldr	r2, [r7, #24]
 8003252:	4013      	ands	r3, r2
 8003254:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a4f      	ldr	r2, [pc, #316]	; (8003398 <HAL_GPIO_Init+0x308>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d025      	beq.n	80032aa <HAL_GPIO_Init+0x21a>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a4e      	ldr	r2, [pc, #312]	; (800339c <HAL_GPIO_Init+0x30c>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d01f      	beq.n	80032a6 <HAL_GPIO_Init+0x216>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a4d      	ldr	r2, [pc, #308]	; (80033a0 <HAL_GPIO_Init+0x310>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d019      	beq.n	80032a2 <HAL_GPIO_Init+0x212>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	4a4c      	ldr	r2, [pc, #304]	; (80033a4 <HAL_GPIO_Init+0x314>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d013      	beq.n	800329e <HAL_GPIO_Init+0x20e>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a4b      	ldr	r2, [pc, #300]	; (80033a8 <HAL_GPIO_Init+0x318>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d00d      	beq.n	800329a <HAL_GPIO_Init+0x20a>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a4a      	ldr	r2, [pc, #296]	; (80033ac <HAL_GPIO_Init+0x31c>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d007      	beq.n	8003296 <HAL_GPIO_Init+0x206>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a49      	ldr	r2, [pc, #292]	; (80033b0 <HAL_GPIO_Init+0x320>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d101      	bne.n	8003292 <HAL_GPIO_Init+0x202>
 800328e:	2306      	movs	r3, #6
 8003290:	e00c      	b.n	80032ac <HAL_GPIO_Init+0x21c>
 8003292:	2307      	movs	r3, #7
 8003294:	e00a      	b.n	80032ac <HAL_GPIO_Init+0x21c>
 8003296:	2305      	movs	r3, #5
 8003298:	e008      	b.n	80032ac <HAL_GPIO_Init+0x21c>
 800329a:	2304      	movs	r3, #4
 800329c:	e006      	b.n	80032ac <HAL_GPIO_Init+0x21c>
 800329e:	2303      	movs	r3, #3
 80032a0:	e004      	b.n	80032ac <HAL_GPIO_Init+0x21c>
 80032a2:	2302      	movs	r3, #2
 80032a4:	e002      	b.n	80032ac <HAL_GPIO_Init+0x21c>
 80032a6:	2301      	movs	r3, #1
 80032a8:	e000      	b.n	80032ac <HAL_GPIO_Init+0x21c>
 80032aa:	2300      	movs	r3, #0
 80032ac:	69fa      	ldr	r2, [r7, #28]
 80032ae:	f002 0203 	and.w	r2, r2, #3
 80032b2:	0092      	lsls	r2, r2, #2
 80032b4:	4093      	lsls	r3, r2
 80032b6:	69ba      	ldr	r2, [r7, #24]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032bc:	4935      	ldr	r1, [pc, #212]	; (8003394 <HAL_GPIO_Init+0x304>)
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	089b      	lsrs	r3, r3, #2
 80032c2:	3302      	adds	r3, #2
 80032c4:	69ba      	ldr	r2, [r7, #24]
 80032c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80032ca:	4b3a      	ldr	r3, [pc, #232]	; (80033b4 <HAL_GPIO_Init+0x324>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	43db      	mvns	r3, r3
 80032d4:	69ba      	ldr	r2, [r7, #24]
 80032d6:	4013      	ands	r3, r2
 80032d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d003      	beq.n	80032ee <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80032e6:	69ba      	ldr	r2, [r7, #24]
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	4313      	orrs	r3, r2
 80032ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80032ee:	4a31      	ldr	r2, [pc, #196]	; (80033b4 <HAL_GPIO_Init+0x324>)
 80032f0:	69bb      	ldr	r3, [r7, #24]
 80032f2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80032f4:	4b2f      	ldr	r3, [pc, #188]	; (80033b4 <HAL_GPIO_Init+0x324>)
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	43db      	mvns	r3, r3
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	4013      	ands	r3, r2
 8003302:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d003      	beq.n	8003318 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003310:	69ba      	ldr	r2, [r7, #24]
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	4313      	orrs	r3, r2
 8003316:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003318:	4a26      	ldr	r2, [pc, #152]	; (80033b4 <HAL_GPIO_Init+0x324>)
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800331e:	4b25      	ldr	r3, [pc, #148]	; (80033b4 <HAL_GPIO_Init+0x324>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	43db      	mvns	r3, r3
 8003328:	69ba      	ldr	r2, [r7, #24]
 800332a:	4013      	ands	r3, r2
 800332c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d003      	beq.n	8003342 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800333a:	69ba      	ldr	r2, [r7, #24]
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	4313      	orrs	r3, r2
 8003340:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003342:	4a1c      	ldr	r2, [pc, #112]	; (80033b4 <HAL_GPIO_Init+0x324>)
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003348:	4b1a      	ldr	r3, [pc, #104]	; (80033b4 <HAL_GPIO_Init+0x324>)
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	43db      	mvns	r3, r3
 8003352:	69ba      	ldr	r2, [r7, #24]
 8003354:	4013      	ands	r3, r2
 8003356:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d003      	beq.n	800336c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	4313      	orrs	r3, r2
 800336a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800336c:	4a11      	ldr	r2, [pc, #68]	; (80033b4 <HAL_GPIO_Init+0x324>)
 800336e:	69bb      	ldr	r3, [r7, #24]
 8003370:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	3301      	adds	r3, #1
 8003376:	61fb      	str	r3, [r7, #28]
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	2b0f      	cmp	r3, #15
 800337c:	f67f ae96 	bls.w	80030ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003380:	bf00      	nop
 8003382:	bf00      	nop
 8003384:	3724      	adds	r7, #36	; 0x24
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	40023800 	.word	0x40023800
 8003394:	40013800 	.word	0x40013800
 8003398:	40020000 	.word	0x40020000
 800339c:	40020400 	.word	0x40020400
 80033a0:	40020800 	.word	0x40020800
 80033a4:	40020c00 	.word	0x40020c00
 80033a8:	40021000 	.word	0x40021000
 80033ac:	40021400 	.word	0x40021400
 80033b0:	40021800 	.word	0x40021800
 80033b4:	40013c00 	.word	0x40013c00

080033b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	460b      	mov	r3, r1
 80033c2:	807b      	strh	r3, [r7, #2]
 80033c4:	4613      	mov	r3, r2
 80033c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033c8:	787b      	ldrb	r3, [r7, #1]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d003      	beq.n	80033d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033ce:	887a      	ldrh	r2, [r7, #2]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80033d4:	e003      	b.n	80033de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80033d6:	887b      	ldrh	r3, [r7, #2]
 80033d8:	041a      	lsls	r2, r3, #16
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	619a      	str	r2, [r3, #24]
}
 80033de:	bf00      	nop
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
	...

080033ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d101      	bne.n	8003400 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e0cc      	b.n	800359a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003400:	4b68      	ldr	r3, [pc, #416]	; (80035a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 030f 	and.w	r3, r3, #15
 8003408:	683a      	ldr	r2, [r7, #0]
 800340a:	429a      	cmp	r2, r3
 800340c:	d90c      	bls.n	8003428 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800340e:	4b65      	ldr	r3, [pc, #404]	; (80035a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003410:	683a      	ldr	r2, [r7, #0]
 8003412:	b2d2      	uxtb	r2, r2
 8003414:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003416:	4b63      	ldr	r3, [pc, #396]	; (80035a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 030f 	and.w	r3, r3, #15
 800341e:	683a      	ldr	r2, [r7, #0]
 8003420:	429a      	cmp	r2, r3
 8003422:	d001      	beq.n	8003428 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e0b8      	b.n	800359a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0302 	and.w	r3, r3, #2
 8003430:	2b00      	cmp	r3, #0
 8003432:	d020      	beq.n	8003476 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0304 	and.w	r3, r3, #4
 800343c:	2b00      	cmp	r3, #0
 800343e:	d005      	beq.n	800344c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003440:	4b59      	ldr	r3, [pc, #356]	; (80035a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	4a58      	ldr	r2, [pc, #352]	; (80035a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003446:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800344a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0308 	and.w	r3, r3, #8
 8003454:	2b00      	cmp	r3, #0
 8003456:	d005      	beq.n	8003464 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003458:	4b53      	ldr	r3, [pc, #332]	; (80035a8 <HAL_RCC_ClockConfig+0x1bc>)
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	4a52      	ldr	r2, [pc, #328]	; (80035a8 <HAL_RCC_ClockConfig+0x1bc>)
 800345e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003462:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003464:	4b50      	ldr	r3, [pc, #320]	; (80035a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	494d      	ldr	r1, [pc, #308]	; (80035a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003472:	4313      	orrs	r3, r2
 8003474:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0301 	and.w	r3, r3, #1
 800347e:	2b00      	cmp	r3, #0
 8003480:	d044      	beq.n	800350c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	2b01      	cmp	r3, #1
 8003488:	d107      	bne.n	800349a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800348a:	4b47      	ldr	r3, [pc, #284]	; (80035a8 <HAL_RCC_ClockConfig+0x1bc>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003492:	2b00      	cmp	r3, #0
 8003494:	d119      	bne.n	80034ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e07f      	b.n	800359a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d003      	beq.n	80034aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034a6:	2b03      	cmp	r3, #3
 80034a8:	d107      	bne.n	80034ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034aa:	4b3f      	ldr	r3, [pc, #252]	; (80035a8 <HAL_RCC_ClockConfig+0x1bc>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d109      	bne.n	80034ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e06f      	b.n	800359a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034ba:	4b3b      	ldr	r3, [pc, #236]	; (80035a8 <HAL_RCC_ClockConfig+0x1bc>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0302 	and.w	r3, r3, #2
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e067      	b.n	800359a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034ca:	4b37      	ldr	r3, [pc, #220]	; (80035a8 <HAL_RCC_ClockConfig+0x1bc>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f023 0203 	bic.w	r2, r3, #3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	4934      	ldr	r1, [pc, #208]	; (80035a8 <HAL_RCC_ClockConfig+0x1bc>)
 80034d8:	4313      	orrs	r3, r2
 80034da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034dc:	f7ff f834 	bl	8002548 <HAL_GetTick>
 80034e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034e2:	e00a      	b.n	80034fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034e4:	f7ff f830 	bl	8002548 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d901      	bls.n	80034fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034f6:	2303      	movs	r3, #3
 80034f8:	e04f      	b.n	800359a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034fa:	4b2b      	ldr	r3, [pc, #172]	; (80035a8 <HAL_RCC_ClockConfig+0x1bc>)
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	f003 020c 	and.w	r2, r3, #12
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	429a      	cmp	r2, r3
 800350a:	d1eb      	bne.n	80034e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800350c:	4b25      	ldr	r3, [pc, #148]	; (80035a4 <HAL_RCC_ClockConfig+0x1b8>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 030f 	and.w	r3, r3, #15
 8003514:	683a      	ldr	r2, [r7, #0]
 8003516:	429a      	cmp	r2, r3
 8003518:	d20c      	bcs.n	8003534 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800351a:	4b22      	ldr	r3, [pc, #136]	; (80035a4 <HAL_RCC_ClockConfig+0x1b8>)
 800351c:	683a      	ldr	r2, [r7, #0]
 800351e:	b2d2      	uxtb	r2, r2
 8003520:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003522:	4b20      	ldr	r3, [pc, #128]	; (80035a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 030f 	and.w	r3, r3, #15
 800352a:	683a      	ldr	r2, [r7, #0]
 800352c:	429a      	cmp	r2, r3
 800352e:	d001      	beq.n	8003534 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e032      	b.n	800359a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0304 	and.w	r3, r3, #4
 800353c:	2b00      	cmp	r3, #0
 800353e:	d008      	beq.n	8003552 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003540:	4b19      	ldr	r3, [pc, #100]	; (80035a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	4916      	ldr	r1, [pc, #88]	; (80035a8 <HAL_RCC_ClockConfig+0x1bc>)
 800354e:	4313      	orrs	r3, r2
 8003550:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0308 	and.w	r3, r3, #8
 800355a:	2b00      	cmp	r3, #0
 800355c:	d009      	beq.n	8003572 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800355e:	4b12      	ldr	r3, [pc, #72]	; (80035a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	691b      	ldr	r3, [r3, #16]
 800356a:	00db      	lsls	r3, r3, #3
 800356c:	490e      	ldr	r1, [pc, #56]	; (80035a8 <HAL_RCC_ClockConfig+0x1bc>)
 800356e:	4313      	orrs	r3, r2
 8003570:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003572:	f000 f855 	bl	8003620 <HAL_RCC_GetSysClockFreq>
 8003576:	4602      	mov	r2, r0
 8003578:	4b0b      	ldr	r3, [pc, #44]	; (80035a8 <HAL_RCC_ClockConfig+0x1bc>)
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	091b      	lsrs	r3, r3, #4
 800357e:	f003 030f 	and.w	r3, r3, #15
 8003582:	490a      	ldr	r1, [pc, #40]	; (80035ac <HAL_RCC_ClockConfig+0x1c0>)
 8003584:	5ccb      	ldrb	r3, [r1, r3]
 8003586:	fa22 f303 	lsr.w	r3, r2, r3
 800358a:	4a09      	ldr	r2, [pc, #36]	; (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 800358c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800358e:	4b09      	ldr	r3, [pc, #36]	; (80035b4 <HAL_RCC_ClockConfig+0x1c8>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4618      	mov	r0, r3
 8003594:	f7fe ff94 	bl	80024c0 <HAL_InitTick>

  return HAL_OK;
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3710      	adds	r7, #16
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	40023c00 	.word	0x40023c00
 80035a8:	40023800 	.word	0x40023800
 80035ac:	0800a3f8 	.word	0x0800a3f8
 80035b0:	2000001c 	.word	0x2000001c
 80035b4:	20000020 	.word	0x20000020

080035b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035b8:	b480      	push	{r7}
 80035ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035bc:	4b03      	ldr	r3, [pc, #12]	; (80035cc <HAL_RCC_GetHCLKFreq+0x14>)
 80035be:	681b      	ldr	r3, [r3, #0]
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	2000001c 	.word	0x2000001c

080035d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80035d4:	f7ff fff0 	bl	80035b8 <HAL_RCC_GetHCLKFreq>
 80035d8:	4602      	mov	r2, r0
 80035da:	4b05      	ldr	r3, [pc, #20]	; (80035f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	0a9b      	lsrs	r3, r3, #10
 80035e0:	f003 0307 	and.w	r3, r3, #7
 80035e4:	4903      	ldr	r1, [pc, #12]	; (80035f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035e6:	5ccb      	ldrb	r3, [r1, r3]
 80035e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	40023800 	.word	0x40023800
 80035f4:	0800a408 	.word	0x0800a408

080035f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80035fc:	f7ff ffdc 	bl	80035b8 <HAL_RCC_GetHCLKFreq>
 8003600:	4602      	mov	r2, r0
 8003602:	4b05      	ldr	r3, [pc, #20]	; (8003618 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	0b5b      	lsrs	r3, r3, #13
 8003608:	f003 0307 	and.w	r3, r3, #7
 800360c:	4903      	ldr	r1, [pc, #12]	; (800361c <HAL_RCC_GetPCLK2Freq+0x24>)
 800360e:	5ccb      	ldrb	r3, [r1, r3]
 8003610:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003614:	4618      	mov	r0, r3
 8003616:	bd80      	pop	{r7, pc}
 8003618:	40023800 	.word	0x40023800
 800361c:	0800a408 	.word	0x0800a408

08003620 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003620:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003624:	b088      	sub	sp, #32
 8003626:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003628:	2300      	movs	r3, #0
 800362a:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 800362c:	2300      	movs	r3, #0
 800362e:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8003630:	2300      	movs	r3, #0
 8003632:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8003634:	2300      	movs	r3, #0
 8003636:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8003638:	2300      	movs	r3, #0
 800363a:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800363c:	4bce      	ldr	r3, [pc, #824]	; (8003978 <HAL_RCC_GetSysClockFreq+0x358>)
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	f003 030c 	and.w	r3, r3, #12
 8003644:	2b0c      	cmp	r3, #12
 8003646:	f200 818d 	bhi.w	8003964 <HAL_RCC_GetSysClockFreq+0x344>
 800364a:	a201      	add	r2, pc, #4	; (adr r2, 8003650 <HAL_RCC_GetSysClockFreq+0x30>)
 800364c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003650:	08003685 	.word	0x08003685
 8003654:	08003965 	.word	0x08003965
 8003658:	08003965 	.word	0x08003965
 800365c:	08003965 	.word	0x08003965
 8003660:	0800368b 	.word	0x0800368b
 8003664:	08003965 	.word	0x08003965
 8003668:	08003965 	.word	0x08003965
 800366c:	08003965 	.word	0x08003965
 8003670:	08003691 	.word	0x08003691
 8003674:	08003965 	.word	0x08003965
 8003678:	08003965 	.word	0x08003965
 800367c:	08003965 	.word	0x08003965
 8003680:	08003805 	.word	0x08003805
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003684:	4bbd      	ldr	r3, [pc, #756]	; (800397c <HAL_RCC_GetSysClockFreq+0x35c>)
 8003686:	61bb      	str	r3, [r7, #24]
       break;
 8003688:	e16f      	b.n	800396a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800368a:	4bbd      	ldr	r3, [pc, #756]	; (8003980 <HAL_RCC_GetSysClockFreq+0x360>)
 800368c:	61bb      	str	r3, [r7, #24]
      break;
 800368e:	e16c      	b.n	800396a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003690:	4bb9      	ldr	r3, [pc, #740]	; (8003978 <HAL_RCC_GetSysClockFreq+0x358>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003698:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800369a:	4bb7      	ldr	r3, [pc, #732]	; (8003978 <HAL_RCC_GetSysClockFreq+0x358>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d053      	beq.n	800374e <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036a6:	4bb4      	ldr	r3, [pc, #720]	; (8003978 <HAL_RCC_GetSysClockFreq+0x358>)
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	099b      	lsrs	r3, r3, #6
 80036ac:	461a      	mov	r2, r3
 80036ae:	f04f 0300 	mov.w	r3, #0
 80036b2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80036b6:	f04f 0100 	mov.w	r1, #0
 80036ba:	ea02 0400 	and.w	r4, r2, r0
 80036be:	603c      	str	r4, [r7, #0]
 80036c0:	400b      	ands	r3, r1
 80036c2:	607b      	str	r3, [r7, #4]
 80036c4:	e9d7 4500 	ldrd	r4, r5, [r7]
 80036c8:	4620      	mov	r0, r4
 80036ca:	4629      	mov	r1, r5
 80036cc:	f04f 0200 	mov.w	r2, #0
 80036d0:	f04f 0300 	mov.w	r3, #0
 80036d4:	014b      	lsls	r3, r1, #5
 80036d6:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80036da:	0142      	lsls	r2, r0, #5
 80036dc:	4610      	mov	r0, r2
 80036de:	4619      	mov	r1, r3
 80036e0:	4623      	mov	r3, r4
 80036e2:	1ac0      	subs	r0, r0, r3
 80036e4:	462b      	mov	r3, r5
 80036e6:	eb61 0103 	sbc.w	r1, r1, r3
 80036ea:	f04f 0200 	mov.w	r2, #0
 80036ee:	f04f 0300 	mov.w	r3, #0
 80036f2:	018b      	lsls	r3, r1, #6
 80036f4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80036f8:	0182      	lsls	r2, r0, #6
 80036fa:	1a12      	subs	r2, r2, r0
 80036fc:	eb63 0301 	sbc.w	r3, r3, r1
 8003700:	f04f 0000 	mov.w	r0, #0
 8003704:	f04f 0100 	mov.w	r1, #0
 8003708:	00d9      	lsls	r1, r3, #3
 800370a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800370e:	00d0      	lsls	r0, r2, #3
 8003710:	4602      	mov	r2, r0
 8003712:	460b      	mov	r3, r1
 8003714:	4621      	mov	r1, r4
 8003716:	1852      	adds	r2, r2, r1
 8003718:	4629      	mov	r1, r5
 800371a:	eb43 0101 	adc.w	r1, r3, r1
 800371e:	460b      	mov	r3, r1
 8003720:	f04f 0000 	mov.w	r0, #0
 8003724:	f04f 0100 	mov.w	r1, #0
 8003728:	0259      	lsls	r1, r3, #9
 800372a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800372e:	0250      	lsls	r0, r2, #9
 8003730:	4602      	mov	r2, r0
 8003732:	460b      	mov	r3, r1
 8003734:	4610      	mov	r0, r2
 8003736:	4619      	mov	r1, r3
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	461a      	mov	r2, r3
 800373c:	f04f 0300 	mov.w	r3, #0
 8003740:	f7fd fac2 	bl	8000cc8 <__aeabi_uldivmod>
 8003744:	4602      	mov	r2, r0
 8003746:	460b      	mov	r3, r1
 8003748:	4613      	mov	r3, r2
 800374a:	61fb      	str	r3, [r7, #28]
 800374c:	e04c      	b.n	80037e8 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800374e:	4b8a      	ldr	r3, [pc, #552]	; (8003978 <HAL_RCC_GetSysClockFreq+0x358>)
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	099b      	lsrs	r3, r3, #6
 8003754:	461a      	mov	r2, r3
 8003756:	f04f 0300 	mov.w	r3, #0
 800375a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800375e:	f04f 0100 	mov.w	r1, #0
 8003762:	ea02 0a00 	and.w	sl, r2, r0
 8003766:	ea03 0b01 	and.w	fp, r3, r1
 800376a:	4650      	mov	r0, sl
 800376c:	4659      	mov	r1, fp
 800376e:	f04f 0200 	mov.w	r2, #0
 8003772:	f04f 0300 	mov.w	r3, #0
 8003776:	014b      	lsls	r3, r1, #5
 8003778:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800377c:	0142      	lsls	r2, r0, #5
 800377e:	4610      	mov	r0, r2
 8003780:	4619      	mov	r1, r3
 8003782:	ebb0 000a 	subs.w	r0, r0, sl
 8003786:	eb61 010b 	sbc.w	r1, r1, fp
 800378a:	f04f 0200 	mov.w	r2, #0
 800378e:	f04f 0300 	mov.w	r3, #0
 8003792:	018b      	lsls	r3, r1, #6
 8003794:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003798:	0182      	lsls	r2, r0, #6
 800379a:	1a12      	subs	r2, r2, r0
 800379c:	eb63 0301 	sbc.w	r3, r3, r1
 80037a0:	f04f 0000 	mov.w	r0, #0
 80037a4:	f04f 0100 	mov.w	r1, #0
 80037a8:	00d9      	lsls	r1, r3, #3
 80037aa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80037ae:	00d0      	lsls	r0, r2, #3
 80037b0:	4602      	mov	r2, r0
 80037b2:	460b      	mov	r3, r1
 80037b4:	eb12 020a 	adds.w	r2, r2, sl
 80037b8:	eb43 030b 	adc.w	r3, r3, fp
 80037bc:	f04f 0000 	mov.w	r0, #0
 80037c0:	f04f 0100 	mov.w	r1, #0
 80037c4:	0299      	lsls	r1, r3, #10
 80037c6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80037ca:	0290      	lsls	r0, r2, #10
 80037cc:	4602      	mov	r2, r0
 80037ce:	460b      	mov	r3, r1
 80037d0:	4610      	mov	r0, r2
 80037d2:	4619      	mov	r1, r3
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	461a      	mov	r2, r3
 80037d8:	f04f 0300 	mov.w	r3, #0
 80037dc:	f7fd fa74 	bl	8000cc8 <__aeabi_uldivmod>
 80037e0:	4602      	mov	r2, r0
 80037e2:	460b      	mov	r3, r1
 80037e4:	4613      	mov	r3, r2
 80037e6:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80037e8:	4b63      	ldr	r3, [pc, #396]	; (8003978 <HAL_RCC_GetSysClockFreq+0x358>)
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	0c1b      	lsrs	r3, r3, #16
 80037ee:	f003 0303 	and.w	r3, r3, #3
 80037f2:	3301      	adds	r3, #1
 80037f4:	005b      	lsls	r3, r3, #1
 80037f6:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 80037f8:	69fa      	ldr	r2, [r7, #28]
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003800:	61bb      	str	r3, [r7, #24]
      break;
 8003802:	e0b2      	b.n	800396a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003804:	4b5c      	ldr	r3, [pc, #368]	; (8003978 <HAL_RCC_GetSysClockFreq+0x358>)
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800380c:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800380e:	4b5a      	ldr	r3, [pc, #360]	; (8003978 <HAL_RCC_GetSysClockFreq+0x358>)
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d04d      	beq.n	80038b6 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800381a:	4b57      	ldr	r3, [pc, #348]	; (8003978 <HAL_RCC_GetSysClockFreq+0x358>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	099b      	lsrs	r3, r3, #6
 8003820:	461a      	mov	r2, r3
 8003822:	f04f 0300 	mov.w	r3, #0
 8003826:	f240 10ff 	movw	r0, #511	; 0x1ff
 800382a:	f04f 0100 	mov.w	r1, #0
 800382e:	ea02 0800 	and.w	r8, r2, r0
 8003832:	ea03 0901 	and.w	r9, r3, r1
 8003836:	4640      	mov	r0, r8
 8003838:	4649      	mov	r1, r9
 800383a:	f04f 0200 	mov.w	r2, #0
 800383e:	f04f 0300 	mov.w	r3, #0
 8003842:	014b      	lsls	r3, r1, #5
 8003844:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003848:	0142      	lsls	r2, r0, #5
 800384a:	4610      	mov	r0, r2
 800384c:	4619      	mov	r1, r3
 800384e:	ebb0 0008 	subs.w	r0, r0, r8
 8003852:	eb61 0109 	sbc.w	r1, r1, r9
 8003856:	f04f 0200 	mov.w	r2, #0
 800385a:	f04f 0300 	mov.w	r3, #0
 800385e:	018b      	lsls	r3, r1, #6
 8003860:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003864:	0182      	lsls	r2, r0, #6
 8003866:	1a12      	subs	r2, r2, r0
 8003868:	eb63 0301 	sbc.w	r3, r3, r1
 800386c:	f04f 0000 	mov.w	r0, #0
 8003870:	f04f 0100 	mov.w	r1, #0
 8003874:	00d9      	lsls	r1, r3, #3
 8003876:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800387a:	00d0      	lsls	r0, r2, #3
 800387c:	4602      	mov	r2, r0
 800387e:	460b      	mov	r3, r1
 8003880:	eb12 0208 	adds.w	r2, r2, r8
 8003884:	eb43 0309 	adc.w	r3, r3, r9
 8003888:	f04f 0000 	mov.w	r0, #0
 800388c:	f04f 0100 	mov.w	r1, #0
 8003890:	0259      	lsls	r1, r3, #9
 8003892:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003896:	0250      	lsls	r0, r2, #9
 8003898:	4602      	mov	r2, r0
 800389a:	460b      	mov	r3, r1
 800389c:	4610      	mov	r0, r2
 800389e:	4619      	mov	r1, r3
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	461a      	mov	r2, r3
 80038a4:	f04f 0300 	mov.w	r3, #0
 80038a8:	f7fd fa0e 	bl	8000cc8 <__aeabi_uldivmod>
 80038ac:	4602      	mov	r2, r0
 80038ae:	460b      	mov	r3, r1
 80038b0:	4613      	mov	r3, r2
 80038b2:	61fb      	str	r3, [r7, #28]
 80038b4:	e04a      	b.n	800394c <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038b6:	4b30      	ldr	r3, [pc, #192]	; (8003978 <HAL_RCC_GetSysClockFreq+0x358>)
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	099b      	lsrs	r3, r3, #6
 80038bc:	461a      	mov	r2, r3
 80038be:	f04f 0300 	mov.w	r3, #0
 80038c2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80038c6:	f04f 0100 	mov.w	r1, #0
 80038ca:	ea02 0400 	and.w	r4, r2, r0
 80038ce:	ea03 0501 	and.w	r5, r3, r1
 80038d2:	4620      	mov	r0, r4
 80038d4:	4629      	mov	r1, r5
 80038d6:	f04f 0200 	mov.w	r2, #0
 80038da:	f04f 0300 	mov.w	r3, #0
 80038de:	014b      	lsls	r3, r1, #5
 80038e0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80038e4:	0142      	lsls	r2, r0, #5
 80038e6:	4610      	mov	r0, r2
 80038e8:	4619      	mov	r1, r3
 80038ea:	1b00      	subs	r0, r0, r4
 80038ec:	eb61 0105 	sbc.w	r1, r1, r5
 80038f0:	f04f 0200 	mov.w	r2, #0
 80038f4:	f04f 0300 	mov.w	r3, #0
 80038f8:	018b      	lsls	r3, r1, #6
 80038fa:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80038fe:	0182      	lsls	r2, r0, #6
 8003900:	1a12      	subs	r2, r2, r0
 8003902:	eb63 0301 	sbc.w	r3, r3, r1
 8003906:	f04f 0000 	mov.w	r0, #0
 800390a:	f04f 0100 	mov.w	r1, #0
 800390e:	00d9      	lsls	r1, r3, #3
 8003910:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003914:	00d0      	lsls	r0, r2, #3
 8003916:	4602      	mov	r2, r0
 8003918:	460b      	mov	r3, r1
 800391a:	1912      	adds	r2, r2, r4
 800391c:	eb45 0303 	adc.w	r3, r5, r3
 8003920:	f04f 0000 	mov.w	r0, #0
 8003924:	f04f 0100 	mov.w	r1, #0
 8003928:	0299      	lsls	r1, r3, #10
 800392a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800392e:	0290      	lsls	r0, r2, #10
 8003930:	4602      	mov	r2, r0
 8003932:	460b      	mov	r3, r1
 8003934:	4610      	mov	r0, r2
 8003936:	4619      	mov	r1, r3
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	461a      	mov	r2, r3
 800393c:	f04f 0300 	mov.w	r3, #0
 8003940:	f7fd f9c2 	bl	8000cc8 <__aeabi_uldivmod>
 8003944:	4602      	mov	r2, r0
 8003946:	460b      	mov	r3, r1
 8003948:	4613      	mov	r3, r2
 800394a:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800394c:	4b0a      	ldr	r3, [pc, #40]	; (8003978 <HAL_RCC_GetSysClockFreq+0x358>)
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	0f1b      	lsrs	r3, r3, #28
 8003952:	f003 0307 	and.w	r3, r3, #7
 8003956:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8003958:	69fa      	ldr	r2, [r7, #28]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003960:	61bb      	str	r3, [r7, #24]
      break;
 8003962:	e002      	b.n	800396a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003964:	4b05      	ldr	r3, [pc, #20]	; (800397c <HAL_RCC_GetSysClockFreq+0x35c>)
 8003966:	61bb      	str	r3, [r7, #24]
      break;
 8003968:	bf00      	nop
    }
  }
  return sysclockfreq;
 800396a:	69bb      	ldr	r3, [r7, #24]
}
 800396c:	4618      	mov	r0, r3
 800396e:	3720      	adds	r7, #32
 8003970:	46bd      	mov	sp, r7
 8003972:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003976:	bf00      	nop
 8003978:	40023800 	.word	0x40023800
 800397c:	00f42400 	.word	0x00f42400
 8003980:	007a1200 	.word	0x007a1200

08003984 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d101      	bne.n	8003996 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e28d      	b.n	8003eb2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	2b00      	cmp	r3, #0
 80039a0:	f000 8083 	beq.w	8003aaa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80039a4:	4b94      	ldr	r3, [pc, #592]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	f003 030c 	and.w	r3, r3, #12
 80039ac:	2b04      	cmp	r3, #4
 80039ae:	d019      	beq.n	80039e4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80039b0:	4b91      	ldr	r3, [pc, #580]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80039b8:	2b08      	cmp	r3, #8
 80039ba:	d106      	bne.n	80039ca <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80039bc:	4b8e      	ldr	r3, [pc, #568]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039c8:	d00c      	beq.n	80039e4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039ca:	4b8b      	ldr	r3, [pc, #556]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80039d2:	2b0c      	cmp	r3, #12
 80039d4:	d112      	bne.n	80039fc <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039d6:	4b88      	ldr	r3, [pc, #544]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039e2:	d10b      	bne.n	80039fc <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039e4:	4b84      	ldr	r3, [pc, #528]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d05b      	beq.n	8003aa8 <HAL_RCC_OscConfig+0x124>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d157      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e25a      	b.n	8003eb2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a04:	d106      	bne.n	8003a14 <HAL_RCC_OscConfig+0x90>
 8003a06:	4b7c      	ldr	r3, [pc, #496]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a7b      	ldr	r2, [pc, #492]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003a0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a10:	6013      	str	r3, [r2, #0]
 8003a12:	e01d      	b.n	8003a50 <HAL_RCC_OscConfig+0xcc>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a1c:	d10c      	bne.n	8003a38 <HAL_RCC_OscConfig+0xb4>
 8003a1e:	4b76      	ldr	r3, [pc, #472]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a75      	ldr	r2, [pc, #468]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003a24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a28:	6013      	str	r3, [r2, #0]
 8003a2a:	4b73      	ldr	r3, [pc, #460]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a72      	ldr	r2, [pc, #456]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003a30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a34:	6013      	str	r3, [r2, #0]
 8003a36:	e00b      	b.n	8003a50 <HAL_RCC_OscConfig+0xcc>
 8003a38:	4b6f      	ldr	r3, [pc, #444]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a6e      	ldr	r2, [pc, #440]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003a3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a42:	6013      	str	r3, [r2, #0]
 8003a44:	4b6c      	ldr	r3, [pc, #432]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a6b      	ldr	r2, [pc, #428]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003a4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d013      	beq.n	8003a80 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a58:	f7fe fd76 	bl	8002548 <HAL_GetTick>
 8003a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a5e:	e008      	b.n	8003a72 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a60:	f7fe fd72 	bl	8002548 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	2b64      	cmp	r3, #100	; 0x64
 8003a6c:	d901      	bls.n	8003a72 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e21f      	b.n	8003eb2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a72:	4b61      	ldr	r3, [pc, #388]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d0f0      	beq.n	8003a60 <HAL_RCC_OscConfig+0xdc>
 8003a7e:	e014      	b.n	8003aaa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a80:	f7fe fd62 	bl	8002548 <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a88:	f7fe fd5e 	bl	8002548 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b64      	cmp	r3, #100	; 0x64
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e20b      	b.n	8003eb2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a9a:	4b57      	ldr	r3, [pc, #348]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1f0      	bne.n	8003a88 <HAL_RCC_OscConfig+0x104>
 8003aa6:	e000      	b.n	8003aaa <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0302 	and.w	r3, r3, #2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d06f      	beq.n	8003b96 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003ab6:	4b50      	ldr	r3, [pc, #320]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f003 030c 	and.w	r3, r3, #12
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d017      	beq.n	8003af2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003ac2:	4b4d      	ldr	r3, [pc, #308]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003aca:	2b08      	cmp	r3, #8
 8003acc:	d105      	bne.n	8003ada <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003ace:	4b4a      	ldr	r3, [pc, #296]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d00b      	beq.n	8003af2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ada:	4b47      	ldr	r3, [pc, #284]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003ae2:	2b0c      	cmp	r3, #12
 8003ae4:	d11c      	bne.n	8003b20 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ae6:	4b44      	ldr	r3, [pc, #272]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d116      	bne.n	8003b20 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003af2:	4b41      	ldr	r3, [pc, #260]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0302 	and.w	r3, r3, #2
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d005      	beq.n	8003b0a <HAL_RCC_OscConfig+0x186>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d001      	beq.n	8003b0a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e1d3      	b.n	8003eb2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b0a:	4b3b      	ldr	r3, [pc, #236]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	691b      	ldr	r3, [r3, #16]
 8003b16:	00db      	lsls	r3, r3, #3
 8003b18:	4937      	ldr	r1, [pc, #220]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b1e:	e03a      	b.n	8003b96 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d020      	beq.n	8003b6a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b28:	4b34      	ldr	r3, [pc, #208]	; (8003bfc <HAL_RCC_OscConfig+0x278>)
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b2e:	f7fe fd0b 	bl	8002548 <HAL_GetTick>
 8003b32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b34:	e008      	b.n	8003b48 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b36:	f7fe fd07 	bl	8002548 <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d901      	bls.n	8003b48 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003b44:	2303      	movs	r3, #3
 8003b46:	e1b4      	b.n	8003eb2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b48:	4b2b      	ldr	r3, [pc, #172]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0302 	and.w	r3, r3, #2
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d0f0      	beq.n	8003b36 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b54:	4b28      	ldr	r3, [pc, #160]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	691b      	ldr	r3, [r3, #16]
 8003b60:	00db      	lsls	r3, r3, #3
 8003b62:	4925      	ldr	r1, [pc, #148]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	600b      	str	r3, [r1, #0]
 8003b68:	e015      	b.n	8003b96 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b6a:	4b24      	ldr	r3, [pc, #144]	; (8003bfc <HAL_RCC_OscConfig+0x278>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b70:	f7fe fcea 	bl	8002548 <HAL_GetTick>
 8003b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b76:	e008      	b.n	8003b8a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b78:	f7fe fce6 	bl	8002548 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e193      	b.n	8003eb2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b8a:	4b1b      	ldr	r3, [pc, #108]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0302 	and.w	r3, r3, #2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d1f0      	bne.n	8003b78 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0308 	and.w	r3, r3, #8
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d036      	beq.n	8003c10 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	695b      	ldr	r3, [r3, #20]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d016      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003baa:	4b15      	ldr	r3, [pc, #84]	; (8003c00 <HAL_RCC_OscConfig+0x27c>)
 8003bac:	2201      	movs	r2, #1
 8003bae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bb0:	f7fe fcca 	bl	8002548 <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bb6:	e008      	b.n	8003bca <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bb8:	f7fe fcc6 	bl	8002548 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e173      	b.n	8003eb2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bca:	4b0b      	ldr	r3, [pc, #44]	; (8003bf8 <HAL_RCC_OscConfig+0x274>)
 8003bcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bce:	f003 0302 	and.w	r3, r3, #2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d0f0      	beq.n	8003bb8 <HAL_RCC_OscConfig+0x234>
 8003bd6:	e01b      	b.n	8003c10 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bd8:	4b09      	ldr	r3, [pc, #36]	; (8003c00 <HAL_RCC_OscConfig+0x27c>)
 8003bda:	2200      	movs	r2, #0
 8003bdc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bde:	f7fe fcb3 	bl	8002548 <HAL_GetTick>
 8003be2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003be4:	e00e      	b.n	8003c04 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003be6:	f7fe fcaf 	bl	8002548 <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d907      	bls.n	8003c04 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e15c      	b.n	8003eb2 <HAL_RCC_OscConfig+0x52e>
 8003bf8:	40023800 	.word	0x40023800
 8003bfc:	42470000 	.word	0x42470000
 8003c00:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c04:	4b8a      	ldr	r3, [pc, #552]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003c06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c08:	f003 0302 	and.w	r3, r3, #2
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d1ea      	bne.n	8003be6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 0304 	and.w	r3, r3, #4
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	f000 8097 	beq.w	8003d4c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c22:	4b83      	ldr	r3, [pc, #524]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d10f      	bne.n	8003c4e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c2e:	2300      	movs	r3, #0
 8003c30:	60bb      	str	r3, [r7, #8]
 8003c32:	4b7f      	ldr	r3, [pc, #508]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c36:	4a7e      	ldr	r2, [pc, #504]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003c38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c3c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c3e:	4b7c      	ldr	r3, [pc, #496]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c46:	60bb      	str	r3, [r7, #8]
 8003c48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c4e:	4b79      	ldr	r3, [pc, #484]	; (8003e34 <HAL_RCC_OscConfig+0x4b0>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d118      	bne.n	8003c8c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c5a:	4b76      	ldr	r3, [pc, #472]	; (8003e34 <HAL_RCC_OscConfig+0x4b0>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a75      	ldr	r2, [pc, #468]	; (8003e34 <HAL_RCC_OscConfig+0x4b0>)
 8003c60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c66:	f7fe fc6f 	bl	8002548 <HAL_GetTick>
 8003c6a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c6c:	e008      	b.n	8003c80 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c6e:	f7fe fc6b 	bl	8002548 <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d901      	bls.n	8003c80 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	e118      	b.n	8003eb2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c80:	4b6c      	ldr	r3, [pc, #432]	; (8003e34 <HAL_RCC_OscConfig+0x4b0>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d0f0      	beq.n	8003c6e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d106      	bne.n	8003ca2 <HAL_RCC_OscConfig+0x31e>
 8003c94:	4b66      	ldr	r3, [pc, #408]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003c96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c98:	4a65      	ldr	r2, [pc, #404]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003c9a:	f043 0301 	orr.w	r3, r3, #1
 8003c9e:	6713      	str	r3, [r2, #112]	; 0x70
 8003ca0:	e01c      	b.n	8003cdc <HAL_RCC_OscConfig+0x358>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	2b05      	cmp	r3, #5
 8003ca8:	d10c      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x340>
 8003caa:	4b61      	ldr	r3, [pc, #388]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003cac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cae:	4a60      	ldr	r2, [pc, #384]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003cb0:	f043 0304 	orr.w	r3, r3, #4
 8003cb4:	6713      	str	r3, [r2, #112]	; 0x70
 8003cb6:	4b5e      	ldr	r3, [pc, #376]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003cb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cba:	4a5d      	ldr	r2, [pc, #372]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003cbc:	f043 0301 	orr.w	r3, r3, #1
 8003cc0:	6713      	str	r3, [r2, #112]	; 0x70
 8003cc2:	e00b      	b.n	8003cdc <HAL_RCC_OscConfig+0x358>
 8003cc4:	4b5a      	ldr	r3, [pc, #360]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003cc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cc8:	4a59      	ldr	r2, [pc, #356]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003cca:	f023 0301 	bic.w	r3, r3, #1
 8003cce:	6713      	str	r3, [r2, #112]	; 0x70
 8003cd0:	4b57      	ldr	r3, [pc, #348]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003cd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cd4:	4a56      	ldr	r2, [pc, #344]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003cd6:	f023 0304 	bic.w	r3, r3, #4
 8003cda:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d015      	beq.n	8003d10 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ce4:	f7fe fc30 	bl	8002548 <HAL_GetTick>
 8003ce8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cea:	e00a      	b.n	8003d02 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cec:	f7fe fc2c 	bl	8002548 <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d901      	bls.n	8003d02 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e0d7      	b.n	8003eb2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d02:	4b4b      	ldr	r3, [pc, #300]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003d04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d06:	f003 0302 	and.w	r3, r3, #2
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d0ee      	beq.n	8003cec <HAL_RCC_OscConfig+0x368>
 8003d0e:	e014      	b.n	8003d3a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d10:	f7fe fc1a 	bl	8002548 <HAL_GetTick>
 8003d14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d16:	e00a      	b.n	8003d2e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d18:	f7fe fc16 	bl	8002548 <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d901      	bls.n	8003d2e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e0c1      	b.n	8003eb2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d2e:	4b40      	ldr	r3, [pc, #256]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003d30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d32:	f003 0302 	and.w	r3, r3, #2
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1ee      	bne.n	8003d18 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d3a:	7dfb      	ldrb	r3, [r7, #23]
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d105      	bne.n	8003d4c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d40:	4b3b      	ldr	r3, [pc, #236]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d44:	4a3a      	ldr	r2, [pc, #232]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003d46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d4a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	699b      	ldr	r3, [r3, #24]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	f000 80ad 	beq.w	8003eb0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d56:	4b36      	ldr	r3, [pc, #216]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	f003 030c 	and.w	r3, r3, #12
 8003d5e:	2b08      	cmp	r3, #8
 8003d60:	d060      	beq.n	8003e24 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	699b      	ldr	r3, [r3, #24]
 8003d66:	2b02      	cmp	r3, #2
 8003d68:	d145      	bne.n	8003df6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d6a:	4b33      	ldr	r3, [pc, #204]	; (8003e38 <HAL_RCC_OscConfig+0x4b4>)
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d70:	f7fe fbea 	bl	8002548 <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d76:	e008      	b.n	8003d8a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d78:	f7fe fbe6 	bl	8002548 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b02      	cmp	r3, #2
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e093      	b.n	8003eb2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d8a:	4b29      	ldr	r3, [pc, #164]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d1f0      	bne.n	8003d78 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	69da      	ldr	r2, [r3, #28]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6a1b      	ldr	r3, [r3, #32]
 8003d9e:	431a      	orrs	r2, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da4:	019b      	lsls	r3, r3, #6
 8003da6:	431a      	orrs	r2, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dac:	085b      	lsrs	r3, r3, #1
 8003dae:	3b01      	subs	r3, #1
 8003db0:	041b      	lsls	r3, r3, #16
 8003db2:	431a      	orrs	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db8:	061b      	lsls	r3, r3, #24
 8003dba:	431a      	orrs	r2, r3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc0:	071b      	lsls	r3, r3, #28
 8003dc2:	491b      	ldr	r1, [pc, #108]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dc8:	4b1b      	ldr	r3, [pc, #108]	; (8003e38 <HAL_RCC_OscConfig+0x4b4>)
 8003dca:	2201      	movs	r2, #1
 8003dcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dce:	f7fe fbbb 	bl	8002548 <HAL_GetTick>
 8003dd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dd4:	e008      	b.n	8003de8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dd6:	f7fe fbb7 	bl	8002548 <HAL_GetTick>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d901      	bls.n	8003de8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e064      	b.n	8003eb2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003de8:	4b11      	ldr	r3, [pc, #68]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d0f0      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x452>
 8003df4:	e05c      	b.n	8003eb0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003df6:	4b10      	ldr	r3, [pc, #64]	; (8003e38 <HAL_RCC_OscConfig+0x4b4>)
 8003df8:	2200      	movs	r2, #0
 8003dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dfc:	f7fe fba4 	bl	8002548 <HAL_GetTick>
 8003e00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e02:	e008      	b.n	8003e16 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e04:	f7fe fba0 	bl	8002548 <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d901      	bls.n	8003e16 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e04d      	b.n	8003eb2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e16:	4b06      	ldr	r3, [pc, #24]	; (8003e30 <HAL_RCC_OscConfig+0x4ac>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d1f0      	bne.n	8003e04 <HAL_RCC_OscConfig+0x480>
 8003e22:	e045      	b.n	8003eb0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	699b      	ldr	r3, [r3, #24]
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d107      	bne.n	8003e3c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e040      	b.n	8003eb2 <HAL_RCC_OscConfig+0x52e>
 8003e30:	40023800 	.word	0x40023800
 8003e34:	40007000 	.word	0x40007000
 8003e38:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e3c:	4b1f      	ldr	r3, [pc, #124]	; (8003ebc <HAL_RCC_OscConfig+0x538>)
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	699b      	ldr	r3, [r3, #24]
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d030      	beq.n	8003eac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d129      	bne.n	8003eac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d122      	bne.n	8003eac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e66:	68fa      	ldr	r2, [r7, #12]
 8003e68:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003e72:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d119      	bne.n	8003eac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e82:	085b      	lsrs	r3, r3, #1
 8003e84:	3b01      	subs	r3, #1
 8003e86:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d10f      	bne.n	8003eac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e96:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d107      	bne.n	8003eac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d001      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e000      	b.n	8003eb2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003eb0:	2300      	movs	r3, #0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3718      	adds	r7, #24
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	40023800 	.word	0x40023800

08003ec0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b082      	sub	sp, #8
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e041      	b.n	8003f56 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d106      	bne.n	8003eec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f7fe f966 	bl	80021b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2202      	movs	r2, #2
 8003ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	3304      	adds	r3, #4
 8003efc:	4619      	mov	r1, r3
 8003efe:	4610      	mov	r0, r2
 8003f00:	f000 fdae 	bl	8004a60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2201      	movs	r2, #1
 8003f08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3708      	adds	r7, #8
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
	...

08003f60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b085      	sub	sp, #20
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d001      	beq.n	8003f78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e04e      	b.n	8004016 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2202      	movs	r2, #2
 8003f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68da      	ldr	r2, [r3, #12]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f042 0201 	orr.w	r2, r2, #1
 8003f8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a23      	ldr	r2, [pc, #140]	; (8004024 <HAL_TIM_Base_Start_IT+0xc4>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d022      	beq.n	8003fe0 <HAL_TIM_Base_Start_IT+0x80>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fa2:	d01d      	beq.n	8003fe0 <HAL_TIM_Base_Start_IT+0x80>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a1f      	ldr	r2, [pc, #124]	; (8004028 <HAL_TIM_Base_Start_IT+0xc8>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d018      	beq.n	8003fe0 <HAL_TIM_Base_Start_IT+0x80>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a1e      	ldr	r2, [pc, #120]	; (800402c <HAL_TIM_Base_Start_IT+0xcc>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d013      	beq.n	8003fe0 <HAL_TIM_Base_Start_IT+0x80>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a1c      	ldr	r2, [pc, #112]	; (8004030 <HAL_TIM_Base_Start_IT+0xd0>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d00e      	beq.n	8003fe0 <HAL_TIM_Base_Start_IT+0x80>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a1b      	ldr	r2, [pc, #108]	; (8004034 <HAL_TIM_Base_Start_IT+0xd4>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d009      	beq.n	8003fe0 <HAL_TIM_Base_Start_IT+0x80>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a19      	ldr	r2, [pc, #100]	; (8004038 <HAL_TIM_Base_Start_IT+0xd8>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d004      	beq.n	8003fe0 <HAL_TIM_Base_Start_IT+0x80>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a18      	ldr	r2, [pc, #96]	; (800403c <HAL_TIM_Base_Start_IT+0xdc>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d111      	bne.n	8004004 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f003 0307 	and.w	r3, r3, #7
 8003fea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2b06      	cmp	r3, #6
 8003ff0:	d010      	beq.n	8004014 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f042 0201 	orr.w	r2, r2, #1
 8004000:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004002:	e007      	b.n	8004014 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f042 0201 	orr.w	r2, r2, #1
 8004012:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004014:	2300      	movs	r3, #0
}
 8004016:	4618      	mov	r0, r3
 8004018:	3714      	adds	r7, #20
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	40010000 	.word	0x40010000
 8004028:	40000400 	.word	0x40000400
 800402c:	40000800 	.word	0x40000800
 8004030:	40000c00 	.word	0x40000c00
 8004034:	40010400 	.word	0x40010400
 8004038:	40014000 	.word	0x40014000
 800403c:	40001800 	.word	0x40001800

08004040 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d101      	bne.n	8004052 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e041      	b.n	80040d6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004058:	b2db      	uxtb	r3, r3
 800405a:	2b00      	cmp	r3, #0
 800405c:	d106      	bne.n	800406c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 f839 	bl	80040de <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2202      	movs	r2, #2
 8004070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	3304      	adds	r3, #4
 800407c:	4619      	mov	r1, r3
 800407e:	4610      	mov	r0, r2
 8004080:	f000 fcee 	bl	8004a60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040d4:	2300      	movs	r3, #0
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3708      	adds	r7, #8
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}

080040de <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80040de:	b480      	push	{r7}
 80040e0:	b083      	sub	sp, #12
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80040e6:	bf00      	nop
 80040e8:	370c      	adds	r7, #12
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr
	...

080040f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b084      	sub	sp, #16
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d109      	bne.n	8004118 <HAL_TIM_PWM_Start+0x24>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800410a:	b2db      	uxtb	r3, r3
 800410c:	2b01      	cmp	r3, #1
 800410e:	bf14      	ite	ne
 8004110:	2301      	movne	r3, #1
 8004112:	2300      	moveq	r3, #0
 8004114:	b2db      	uxtb	r3, r3
 8004116:	e022      	b.n	800415e <HAL_TIM_PWM_Start+0x6a>
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	2b04      	cmp	r3, #4
 800411c:	d109      	bne.n	8004132 <HAL_TIM_PWM_Start+0x3e>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004124:	b2db      	uxtb	r3, r3
 8004126:	2b01      	cmp	r3, #1
 8004128:	bf14      	ite	ne
 800412a:	2301      	movne	r3, #1
 800412c:	2300      	moveq	r3, #0
 800412e:	b2db      	uxtb	r3, r3
 8004130:	e015      	b.n	800415e <HAL_TIM_PWM_Start+0x6a>
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	2b08      	cmp	r3, #8
 8004136:	d109      	bne.n	800414c <HAL_TIM_PWM_Start+0x58>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800413e:	b2db      	uxtb	r3, r3
 8004140:	2b01      	cmp	r3, #1
 8004142:	bf14      	ite	ne
 8004144:	2301      	movne	r3, #1
 8004146:	2300      	moveq	r3, #0
 8004148:	b2db      	uxtb	r3, r3
 800414a:	e008      	b.n	800415e <HAL_TIM_PWM_Start+0x6a>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004152:	b2db      	uxtb	r3, r3
 8004154:	2b01      	cmp	r3, #1
 8004156:	bf14      	ite	ne
 8004158:	2301      	movne	r3, #1
 800415a:	2300      	moveq	r3, #0
 800415c:	b2db      	uxtb	r3, r3
 800415e:	2b00      	cmp	r3, #0
 8004160:	d001      	beq.n	8004166 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e07c      	b.n	8004260 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d104      	bne.n	8004176 <HAL_TIM_PWM_Start+0x82>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2202      	movs	r2, #2
 8004170:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004174:	e013      	b.n	800419e <HAL_TIM_PWM_Start+0xaa>
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	2b04      	cmp	r3, #4
 800417a:	d104      	bne.n	8004186 <HAL_TIM_PWM_Start+0x92>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2202      	movs	r2, #2
 8004180:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004184:	e00b      	b.n	800419e <HAL_TIM_PWM_Start+0xaa>
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	2b08      	cmp	r3, #8
 800418a:	d104      	bne.n	8004196 <HAL_TIM_PWM_Start+0xa2>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2202      	movs	r2, #2
 8004190:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004194:	e003      	b.n	800419e <HAL_TIM_PWM_Start+0xaa>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2202      	movs	r2, #2
 800419a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	2201      	movs	r2, #1
 80041a4:	6839      	ldr	r1, [r7, #0]
 80041a6:	4618      	mov	r0, r3
 80041a8:	f000 ff44 	bl	8005034 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a2d      	ldr	r2, [pc, #180]	; (8004268 <HAL_TIM_PWM_Start+0x174>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d004      	beq.n	80041c0 <HAL_TIM_PWM_Start+0xcc>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a2c      	ldr	r2, [pc, #176]	; (800426c <HAL_TIM_PWM_Start+0x178>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d101      	bne.n	80041c4 <HAL_TIM_PWM_Start+0xd0>
 80041c0:	2301      	movs	r3, #1
 80041c2:	e000      	b.n	80041c6 <HAL_TIM_PWM_Start+0xd2>
 80041c4:	2300      	movs	r3, #0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d007      	beq.n	80041da <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80041d8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a22      	ldr	r2, [pc, #136]	; (8004268 <HAL_TIM_PWM_Start+0x174>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d022      	beq.n	800422a <HAL_TIM_PWM_Start+0x136>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041ec:	d01d      	beq.n	800422a <HAL_TIM_PWM_Start+0x136>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a1f      	ldr	r2, [pc, #124]	; (8004270 <HAL_TIM_PWM_Start+0x17c>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d018      	beq.n	800422a <HAL_TIM_PWM_Start+0x136>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a1d      	ldr	r2, [pc, #116]	; (8004274 <HAL_TIM_PWM_Start+0x180>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d013      	beq.n	800422a <HAL_TIM_PWM_Start+0x136>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a1c      	ldr	r2, [pc, #112]	; (8004278 <HAL_TIM_PWM_Start+0x184>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d00e      	beq.n	800422a <HAL_TIM_PWM_Start+0x136>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a16      	ldr	r2, [pc, #88]	; (800426c <HAL_TIM_PWM_Start+0x178>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d009      	beq.n	800422a <HAL_TIM_PWM_Start+0x136>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a18      	ldr	r2, [pc, #96]	; (800427c <HAL_TIM_PWM_Start+0x188>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d004      	beq.n	800422a <HAL_TIM_PWM_Start+0x136>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a16      	ldr	r2, [pc, #88]	; (8004280 <HAL_TIM_PWM_Start+0x18c>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d111      	bne.n	800424e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	f003 0307 	and.w	r3, r3, #7
 8004234:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2b06      	cmp	r3, #6
 800423a:	d010      	beq.n	800425e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f042 0201 	orr.w	r2, r2, #1
 800424a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800424c:	e007      	b.n	800425e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f042 0201 	orr.w	r2, r2, #1
 800425c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800425e:	2300      	movs	r3, #0
}
 8004260:	4618      	mov	r0, r3
 8004262:	3710      	adds	r7, #16
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}
 8004268:	40010000 	.word	0x40010000
 800426c:	40010400 	.word	0x40010400
 8004270:	40000400 	.word	0x40000400
 8004274:	40000800 	.word	0x40000800
 8004278:	40000c00 	.word	0x40000c00
 800427c:	40014000 	.word	0x40014000
 8004280:	40001800 	.word	0x40001800

08004284 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b086      	sub	sp, #24
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d101      	bne.n	8004298 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	e097      	b.n	80043c8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d106      	bne.n	80042b2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f7fd ffc1 	bl	8002234 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2202      	movs	r2, #2
 80042b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	687a      	ldr	r2, [r7, #4]
 80042c2:	6812      	ldr	r2, [r2, #0]
 80042c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042c8:	f023 0307 	bic.w	r3, r3, #7
 80042cc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	3304      	adds	r3, #4
 80042d6:	4619      	mov	r1, r3
 80042d8:	4610      	mov	r0, r2
 80042da:	f000 fbc1 	bl	8004a60 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	699b      	ldr	r3, [r3, #24]
 80042ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	6a1b      	ldr	r3, [r3, #32]
 80042f4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	697a      	ldr	r2, [r7, #20]
 80042fc:	4313      	orrs	r3, r2
 80042fe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004306:	f023 0303 	bic.w	r3, r3, #3
 800430a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	689a      	ldr	r2, [r3, #8]
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	699b      	ldr	r3, [r3, #24]
 8004314:	021b      	lsls	r3, r3, #8
 8004316:	4313      	orrs	r3, r2
 8004318:	693a      	ldr	r2, [r7, #16]
 800431a:	4313      	orrs	r3, r2
 800431c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004324:	f023 030c 	bic.w	r3, r3, #12
 8004328:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004330:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004334:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	68da      	ldr	r2, [r3, #12]
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	69db      	ldr	r3, [r3, #28]
 800433e:	021b      	lsls	r3, r3, #8
 8004340:	4313      	orrs	r3, r2
 8004342:	693a      	ldr	r2, [r7, #16]
 8004344:	4313      	orrs	r3, r2
 8004346:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	691b      	ldr	r3, [r3, #16]
 800434c:	011a      	lsls	r2, r3, #4
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	6a1b      	ldr	r3, [r3, #32]
 8004352:	031b      	lsls	r3, r3, #12
 8004354:	4313      	orrs	r3, r2
 8004356:	693a      	ldr	r2, [r7, #16]
 8004358:	4313      	orrs	r3, r2
 800435a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004362:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800436a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	685a      	ldr	r2, [r3, #4]
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	695b      	ldr	r3, [r3, #20]
 8004374:	011b      	lsls	r3, r3, #4
 8004376:	4313      	orrs	r3, r2
 8004378:	68fa      	ldr	r2, [r7, #12]
 800437a:	4313      	orrs	r3, r2
 800437c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	697a      	ldr	r2, [r7, #20]
 8004384:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	693a      	ldr	r2, [r7, #16]
 800438c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2201      	movs	r2, #1
 80043a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2201      	movs	r2, #1
 80043aa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2201      	movs	r2, #1
 80043b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2201      	movs	r2, #1
 80043ba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2201      	movs	r2, #1
 80043c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043c6:	2300      	movs	r3, #0
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3718      	adds	r7, #24
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}

080043d0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043e0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80043e8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80043f0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80043f8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d110      	bne.n	8004422 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004400:	7bfb      	ldrb	r3, [r7, #15]
 8004402:	2b01      	cmp	r3, #1
 8004404:	d102      	bne.n	800440c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004406:	7b7b      	ldrb	r3, [r7, #13]
 8004408:	2b01      	cmp	r3, #1
 800440a:	d001      	beq.n	8004410 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e069      	b.n	80044e4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2202      	movs	r2, #2
 8004414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2202      	movs	r2, #2
 800441c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004420:	e031      	b.n	8004486 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	2b04      	cmp	r3, #4
 8004426:	d110      	bne.n	800444a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004428:	7bbb      	ldrb	r3, [r7, #14]
 800442a:	2b01      	cmp	r3, #1
 800442c:	d102      	bne.n	8004434 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800442e:	7b3b      	ldrb	r3, [r7, #12]
 8004430:	2b01      	cmp	r3, #1
 8004432:	d001      	beq.n	8004438 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	e055      	b.n	80044e4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2202      	movs	r2, #2
 800443c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2202      	movs	r2, #2
 8004444:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004448:	e01d      	b.n	8004486 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800444a:	7bfb      	ldrb	r3, [r7, #15]
 800444c:	2b01      	cmp	r3, #1
 800444e:	d108      	bne.n	8004462 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004450:	7bbb      	ldrb	r3, [r7, #14]
 8004452:	2b01      	cmp	r3, #1
 8004454:	d105      	bne.n	8004462 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004456:	7b7b      	ldrb	r3, [r7, #13]
 8004458:	2b01      	cmp	r3, #1
 800445a:	d102      	bne.n	8004462 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800445c:	7b3b      	ldrb	r3, [r7, #12]
 800445e:	2b01      	cmp	r3, #1
 8004460:	d001      	beq.n	8004466 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e03e      	b.n	80044e4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2202      	movs	r2, #2
 800446a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2202      	movs	r2, #2
 8004472:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2202      	movs	r2, #2
 800447a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2202      	movs	r2, #2
 8004482:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d003      	beq.n	8004494 <HAL_TIM_Encoder_Start+0xc4>
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	2b04      	cmp	r3, #4
 8004490:	d008      	beq.n	80044a4 <HAL_TIM_Encoder_Start+0xd4>
 8004492:	e00f      	b.n	80044b4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	2201      	movs	r2, #1
 800449a:	2100      	movs	r1, #0
 800449c:	4618      	mov	r0, r3
 800449e:	f000 fdc9 	bl	8005034 <TIM_CCxChannelCmd>
      break;
 80044a2:	e016      	b.n	80044d2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2201      	movs	r2, #1
 80044aa:	2104      	movs	r1, #4
 80044ac:	4618      	mov	r0, r3
 80044ae:	f000 fdc1 	bl	8005034 <TIM_CCxChannelCmd>
      break;
 80044b2:	e00e      	b.n	80044d2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2201      	movs	r2, #1
 80044ba:	2100      	movs	r1, #0
 80044bc:	4618      	mov	r0, r3
 80044be:	f000 fdb9 	bl	8005034 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	2201      	movs	r2, #1
 80044c8:	2104      	movs	r1, #4
 80044ca:	4618      	mov	r0, r3
 80044cc:	f000 fdb2 	bl	8005034 <TIM_CCxChannelCmd>
      break;
 80044d0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f042 0201 	orr.w	r2, r2, #1
 80044e0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80044e2:	2300      	movs	r3, #0
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3710      	adds	r7, #16
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	691b      	ldr	r3, [r3, #16]
 80044fa:	f003 0302 	and.w	r3, r3, #2
 80044fe:	2b02      	cmp	r3, #2
 8004500:	d122      	bne.n	8004548 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	f003 0302 	and.w	r3, r3, #2
 800450c:	2b02      	cmp	r3, #2
 800450e:	d11b      	bne.n	8004548 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f06f 0202 	mvn.w	r2, #2
 8004518:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2201      	movs	r2, #1
 800451e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	699b      	ldr	r3, [r3, #24]
 8004526:	f003 0303 	and.w	r3, r3, #3
 800452a:	2b00      	cmp	r3, #0
 800452c:	d003      	beq.n	8004536 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 fa77 	bl	8004a22 <HAL_TIM_IC_CaptureCallback>
 8004534:	e005      	b.n	8004542 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 fa69 	bl	8004a0e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f000 fa7a 	bl	8004a36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	f003 0304 	and.w	r3, r3, #4
 8004552:	2b04      	cmp	r3, #4
 8004554:	d122      	bne.n	800459c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	68db      	ldr	r3, [r3, #12]
 800455c:	f003 0304 	and.w	r3, r3, #4
 8004560:	2b04      	cmp	r3, #4
 8004562:	d11b      	bne.n	800459c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f06f 0204 	mvn.w	r2, #4
 800456c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2202      	movs	r2, #2
 8004572:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	699b      	ldr	r3, [r3, #24]
 800457a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800457e:	2b00      	cmp	r3, #0
 8004580:	d003      	beq.n	800458a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 fa4d 	bl	8004a22 <HAL_TIM_IC_CaptureCallback>
 8004588:	e005      	b.n	8004596 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f000 fa3f 	bl	8004a0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004590:	6878      	ldr	r0, [r7, #4]
 8004592:	f000 fa50 	bl	8004a36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	f003 0308 	and.w	r3, r3, #8
 80045a6:	2b08      	cmp	r3, #8
 80045a8:	d122      	bne.n	80045f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	f003 0308 	and.w	r3, r3, #8
 80045b4:	2b08      	cmp	r3, #8
 80045b6:	d11b      	bne.n	80045f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f06f 0208 	mvn.w	r2, #8
 80045c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2204      	movs	r2, #4
 80045c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	69db      	ldr	r3, [r3, #28]
 80045ce:	f003 0303 	and.w	r3, r3, #3
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d003      	beq.n	80045de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 fa23 	bl	8004a22 <HAL_TIM_IC_CaptureCallback>
 80045dc:	e005      	b.n	80045ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 fa15 	bl	8004a0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f000 fa26 	bl	8004a36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	691b      	ldr	r3, [r3, #16]
 80045f6:	f003 0310 	and.w	r3, r3, #16
 80045fa:	2b10      	cmp	r3, #16
 80045fc:	d122      	bne.n	8004644 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	f003 0310 	and.w	r3, r3, #16
 8004608:	2b10      	cmp	r3, #16
 800460a:	d11b      	bne.n	8004644 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f06f 0210 	mvn.w	r2, #16
 8004614:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2208      	movs	r2, #8
 800461a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	69db      	ldr	r3, [r3, #28]
 8004622:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004626:	2b00      	cmp	r3, #0
 8004628:	d003      	beq.n	8004632 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f000 f9f9 	bl	8004a22 <HAL_TIM_IC_CaptureCallback>
 8004630:	e005      	b.n	800463e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f000 f9eb 	bl	8004a0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f000 f9fc 	bl	8004a36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	691b      	ldr	r3, [r3, #16]
 800464a:	f003 0301 	and.w	r3, r3, #1
 800464e:	2b01      	cmp	r3, #1
 8004650:	d10e      	bne.n	8004670 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	f003 0301 	and.w	r3, r3, #1
 800465c:	2b01      	cmp	r3, #1
 800465e:	d107      	bne.n	8004670 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f06f 0201 	mvn.w	r2, #1
 8004668:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f7fd fafe 	bl	8001c6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	691b      	ldr	r3, [r3, #16]
 8004676:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800467a:	2b80      	cmp	r3, #128	; 0x80
 800467c:	d10e      	bne.n	800469c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004688:	2b80      	cmp	r3, #128	; 0x80
 800468a:	d107      	bne.n	800469c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004694:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f000 fdca 	bl	8005230 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	691b      	ldr	r3, [r3, #16]
 80046a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046a6:	2b40      	cmp	r3, #64	; 0x40
 80046a8:	d10e      	bne.n	80046c8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046b4:	2b40      	cmp	r3, #64	; 0x40
 80046b6:	d107      	bne.n	80046c8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80046c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 f9c1 	bl	8004a4a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	f003 0320 	and.w	r3, r3, #32
 80046d2:	2b20      	cmp	r3, #32
 80046d4:	d10e      	bne.n	80046f4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	f003 0320 	and.w	r3, r3, #32
 80046e0:	2b20      	cmp	r3, #32
 80046e2:	d107      	bne.n	80046f4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f06f 0220 	mvn.w	r2, #32
 80046ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 fd94 	bl	800521c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046f4:	bf00      	nop
 80046f6:	3708      	adds	r7, #8
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b086      	sub	sp, #24
 8004700:	af00      	add	r7, sp, #0
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004708:	2300      	movs	r3, #0
 800470a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004712:	2b01      	cmp	r3, #1
 8004714:	d101      	bne.n	800471a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004716:	2302      	movs	r3, #2
 8004718:	e0ae      	b.n	8004878 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2201      	movs	r2, #1
 800471e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2b0c      	cmp	r3, #12
 8004726:	f200 809f 	bhi.w	8004868 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800472a:	a201      	add	r2, pc, #4	; (adr r2, 8004730 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800472c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004730:	08004765 	.word	0x08004765
 8004734:	08004869 	.word	0x08004869
 8004738:	08004869 	.word	0x08004869
 800473c:	08004869 	.word	0x08004869
 8004740:	080047a5 	.word	0x080047a5
 8004744:	08004869 	.word	0x08004869
 8004748:	08004869 	.word	0x08004869
 800474c:	08004869 	.word	0x08004869
 8004750:	080047e7 	.word	0x080047e7
 8004754:	08004869 	.word	0x08004869
 8004758:	08004869 	.word	0x08004869
 800475c:	08004869 	.word	0x08004869
 8004760:	08004827 	.word	0x08004827
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	68b9      	ldr	r1, [r7, #8]
 800476a:	4618      	mov	r0, r3
 800476c:	f000 fa18 	bl	8004ba0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	699a      	ldr	r2, [r3, #24]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f042 0208 	orr.w	r2, r2, #8
 800477e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	699a      	ldr	r2, [r3, #24]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f022 0204 	bic.w	r2, r2, #4
 800478e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	6999      	ldr	r1, [r3, #24]
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	691a      	ldr	r2, [r3, #16]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	430a      	orrs	r2, r1
 80047a0:	619a      	str	r2, [r3, #24]
      break;
 80047a2:	e064      	b.n	800486e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	68b9      	ldr	r1, [r7, #8]
 80047aa:	4618      	mov	r0, r3
 80047ac:	f000 fa68 	bl	8004c80 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	699a      	ldr	r2, [r3, #24]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	699a      	ldr	r2, [r3, #24]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	6999      	ldr	r1, [r3, #24]
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	691b      	ldr	r3, [r3, #16]
 80047da:	021a      	lsls	r2, r3, #8
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	430a      	orrs	r2, r1
 80047e2:	619a      	str	r2, [r3, #24]
      break;
 80047e4:	e043      	b.n	800486e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	68b9      	ldr	r1, [r7, #8]
 80047ec:	4618      	mov	r0, r3
 80047ee:	f000 fabd 	bl	8004d6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	69da      	ldr	r2, [r3, #28]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f042 0208 	orr.w	r2, r2, #8
 8004800:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	69da      	ldr	r2, [r3, #28]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f022 0204 	bic.w	r2, r2, #4
 8004810:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	69d9      	ldr	r1, [r3, #28]
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	691a      	ldr	r2, [r3, #16]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	430a      	orrs	r2, r1
 8004822:	61da      	str	r2, [r3, #28]
      break;
 8004824:	e023      	b.n	800486e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68b9      	ldr	r1, [r7, #8]
 800482c:	4618      	mov	r0, r3
 800482e:	f000 fb11 	bl	8004e54 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	69da      	ldr	r2, [r3, #28]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004840:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	69da      	ldr	r2, [r3, #28]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004850:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	69d9      	ldr	r1, [r3, #28]
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	021a      	lsls	r2, r3, #8
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	430a      	orrs	r2, r1
 8004864:	61da      	str	r2, [r3, #28]
      break;
 8004866:	e002      	b.n	800486e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	75fb      	strb	r3, [r7, #23]
      break;
 800486c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2200      	movs	r2, #0
 8004872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004876:	7dfb      	ldrb	r3, [r7, #23]
}
 8004878:	4618      	mov	r0, r3
 800487a:	3718      	adds	r7, #24
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800488a:	2300      	movs	r3, #0
 800488c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004894:	2b01      	cmp	r3, #1
 8004896:	d101      	bne.n	800489c <HAL_TIM_ConfigClockSource+0x1c>
 8004898:	2302      	movs	r3, #2
 800489a:	e0b4      	b.n	8004a06 <HAL_TIM_ConfigClockSource+0x186>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2202      	movs	r2, #2
 80048a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80048ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	68ba      	ldr	r2, [r7, #8]
 80048ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048d4:	d03e      	beq.n	8004954 <HAL_TIM_ConfigClockSource+0xd4>
 80048d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048da:	f200 8087 	bhi.w	80049ec <HAL_TIM_ConfigClockSource+0x16c>
 80048de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048e2:	f000 8086 	beq.w	80049f2 <HAL_TIM_ConfigClockSource+0x172>
 80048e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048ea:	d87f      	bhi.n	80049ec <HAL_TIM_ConfigClockSource+0x16c>
 80048ec:	2b70      	cmp	r3, #112	; 0x70
 80048ee:	d01a      	beq.n	8004926 <HAL_TIM_ConfigClockSource+0xa6>
 80048f0:	2b70      	cmp	r3, #112	; 0x70
 80048f2:	d87b      	bhi.n	80049ec <HAL_TIM_ConfigClockSource+0x16c>
 80048f4:	2b60      	cmp	r3, #96	; 0x60
 80048f6:	d050      	beq.n	800499a <HAL_TIM_ConfigClockSource+0x11a>
 80048f8:	2b60      	cmp	r3, #96	; 0x60
 80048fa:	d877      	bhi.n	80049ec <HAL_TIM_ConfigClockSource+0x16c>
 80048fc:	2b50      	cmp	r3, #80	; 0x50
 80048fe:	d03c      	beq.n	800497a <HAL_TIM_ConfigClockSource+0xfa>
 8004900:	2b50      	cmp	r3, #80	; 0x50
 8004902:	d873      	bhi.n	80049ec <HAL_TIM_ConfigClockSource+0x16c>
 8004904:	2b40      	cmp	r3, #64	; 0x40
 8004906:	d058      	beq.n	80049ba <HAL_TIM_ConfigClockSource+0x13a>
 8004908:	2b40      	cmp	r3, #64	; 0x40
 800490a:	d86f      	bhi.n	80049ec <HAL_TIM_ConfigClockSource+0x16c>
 800490c:	2b30      	cmp	r3, #48	; 0x30
 800490e:	d064      	beq.n	80049da <HAL_TIM_ConfigClockSource+0x15a>
 8004910:	2b30      	cmp	r3, #48	; 0x30
 8004912:	d86b      	bhi.n	80049ec <HAL_TIM_ConfigClockSource+0x16c>
 8004914:	2b20      	cmp	r3, #32
 8004916:	d060      	beq.n	80049da <HAL_TIM_ConfigClockSource+0x15a>
 8004918:	2b20      	cmp	r3, #32
 800491a:	d867      	bhi.n	80049ec <HAL_TIM_ConfigClockSource+0x16c>
 800491c:	2b00      	cmp	r3, #0
 800491e:	d05c      	beq.n	80049da <HAL_TIM_ConfigClockSource+0x15a>
 8004920:	2b10      	cmp	r3, #16
 8004922:	d05a      	beq.n	80049da <HAL_TIM_ConfigClockSource+0x15a>
 8004924:	e062      	b.n	80049ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6818      	ldr	r0, [r3, #0]
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	6899      	ldr	r1, [r3, #8]
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	685a      	ldr	r2, [r3, #4]
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	f000 fb5d 	bl	8004ff4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004948:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	68ba      	ldr	r2, [r7, #8]
 8004950:	609a      	str	r2, [r3, #8]
      break;
 8004952:	e04f      	b.n	80049f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6818      	ldr	r0, [r3, #0]
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	6899      	ldr	r1, [r3, #8]
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	685a      	ldr	r2, [r3, #4]
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	68db      	ldr	r3, [r3, #12]
 8004964:	f000 fb46 	bl	8004ff4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	689a      	ldr	r2, [r3, #8]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004976:	609a      	str	r2, [r3, #8]
      break;
 8004978:	e03c      	b.n	80049f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6818      	ldr	r0, [r3, #0]
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	6859      	ldr	r1, [r3, #4]
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	461a      	mov	r2, r3
 8004988:	f000 faba 	bl	8004f00 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	2150      	movs	r1, #80	; 0x50
 8004992:	4618      	mov	r0, r3
 8004994:	f000 fb13 	bl	8004fbe <TIM_ITRx_SetConfig>
      break;
 8004998:	e02c      	b.n	80049f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6818      	ldr	r0, [r3, #0]
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	6859      	ldr	r1, [r3, #4]
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	68db      	ldr	r3, [r3, #12]
 80049a6:	461a      	mov	r2, r3
 80049a8:	f000 fad9 	bl	8004f5e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2160      	movs	r1, #96	; 0x60
 80049b2:	4618      	mov	r0, r3
 80049b4:	f000 fb03 	bl	8004fbe <TIM_ITRx_SetConfig>
      break;
 80049b8:	e01c      	b.n	80049f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6818      	ldr	r0, [r3, #0]
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	6859      	ldr	r1, [r3, #4]
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	68db      	ldr	r3, [r3, #12]
 80049c6:	461a      	mov	r2, r3
 80049c8:	f000 fa9a 	bl	8004f00 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2140      	movs	r1, #64	; 0x40
 80049d2:	4618      	mov	r0, r3
 80049d4:	f000 faf3 	bl	8004fbe <TIM_ITRx_SetConfig>
      break;
 80049d8:	e00c      	b.n	80049f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4619      	mov	r1, r3
 80049e4:	4610      	mov	r0, r2
 80049e6:	f000 faea 	bl	8004fbe <TIM_ITRx_SetConfig>
      break;
 80049ea:	e003      	b.n	80049f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	73fb      	strb	r3, [r7, #15]
      break;
 80049f0:	e000      	b.n	80049f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80049f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3710      	adds	r7, #16
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}

08004a0e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a0e:	b480      	push	{r7}
 8004a10:	b083      	sub	sp, #12
 8004a12:	af00      	add	r7, sp, #0
 8004a14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a16:	bf00      	nop
 8004a18:	370c      	adds	r7, #12
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr

08004a22 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a22:	b480      	push	{r7}
 8004a24:	b083      	sub	sp, #12
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a2a:	bf00      	nop
 8004a2c:	370c      	adds	r7, #12
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr

08004a36 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a36:	b480      	push	{r7}
 8004a38:	b083      	sub	sp, #12
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a3e:	bf00      	nop
 8004a40:	370c      	adds	r7, #12
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr

08004a4a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a4a:	b480      	push	{r7}
 8004a4c:	b083      	sub	sp, #12
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a52:	bf00      	nop
 8004a54:	370c      	adds	r7, #12
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr
	...

08004a60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b085      	sub	sp, #20
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
 8004a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	4a40      	ldr	r2, [pc, #256]	; (8004b74 <TIM_Base_SetConfig+0x114>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d013      	beq.n	8004aa0 <TIM_Base_SetConfig+0x40>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a7e:	d00f      	beq.n	8004aa0 <TIM_Base_SetConfig+0x40>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a3d      	ldr	r2, [pc, #244]	; (8004b78 <TIM_Base_SetConfig+0x118>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d00b      	beq.n	8004aa0 <TIM_Base_SetConfig+0x40>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a3c      	ldr	r2, [pc, #240]	; (8004b7c <TIM_Base_SetConfig+0x11c>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d007      	beq.n	8004aa0 <TIM_Base_SetConfig+0x40>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a3b      	ldr	r2, [pc, #236]	; (8004b80 <TIM_Base_SetConfig+0x120>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d003      	beq.n	8004aa0 <TIM_Base_SetConfig+0x40>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a3a      	ldr	r2, [pc, #232]	; (8004b84 <TIM_Base_SetConfig+0x124>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d108      	bne.n	8004ab2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004aa6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	68fa      	ldr	r2, [r7, #12]
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a2f      	ldr	r2, [pc, #188]	; (8004b74 <TIM_Base_SetConfig+0x114>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d02b      	beq.n	8004b12 <TIM_Base_SetConfig+0xb2>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ac0:	d027      	beq.n	8004b12 <TIM_Base_SetConfig+0xb2>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a2c      	ldr	r2, [pc, #176]	; (8004b78 <TIM_Base_SetConfig+0x118>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d023      	beq.n	8004b12 <TIM_Base_SetConfig+0xb2>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a2b      	ldr	r2, [pc, #172]	; (8004b7c <TIM_Base_SetConfig+0x11c>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d01f      	beq.n	8004b12 <TIM_Base_SetConfig+0xb2>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a2a      	ldr	r2, [pc, #168]	; (8004b80 <TIM_Base_SetConfig+0x120>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d01b      	beq.n	8004b12 <TIM_Base_SetConfig+0xb2>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a29      	ldr	r2, [pc, #164]	; (8004b84 <TIM_Base_SetConfig+0x124>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d017      	beq.n	8004b12 <TIM_Base_SetConfig+0xb2>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a28      	ldr	r2, [pc, #160]	; (8004b88 <TIM_Base_SetConfig+0x128>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d013      	beq.n	8004b12 <TIM_Base_SetConfig+0xb2>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a27      	ldr	r2, [pc, #156]	; (8004b8c <TIM_Base_SetConfig+0x12c>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d00f      	beq.n	8004b12 <TIM_Base_SetConfig+0xb2>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a26      	ldr	r2, [pc, #152]	; (8004b90 <TIM_Base_SetConfig+0x130>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d00b      	beq.n	8004b12 <TIM_Base_SetConfig+0xb2>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a25      	ldr	r2, [pc, #148]	; (8004b94 <TIM_Base_SetConfig+0x134>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d007      	beq.n	8004b12 <TIM_Base_SetConfig+0xb2>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a24      	ldr	r2, [pc, #144]	; (8004b98 <TIM_Base_SetConfig+0x138>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d003      	beq.n	8004b12 <TIM_Base_SetConfig+0xb2>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a23      	ldr	r2, [pc, #140]	; (8004b9c <TIM_Base_SetConfig+0x13c>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d108      	bne.n	8004b24 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	68fa      	ldr	r2, [r7, #12]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	695b      	ldr	r3, [r3, #20]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	68fa      	ldr	r2, [r7, #12]
 8004b36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	689a      	ldr	r2, [r3, #8]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	681a      	ldr	r2, [r3, #0]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	4a0a      	ldr	r2, [pc, #40]	; (8004b74 <TIM_Base_SetConfig+0x114>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d003      	beq.n	8004b58 <TIM_Base_SetConfig+0xf8>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a0c      	ldr	r2, [pc, #48]	; (8004b84 <TIM_Base_SetConfig+0x124>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d103      	bne.n	8004b60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	691a      	ldr	r2, [r3, #16]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2201      	movs	r2, #1
 8004b64:	615a      	str	r2, [r3, #20]
}
 8004b66:	bf00      	nop
 8004b68:	3714      	adds	r7, #20
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop
 8004b74:	40010000 	.word	0x40010000
 8004b78:	40000400 	.word	0x40000400
 8004b7c:	40000800 	.word	0x40000800
 8004b80:	40000c00 	.word	0x40000c00
 8004b84:	40010400 	.word	0x40010400
 8004b88:	40014000 	.word	0x40014000
 8004b8c:	40014400 	.word	0x40014400
 8004b90:	40014800 	.word	0x40014800
 8004b94:	40001800 	.word	0x40001800
 8004b98:	40001c00 	.word	0x40001c00
 8004b9c:	40002000 	.word	0x40002000

08004ba0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b087      	sub	sp, #28
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a1b      	ldr	r3, [r3, #32]
 8004bae:	f023 0201 	bic.w	r2, r3, #1
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6a1b      	ldr	r3, [r3, #32]
 8004bba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	699b      	ldr	r3, [r3, #24]
 8004bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f023 0303 	bic.w	r3, r3, #3
 8004bd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	68fa      	ldr	r2, [r7, #12]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	f023 0302 	bic.w	r3, r3, #2
 8004be8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	697a      	ldr	r2, [r7, #20]
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	4a20      	ldr	r2, [pc, #128]	; (8004c78 <TIM_OC1_SetConfig+0xd8>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d003      	beq.n	8004c04 <TIM_OC1_SetConfig+0x64>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4a1f      	ldr	r2, [pc, #124]	; (8004c7c <TIM_OC1_SetConfig+0xdc>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d10c      	bne.n	8004c1e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	f023 0308 	bic.w	r3, r3, #8
 8004c0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	697a      	ldr	r2, [r7, #20]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	f023 0304 	bic.w	r3, r3, #4
 8004c1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4a15      	ldr	r2, [pc, #84]	; (8004c78 <TIM_OC1_SetConfig+0xd8>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d003      	beq.n	8004c2e <TIM_OC1_SetConfig+0x8e>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a14      	ldr	r2, [pc, #80]	; (8004c7c <TIM_OC1_SetConfig+0xdc>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d111      	bne.n	8004c52 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	695b      	ldr	r3, [r3, #20]
 8004c42:	693a      	ldr	r2, [r7, #16]
 8004c44:	4313      	orrs	r3, r2
 8004c46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	699b      	ldr	r3, [r3, #24]
 8004c4c:	693a      	ldr	r2, [r7, #16]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	693a      	ldr	r2, [r7, #16]
 8004c56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	685a      	ldr	r2, [r3, #4]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	697a      	ldr	r2, [r7, #20]
 8004c6a:	621a      	str	r2, [r3, #32]
}
 8004c6c:	bf00      	nop
 8004c6e:	371c      	adds	r7, #28
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr
 8004c78:	40010000 	.word	0x40010000
 8004c7c:	40010400 	.word	0x40010400

08004c80 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b087      	sub	sp, #28
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
 8004c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6a1b      	ldr	r3, [r3, #32]
 8004c8e:	f023 0210 	bic.w	r2, r3, #16
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6a1b      	ldr	r3, [r3, #32]
 8004c9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	699b      	ldr	r3, [r3, #24]
 8004ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	021b      	lsls	r3, r3, #8
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	f023 0320 	bic.w	r3, r3, #32
 8004cca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	011b      	lsls	r3, r3, #4
 8004cd2:	697a      	ldr	r2, [r7, #20]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	4a22      	ldr	r2, [pc, #136]	; (8004d64 <TIM_OC2_SetConfig+0xe4>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d003      	beq.n	8004ce8 <TIM_OC2_SetConfig+0x68>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a21      	ldr	r2, [pc, #132]	; (8004d68 <TIM_OC2_SetConfig+0xe8>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d10d      	bne.n	8004d04 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004cee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	011b      	lsls	r3, r3, #4
 8004cf6:	697a      	ldr	r2, [r7, #20]
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d02:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	4a17      	ldr	r2, [pc, #92]	; (8004d64 <TIM_OC2_SetConfig+0xe4>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d003      	beq.n	8004d14 <TIM_OC2_SetConfig+0x94>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	4a16      	ldr	r2, [pc, #88]	; (8004d68 <TIM_OC2_SetConfig+0xe8>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d113      	bne.n	8004d3c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d1a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d22:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	695b      	ldr	r3, [r3, #20]
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	693a      	ldr	r2, [r7, #16]
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	699b      	ldr	r3, [r3, #24]
 8004d34:	009b      	lsls	r3, r3, #2
 8004d36:	693a      	ldr	r2, [r7, #16]
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	693a      	ldr	r2, [r7, #16]
 8004d40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	68fa      	ldr	r2, [r7, #12]
 8004d46:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	685a      	ldr	r2, [r3, #4]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	697a      	ldr	r2, [r7, #20]
 8004d54:	621a      	str	r2, [r3, #32]
}
 8004d56:	bf00      	nop
 8004d58:	371c      	adds	r7, #28
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr
 8004d62:	bf00      	nop
 8004d64:	40010000 	.word	0x40010000
 8004d68:	40010400 	.word	0x40010400

08004d6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b087      	sub	sp, #28
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a1b      	ldr	r3, [r3, #32]
 8004d7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6a1b      	ldr	r3, [r3, #32]
 8004d86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	69db      	ldr	r3, [r3, #28]
 8004d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f023 0303 	bic.w	r3, r3, #3
 8004da2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	68fa      	ldr	r2, [r7, #12]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004db4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	021b      	lsls	r3, r3, #8
 8004dbc:	697a      	ldr	r2, [r7, #20]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a21      	ldr	r2, [pc, #132]	; (8004e4c <TIM_OC3_SetConfig+0xe0>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d003      	beq.n	8004dd2 <TIM_OC3_SetConfig+0x66>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a20      	ldr	r2, [pc, #128]	; (8004e50 <TIM_OC3_SetConfig+0xe4>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d10d      	bne.n	8004dee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004dd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	021b      	lsls	r3, r3, #8
 8004de0:	697a      	ldr	r2, [r7, #20]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004dec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	4a16      	ldr	r2, [pc, #88]	; (8004e4c <TIM_OC3_SetConfig+0xe0>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d003      	beq.n	8004dfe <TIM_OC3_SetConfig+0x92>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	4a15      	ldr	r2, [pc, #84]	; (8004e50 <TIM_OC3_SetConfig+0xe4>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d113      	bne.n	8004e26 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	695b      	ldr	r3, [r3, #20]
 8004e12:	011b      	lsls	r3, r3, #4
 8004e14:	693a      	ldr	r2, [r7, #16]
 8004e16:	4313      	orrs	r3, r2
 8004e18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	011b      	lsls	r3, r3, #4
 8004e20:	693a      	ldr	r2, [r7, #16]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	693a      	ldr	r2, [r7, #16]
 8004e2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	68fa      	ldr	r2, [r7, #12]
 8004e30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	685a      	ldr	r2, [r3, #4]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	697a      	ldr	r2, [r7, #20]
 8004e3e:	621a      	str	r2, [r3, #32]
}
 8004e40:	bf00      	nop
 8004e42:	371c      	adds	r7, #28
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr
 8004e4c:	40010000 	.word	0x40010000
 8004e50:	40010400 	.word	0x40010400

08004e54 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b087      	sub	sp, #28
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6a1b      	ldr	r3, [r3, #32]
 8004e62:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a1b      	ldr	r3, [r3, #32]
 8004e6e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	69db      	ldr	r3, [r3, #28]
 8004e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	021b      	lsls	r3, r3, #8
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	031b      	lsls	r3, r3, #12
 8004ea6:	693a      	ldr	r2, [r7, #16]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	4a12      	ldr	r2, [pc, #72]	; (8004ef8 <TIM_OC4_SetConfig+0xa4>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d003      	beq.n	8004ebc <TIM_OC4_SetConfig+0x68>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	4a11      	ldr	r2, [pc, #68]	; (8004efc <TIM_OC4_SetConfig+0xa8>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d109      	bne.n	8004ed0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ec2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	695b      	ldr	r3, [r3, #20]
 8004ec8:	019b      	lsls	r3, r3, #6
 8004eca:	697a      	ldr	r2, [r7, #20]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	697a      	ldr	r2, [r7, #20]
 8004ed4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	68fa      	ldr	r2, [r7, #12]
 8004eda:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	685a      	ldr	r2, [r3, #4]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	693a      	ldr	r2, [r7, #16]
 8004ee8:	621a      	str	r2, [r3, #32]
}
 8004eea:	bf00      	nop
 8004eec:	371c      	adds	r7, #28
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef4:	4770      	bx	lr
 8004ef6:	bf00      	nop
 8004ef8:	40010000 	.word	0x40010000
 8004efc:	40010400 	.word	0x40010400

08004f00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b087      	sub	sp, #28
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6a1b      	ldr	r3, [r3, #32]
 8004f10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6a1b      	ldr	r3, [r3, #32]
 8004f16:	f023 0201 	bic.w	r2, r3, #1
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	011b      	lsls	r3, r3, #4
 8004f30:	693a      	ldr	r2, [r7, #16]
 8004f32:	4313      	orrs	r3, r2
 8004f34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	f023 030a 	bic.w	r3, r3, #10
 8004f3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f3e:	697a      	ldr	r2, [r7, #20]
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	693a      	ldr	r2, [r7, #16]
 8004f4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	621a      	str	r2, [r3, #32]
}
 8004f52:	bf00      	nop
 8004f54:	371c      	adds	r7, #28
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr

08004f5e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f5e:	b480      	push	{r7}
 8004f60:	b087      	sub	sp, #28
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	60f8      	str	r0, [r7, #12]
 8004f66:	60b9      	str	r1, [r7, #8]
 8004f68:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6a1b      	ldr	r3, [r3, #32]
 8004f6e:	f023 0210 	bic.w	r2, r3, #16
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	699b      	ldr	r3, [r3, #24]
 8004f7a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6a1b      	ldr	r3, [r3, #32]
 8004f80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f88:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	031b      	lsls	r3, r3, #12
 8004f8e:	697a      	ldr	r2, [r7, #20]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f94:	693b      	ldr	r3, [r7, #16]
 8004f96:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f9a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	011b      	lsls	r3, r3, #4
 8004fa0:	693a      	ldr	r2, [r7, #16]
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	697a      	ldr	r2, [r7, #20]
 8004faa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	693a      	ldr	r2, [r7, #16]
 8004fb0:	621a      	str	r2, [r3, #32]
}
 8004fb2:	bf00      	nop
 8004fb4:	371c      	adds	r7, #28
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr

08004fbe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fbe:	b480      	push	{r7}
 8004fc0:	b085      	sub	sp, #20
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	6078      	str	r0, [r7, #4]
 8004fc6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fd4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fd6:	683a      	ldr	r2, [r7, #0]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	f043 0307 	orr.w	r3, r3, #7
 8004fe0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	68fa      	ldr	r2, [r7, #12]
 8004fe6:	609a      	str	r2, [r3, #8]
}
 8004fe8:	bf00      	nop
 8004fea:	3714      	adds	r7, #20
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr

08004ff4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b087      	sub	sp, #28
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	607a      	str	r2, [r7, #4]
 8005000:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800500e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	021a      	lsls	r2, r3, #8
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	431a      	orrs	r2, r3
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	4313      	orrs	r3, r2
 800501c:	697a      	ldr	r2, [r7, #20]
 800501e:	4313      	orrs	r3, r2
 8005020:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	697a      	ldr	r2, [r7, #20]
 8005026:	609a      	str	r2, [r3, #8]
}
 8005028:	bf00      	nop
 800502a:	371c      	adds	r7, #28
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr

08005034 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005034:	b480      	push	{r7}
 8005036:	b087      	sub	sp, #28
 8005038:	af00      	add	r7, sp, #0
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	f003 031f 	and.w	r3, r3, #31
 8005046:	2201      	movs	r2, #1
 8005048:	fa02 f303 	lsl.w	r3, r2, r3
 800504c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6a1a      	ldr	r2, [r3, #32]
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	43db      	mvns	r3, r3
 8005056:	401a      	ands	r2, r3
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6a1a      	ldr	r2, [r3, #32]
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	f003 031f 	and.w	r3, r3, #31
 8005066:	6879      	ldr	r1, [r7, #4]
 8005068:	fa01 f303 	lsl.w	r3, r1, r3
 800506c:	431a      	orrs	r2, r3
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	621a      	str	r2, [r3, #32]
}
 8005072:	bf00      	nop
 8005074:	371c      	adds	r7, #28
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr
	...

08005080 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005080:	b480      	push	{r7}
 8005082:	b085      	sub	sp, #20
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005090:	2b01      	cmp	r3, #1
 8005092:	d101      	bne.n	8005098 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005094:	2302      	movs	r3, #2
 8005096:	e05a      	b.n	800514e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2202      	movs	r2, #2
 80050a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68fa      	ldr	r2, [r7, #12]
 80050c6:	4313      	orrs	r3, r2
 80050c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a21      	ldr	r2, [pc, #132]	; (800515c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d022      	beq.n	8005122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050e4:	d01d      	beq.n	8005122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a1d      	ldr	r2, [pc, #116]	; (8005160 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d018      	beq.n	8005122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a1b      	ldr	r2, [pc, #108]	; (8005164 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d013      	beq.n	8005122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a1a      	ldr	r2, [pc, #104]	; (8005168 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d00e      	beq.n	8005122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a18      	ldr	r2, [pc, #96]	; (800516c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d009      	beq.n	8005122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a17      	ldr	r2, [pc, #92]	; (8005170 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d004      	beq.n	8005122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a15      	ldr	r2, [pc, #84]	; (8005174 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d10c      	bne.n	800513c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005128:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	68ba      	ldr	r2, [r7, #8]
 8005130:	4313      	orrs	r3, r2
 8005132:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	68ba      	ldr	r2, [r7, #8]
 800513a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2200      	movs	r2, #0
 8005148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800514c:	2300      	movs	r3, #0
}
 800514e:	4618      	mov	r0, r3
 8005150:	3714      	adds	r7, #20
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr
 800515a:	bf00      	nop
 800515c:	40010000 	.word	0x40010000
 8005160:	40000400 	.word	0x40000400
 8005164:	40000800 	.word	0x40000800
 8005168:	40000c00 	.word	0x40000c00
 800516c:	40010400 	.word	0x40010400
 8005170:	40014000 	.word	0x40014000
 8005174:	40001800 	.word	0x40001800

08005178 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005178:	b480      	push	{r7}
 800517a:	b085      	sub	sp, #20
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005182:	2300      	movs	r3, #0
 8005184:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800518c:	2b01      	cmp	r3, #1
 800518e:	d101      	bne.n	8005194 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005190:	2302      	movs	r3, #2
 8005192:	e03d      	b.n	8005210 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	68db      	ldr	r3, [r3, #12]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	691b      	ldr	r3, [r3, #16]
 80051de:	4313      	orrs	r3, r2
 80051e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	695b      	ldr	r3, [r3, #20]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	69db      	ldr	r3, [r3, #28]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	68fa      	ldr	r2, [r7, #12]
 8005204:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2200      	movs	r2, #0
 800520a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800520e:	2300      	movs	r3, #0
}
 8005210:	4618      	mov	r0, r3
 8005212:	3714      	adds	r7, #20
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr

0800521c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800521c:	b480      	push	{r7}
 800521e:	b083      	sub	sp, #12
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005224:	bf00      	nop
 8005226:	370c      	adds	r7, #12
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr

08005230 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005230:	b480      	push	{r7}
 8005232:	b083      	sub	sp, #12
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005238:	bf00      	nop
 800523a:	370c      	adds	r7, #12
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr

08005244 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b082      	sub	sp, #8
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d101      	bne.n	8005256 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e03f      	b.n	80052d6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800525c:	b2db      	uxtb	r3, r3
 800525e:	2b00      	cmp	r3, #0
 8005260:	d106      	bne.n	8005270 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f7fd f88c 	bl	8002388 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2224      	movs	r2, #36	; 0x24
 8005274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68da      	ldr	r2, [r3, #12]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005286:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	f000 fddb 	bl	8005e44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	691a      	ldr	r2, [r3, #16]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800529c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	695a      	ldr	r2, [r3, #20]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80052ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	68da      	ldr	r2, [r3, #12]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2220      	movs	r2, #32
 80052c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2220      	movs	r2, #32
 80052d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80052d4:	2300      	movs	r3, #0
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3708      	adds	r7, #8
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}

080052de <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052de:	b580      	push	{r7, lr}
 80052e0:	b08a      	sub	sp, #40	; 0x28
 80052e2:	af02      	add	r7, sp, #8
 80052e4:	60f8      	str	r0, [r7, #12]
 80052e6:	60b9      	str	r1, [r7, #8]
 80052e8:	603b      	str	r3, [r7, #0]
 80052ea:	4613      	mov	r3, r2
 80052ec:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80052ee:	2300      	movs	r3, #0
 80052f0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	2b20      	cmp	r3, #32
 80052fc:	d17c      	bne.n	80053f8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d002      	beq.n	800530a <HAL_UART_Transmit+0x2c>
 8005304:	88fb      	ldrh	r3, [r7, #6]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d101      	bne.n	800530e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e075      	b.n	80053fa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005314:	2b01      	cmp	r3, #1
 8005316:	d101      	bne.n	800531c <HAL_UART_Transmit+0x3e>
 8005318:	2302      	movs	r3, #2
 800531a:	e06e      	b.n	80053fa <HAL_UART_Transmit+0x11c>
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2200      	movs	r2, #0
 8005328:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2221      	movs	r2, #33	; 0x21
 800532e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005332:	f7fd f909 	bl	8002548 <HAL_GetTick>
 8005336:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	88fa      	ldrh	r2, [r7, #6]
 800533c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	88fa      	ldrh	r2, [r7, #6]
 8005342:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800534c:	d108      	bne.n	8005360 <HAL_UART_Transmit+0x82>
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	691b      	ldr	r3, [r3, #16]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d104      	bne.n	8005360 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005356:	2300      	movs	r3, #0
 8005358:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	61bb      	str	r3, [r7, #24]
 800535e:	e003      	b.n	8005368 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005364:	2300      	movs	r3, #0
 8005366:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2200      	movs	r2, #0
 800536c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005370:	e02a      	b.n	80053c8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	9300      	str	r3, [sp, #0]
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	2200      	movs	r2, #0
 800537a:	2180      	movs	r1, #128	; 0x80
 800537c:	68f8      	ldr	r0, [r7, #12]
 800537e:	f000 fb1f 	bl	80059c0 <UART_WaitOnFlagUntilTimeout>
 8005382:	4603      	mov	r3, r0
 8005384:	2b00      	cmp	r3, #0
 8005386:	d001      	beq.n	800538c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005388:	2303      	movs	r3, #3
 800538a:	e036      	b.n	80053fa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d10b      	bne.n	80053aa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	881b      	ldrh	r3, [r3, #0]
 8005396:	461a      	mov	r2, r3
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80053a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80053a2:	69bb      	ldr	r3, [r7, #24]
 80053a4:	3302      	adds	r3, #2
 80053a6:	61bb      	str	r3, [r7, #24]
 80053a8:	e007      	b.n	80053ba <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80053aa:	69fb      	ldr	r3, [r7, #28]
 80053ac:	781a      	ldrb	r2, [r3, #0]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80053b4:	69fb      	ldr	r3, [r7, #28]
 80053b6:	3301      	adds	r3, #1
 80053b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80053be:	b29b      	uxth	r3, r3
 80053c0:	3b01      	subs	r3, #1
 80053c2:	b29a      	uxth	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d1cf      	bne.n	8005372 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	9300      	str	r3, [sp, #0]
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	2200      	movs	r2, #0
 80053da:	2140      	movs	r1, #64	; 0x40
 80053dc:	68f8      	ldr	r0, [r7, #12]
 80053de:	f000 faef 	bl	80059c0 <UART_WaitOnFlagUntilTimeout>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d001      	beq.n	80053ec <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80053e8:	2303      	movs	r3, #3
 80053ea:	e006      	b.n	80053fa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2220      	movs	r2, #32
 80053f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80053f4:	2300      	movs	r3, #0
 80053f6:	e000      	b.n	80053fa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80053f8:	2302      	movs	r3, #2
  }
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	3720      	adds	r7, #32
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}

08005402 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005402:	b580      	push	{r7, lr}
 8005404:	b084      	sub	sp, #16
 8005406:	af00      	add	r7, sp, #0
 8005408:	60f8      	str	r0, [r7, #12]
 800540a:	60b9      	str	r1, [r7, #8]
 800540c:	4613      	mov	r3, r2
 800540e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005416:	b2db      	uxtb	r3, r3
 8005418:	2b20      	cmp	r3, #32
 800541a:	d11d      	bne.n	8005458 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d002      	beq.n	8005428 <HAL_UART_Receive_IT+0x26>
 8005422:	88fb      	ldrh	r3, [r7, #6]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d101      	bne.n	800542c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e016      	b.n	800545a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005432:	2b01      	cmp	r3, #1
 8005434:	d101      	bne.n	800543a <HAL_UART_Receive_IT+0x38>
 8005436:	2302      	movs	r3, #2
 8005438:	e00f      	b.n	800545a <HAL_UART_Receive_IT+0x58>
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2201      	movs	r2, #1
 800543e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2200      	movs	r2, #0
 8005446:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005448:	88fb      	ldrh	r3, [r7, #6]
 800544a:	461a      	mov	r2, r3
 800544c:	68b9      	ldr	r1, [r7, #8]
 800544e:	68f8      	ldr	r0, [r7, #12]
 8005450:	f000 fb24 	bl	8005a9c <UART_Start_Receive_IT>
 8005454:	4603      	mov	r3, r0
 8005456:	e000      	b.n	800545a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005458:	2302      	movs	r3, #2
  }
}
 800545a:	4618      	mov	r0, r3
 800545c:	3710      	adds	r7, #16
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}
	...

08005464 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b0ba      	sub	sp, #232	; 0xe8
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	68db      	ldr	r3, [r3, #12]
 800547c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	695b      	ldr	r3, [r3, #20]
 8005486:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800548a:	2300      	movs	r3, #0
 800548c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005490:	2300      	movs	r3, #0
 8005492:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005496:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800549a:	f003 030f 	and.w	r3, r3, #15
 800549e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80054a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d10f      	bne.n	80054ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054ae:	f003 0320 	and.w	r3, r3, #32
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d009      	beq.n	80054ca <HAL_UART_IRQHandler+0x66>
 80054b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054ba:	f003 0320 	and.w	r3, r3, #32
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d003      	beq.n	80054ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 fc03 	bl	8005cce <UART_Receive_IT>
      return;
 80054c8:	e256      	b.n	8005978 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80054ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	f000 80de 	beq.w	8005690 <HAL_UART_IRQHandler+0x22c>
 80054d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80054d8:	f003 0301 	and.w	r3, r3, #1
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d106      	bne.n	80054ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80054e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054e4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	f000 80d1 	beq.w	8005690 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80054ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054f2:	f003 0301 	and.w	r3, r3, #1
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00b      	beq.n	8005512 <HAL_UART_IRQHandler+0xae>
 80054fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005502:	2b00      	cmp	r3, #0
 8005504:	d005      	beq.n	8005512 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800550a:	f043 0201 	orr.w	r2, r3, #1
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005512:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005516:	f003 0304 	and.w	r3, r3, #4
 800551a:	2b00      	cmp	r3, #0
 800551c:	d00b      	beq.n	8005536 <HAL_UART_IRQHandler+0xd2>
 800551e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005522:	f003 0301 	and.w	r3, r3, #1
 8005526:	2b00      	cmp	r3, #0
 8005528:	d005      	beq.n	8005536 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552e:	f043 0202 	orr.w	r2, r3, #2
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800553a:	f003 0302 	and.w	r3, r3, #2
 800553e:	2b00      	cmp	r3, #0
 8005540:	d00b      	beq.n	800555a <HAL_UART_IRQHandler+0xf6>
 8005542:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005546:	f003 0301 	and.w	r3, r3, #1
 800554a:	2b00      	cmp	r3, #0
 800554c:	d005      	beq.n	800555a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005552:	f043 0204 	orr.w	r2, r3, #4
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800555a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800555e:	f003 0308 	and.w	r3, r3, #8
 8005562:	2b00      	cmp	r3, #0
 8005564:	d011      	beq.n	800558a <HAL_UART_IRQHandler+0x126>
 8005566:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800556a:	f003 0320 	and.w	r3, r3, #32
 800556e:	2b00      	cmp	r3, #0
 8005570:	d105      	bne.n	800557e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005572:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005576:	f003 0301 	and.w	r3, r3, #1
 800557a:	2b00      	cmp	r3, #0
 800557c:	d005      	beq.n	800558a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005582:	f043 0208 	orr.w	r2, r3, #8
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800558e:	2b00      	cmp	r3, #0
 8005590:	f000 81ed 	beq.w	800596e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005594:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005598:	f003 0320 	and.w	r3, r3, #32
 800559c:	2b00      	cmp	r3, #0
 800559e:	d008      	beq.n	80055b2 <HAL_UART_IRQHandler+0x14e>
 80055a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055a4:	f003 0320 	and.w	r3, r3, #32
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d002      	beq.n	80055b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f000 fb8e 	bl	8005cce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	695b      	ldr	r3, [r3, #20]
 80055b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055bc:	2b40      	cmp	r3, #64	; 0x40
 80055be:	bf0c      	ite	eq
 80055c0:	2301      	moveq	r3, #1
 80055c2:	2300      	movne	r3, #0
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ce:	f003 0308 	and.w	r3, r3, #8
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d103      	bne.n	80055de <HAL_UART_IRQHandler+0x17a>
 80055d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d04f      	beq.n	800567e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f000 fa96 	bl	8005b10 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	695b      	ldr	r3, [r3, #20]
 80055ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ee:	2b40      	cmp	r3, #64	; 0x40
 80055f0:	d141      	bne.n	8005676 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	3314      	adds	r3, #20
 80055f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005600:	e853 3f00 	ldrex	r3, [r3]
 8005604:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005608:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800560c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005610:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	3314      	adds	r3, #20
 800561a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800561e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005622:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005626:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800562a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800562e:	e841 2300 	strex	r3, r2, [r1]
 8005632:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005636:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d1d9      	bne.n	80055f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005642:	2b00      	cmp	r3, #0
 8005644:	d013      	beq.n	800566e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800564a:	4a7d      	ldr	r2, [pc, #500]	; (8005840 <HAL_UART_IRQHandler+0x3dc>)
 800564c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005652:	4618      	mov	r0, r3
 8005654:	f7fd fcf9 	bl	800304a <HAL_DMA_Abort_IT>
 8005658:	4603      	mov	r3, r0
 800565a:	2b00      	cmp	r3, #0
 800565c:	d016      	beq.n	800568c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005662:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005668:	4610      	mov	r0, r2
 800566a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800566c:	e00e      	b.n	800568c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f000 f990 	bl	8005994 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005674:	e00a      	b.n	800568c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f000 f98c 	bl	8005994 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800567c:	e006      	b.n	800568c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 f988 	bl	8005994 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2200      	movs	r2, #0
 8005688:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800568a:	e170      	b.n	800596e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800568c:	bf00      	nop
    return;
 800568e:	e16e      	b.n	800596e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005694:	2b01      	cmp	r3, #1
 8005696:	f040 814a 	bne.w	800592e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800569a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800569e:	f003 0310 	and.w	r3, r3, #16
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	f000 8143 	beq.w	800592e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80056a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056ac:	f003 0310 	and.w	r3, r3, #16
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	f000 813c 	beq.w	800592e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80056b6:	2300      	movs	r3, #0
 80056b8:	60bb      	str	r3, [r7, #8]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	60bb      	str	r3, [r7, #8]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	60bb      	str	r3, [r7, #8]
 80056ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	695b      	ldr	r3, [r3, #20]
 80056d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056d6:	2b40      	cmp	r3, #64	; 0x40
 80056d8:	f040 80b4 	bne.w	8005844 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80056e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	f000 8140 	beq.w	8005972 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80056f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80056fa:	429a      	cmp	r2, r3
 80056fc:	f080 8139 	bcs.w	8005972 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005706:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800570c:	69db      	ldr	r3, [r3, #28]
 800570e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005712:	f000 8088 	beq.w	8005826 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	330c      	adds	r3, #12
 800571c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005720:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005724:	e853 3f00 	ldrex	r3, [r3]
 8005728:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800572c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005730:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005734:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	330c      	adds	r3, #12
 800573e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005742:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005746:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800574a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800574e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005752:	e841 2300 	strex	r3, r2, [r1]
 8005756:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800575a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800575e:	2b00      	cmp	r3, #0
 8005760:	d1d9      	bne.n	8005716 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	3314      	adds	r3, #20
 8005768:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800576a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800576c:	e853 3f00 	ldrex	r3, [r3]
 8005770:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005772:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005774:	f023 0301 	bic.w	r3, r3, #1
 8005778:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	3314      	adds	r3, #20
 8005782:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005786:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800578a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800578c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800578e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005792:	e841 2300 	strex	r3, r2, [r1]
 8005796:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005798:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800579a:	2b00      	cmp	r3, #0
 800579c:	d1e1      	bne.n	8005762 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	3314      	adds	r3, #20
 80057a4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80057a8:	e853 3f00 	ldrex	r3, [r3]
 80057ac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80057ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80057b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80057b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	3314      	adds	r3, #20
 80057be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80057c2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80057c4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80057c8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80057ca:	e841 2300 	strex	r3, r2, [r1]
 80057ce:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80057d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d1e3      	bne.n	800579e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2220      	movs	r2, #32
 80057da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	330c      	adds	r3, #12
 80057ea:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057ee:	e853 3f00 	ldrex	r3, [r3]
 80057f2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80057f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80057f6:	f023 0310 	bic.w	r3, r3, #16
 80057fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	330c      	adds	r3, #12
 8005804:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005808:	65ba      	str	r2, [r7, #88]	; 0x58
 800580a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800580e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005810:	e841 2300 	strex	r3, r2, [r1]
 8005814:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005816:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005818:	2b00      	cmp	r3, #0
 800581a:	d1e3      	bne.n	80057e4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005820:	4618      	mov	r0, r3
 8005822:	f7fd fba2 	bl	8002f6a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800582e:	b29b      	uxth	r3, r3
 8005830:	1ad3      	subs	r3, r2, r3
 8005832:	b29b      	uxth	r3, r3
 8005834:	4619      	mov	r1, r3
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f000 f8b6 	bl	80059a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800583c:	e099      	b.n	8005972 <HAL_UART_IRQHandler+0x50e>
 800583e:	bf00      	nop
 8005840:	08005bd7 	.word	0x08005bd7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800584c:	b29b      	uxth	r3, r3
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005858:	b29b      	uxth	r3, r3
 800585a:	2b00      	cmp	r3, #0
 800585c:	f000 808b 	beq.w	8005976 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005860:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005864:	2b00      	cmp	r3, #0
 8005866:	f000 8086 	beq.w	8005976 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	330c      	adds	r3, #12
 8005870:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005874:	e853 3f00 	ldrex	r3, [r3]
 8005878:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800587a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800587c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005880:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	330c      	adds	r3, #12
 800588a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800588e:	647a      	str	r2, [r7, #68]	; 0x44
 8005890:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005892:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005894:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005896:	e841 2300 	strex	r3, r2, [r1]
 800589a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800589c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d1e3      	bne.n	800586a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	3314      	adds	r3, #20
 80058a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ac:	e853 3f00 	ldrex	r3, [r3]
 80058b0:	623b      	str	r3, [r7, #32]
   return(result);
 80058b2:	6a3b      	ldr	r3, [r7, #32]
 80058b4:	f023 0301 	bic.w	r3, r3, #1
 80058b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	3314      	adds	r3, #20
 80058c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80058c6:	633a      	str	r2, [r7, #48]	; 0x30
 80058c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80058cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058ce:	e841 2300 	strex	r3, r2, [r1]
 80058d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80058d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d1e3      	bne.n	80058a2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2220      	movs	r2, #32
 80058de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2200      	movs	r2, #0
 80058e6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	330c      	adds	r3, #12
 80058ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	e853 3f00 	ldrex	r3, [r3]
 80058f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f023 0310 	bic.w	r3, r3, #16
 80058fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	330c      	adds	r3, #12
 8005908:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800590c:	61fa      	str	r2, [r7, #28]
 800590e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005910:	69b9      	ldr	r1, [r7, #24]
 8005912:	69fa      	ldr	r2, [r7, #28]
 8005914:	e841 2300 	strex	r3, r2, [r1]
 8005918:	617b      	str	r3, [r7, #20]
   return(result);
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d1e3      	bne.n	80058e8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005920:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005924:	4619      	mov	r1, r3
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f000 f83e 	bl	80059a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800592c:	e023      	b.n	8005976 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800592e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005932:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005936:	2b00      	cmp	r3, #0
 8005938:	d009      	beq.n	800594e <HAL_UART_IRQHandler+0x4ea>
 800593a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800593e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005942:	2b00      	cmp	r3, #0
 8005944:	d003      	beq.n	800594e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f000 f959 	bl	8005bfe <UART_Transmit_IT>
    return;
 800594c:	e014      	b.n	8005978 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800594e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005952:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005956:	2b00      	cmp	r3, #0
 8005958:	d00e      	beq.n	8005978 <HAL_UART_IRQHandler+0x514>
 800595a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800595e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005962:	2b00      	cmp	r3, #0
 8005964:	d008      	beq.n	8005978 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f000 f999 	bl	8005c9e <UART_EndTransmit_IT>
    return;
 800596c:	e004      	b.n	8005978 <HAL_UART_IRQHandler+0x514>
    return;
 800596e:	bf00      	nop
 8005970:	e002      	b.n	8005978 <HAL_UART_IRQHandler+0x514>
      return;
 8005972:	bf00      	nop
 8005974:	e000      	b.n	8005978 <HAL_UART_IRQHandler+0x514>
      return;
 8005976:	bf00      	nop
  }
}
 8005978:	37e8      	adds	r7, #232	; 0xe8
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}
 800597e:	bf00      	nop

08005980 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005988:	bf00      	nop
 800598a:	370c      	adds	r7, #12
 800598c:	46bd      	mov	sp, r7
 800598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005992:	4770      	bx	lr

08005994 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005994:	b480      	push	{r7}
 8005996:	b083      	sub	sp, #12
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800599c:	bf00      	nop
 800599e:	370c      	adds	r7, #12
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr

080059a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b083      	sub	sp, #12
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
 80059b0:	460b      	mov	r3, r1
 80059b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80059b4:	bf00      	nop
 80059b6:	370c      	adds	r7, #12
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr

080059c0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b090      	sub	sp, #64	; 0x40
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	60f8      	str	r0, [r7, #12]
 80059c8:	60b9      	str	r1, [r7, #8]
 80059ca:	603b      	str	r3, [r7, #0]
 80059cc:	4613      	mov	r3, r2
 80059ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059d0:	e050      	b.n	8005a74 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059d8:	d04c      	beq.n	8005a74 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80059da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d007      	beq.n	80059f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80059e0:	f7fc fdb2 	bl	8002548 <HAL_GetTick>
 80059e4:	4602      	mov	r2, r0
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	1ad3      	subs	r3, r2, r3
 80059ea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d241      	bcs.n	8005a74 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	330c      	adds	r3, #12
 80059f6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059fa:	e853 3f00 	ldrex	r3, [r3]
 80059fe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a02:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005a06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	330c      	adds	r3, #12
 8005a0e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005a10:	637a      	str	r2, [r7, #52]	; 0x34
 8005a12:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a14:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005a16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005a18:	e841 2300 	strex	r3, r2, [r1]
 8005a1c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d1e5      	bne.n	80059f0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	3314      	adds	r3, #20
 8005a2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	e853 3f00 	ldrex	r3, [r3]
 8005a32:	613b      	str	r3, [r7, #16]
   return(result);
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	f023 0301 	bic.w	r3, r3, #1
 8005a3a:	63bb      	str	r3, [r7, #56]	; 0x38
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	3314      	adds	r3, #20
 8005a42:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a44:	623a      	str	r2, [r7, #32]
 8005a46:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a48:	69f9      	ldr	r1, [r7, #28]
 8005a4a:	6a3a      	ldr	r2, [r7, #32]
 8005a4c:	e841 2300 	strex	r3, r2, [r1]
 8005a50:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a52:	69bb      	ldr	r3, [r7, #24]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d1e5      	bne.n	8005a24 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2220      	movs	r2, #32
 8005a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2220      	movs	r2, #32
 8005a64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e00f      	b.n	8005a94 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	68ba      	ldr	r2, [r7, #8]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	bf0c      	ite	eq
 8005a84:	2301      	moveq	r3, #1
 8005a86:	2300      	movne	r3, #0
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	461a      	mov	r2, r3
 8005a8c:	79fb      	ldrb	r3, [r7, #7]
 8005a8e:	429a      	cmp	r2, r3
 8005a90:	d09f      	beq.n	80059d2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005a92:	2300      	movs	r3, #0
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3740      	adds	r7, #64	; 0x40
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}

08005a9c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b085      	sub	sp, #20
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	4613      	mov	r3, r2
 8005aa8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	68ba      	ldr	r2, [r7, #8]
 8005aae:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	88fa      	ldrh	r2, [r7, #6]
 8005ab4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	88fa      	ldrh	r2, [r7, #6]
 8005aba:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2222      	movs	r2, #34	; 0x22
 8005ac6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	68da      	ldr	r2, [r3, #12]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ae0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	695a      	ldr	r2, [r3, #20]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f042 0201 	orr.w	r2, r2, #1
 8005af0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	68da      	ldr	r2, [r3, #12]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f042 0220 	orr.w	r2, r2, #32
 8005b00:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005b02:	2300      	movs	r3, #0
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3714      	adds	r7, #20
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0e:	4770      	bx	lr

08005b10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b095      	sub	sp, #84	; 0x54
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	330c      	adds	r3, #12
 8005b1e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b22:	e853 3f00 	ldrex	r3, [r3]
 8005b26:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b2a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	330c      	adds	r3, #12
 8005b36:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005b38:	643a      	str	r2, [r7, #64]	; 0x40
 8005b3a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b3c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005b3e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005b40:	e841 2300 	strex	r3, r2, [r1]
 8005b44:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005b46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d1e5      	bne.n	8005b18 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	3314      	adds	r3, #20
 8005b52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b54:	6a3b      	ldr	r3, [r7, #32]
 8005b56:	e853 3f00 	ldrex	r3, [r3]
 8005b5a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b5c:	69fb      	ldr	r3, [r7, #28]
 8005b5e:	f023 0301 	bic.w	r3, r3, #1
 8005b62:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	3314      	adds	r3, #20
 8005b6a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b6c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b6e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b74:	e841 2300 	strex	r3, r2, [r1]
 8005b78:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d1e5      	bne.n	8005b4c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	d119      	bne.n	8005bbc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	330c      	adds	r3, #12
 8005b8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	e853 3f00 	ldrex	r3, [r3]
 8005b96:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	f023 0310 	bic.w	r3, r3, #16
 8005b9e:	647b      	str	r3, [r7, #68]	; 0x44
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	330c      	adds	r3, #12
 8005ba6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ba8:	61ba      	str	r2, [r7, #24]
 8005baa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bac:	6979      	ldr	r1, [r7, #20]
 8005bae:	69ba      	ldr	r2, [r7, #24]
 8005bb0:	e841 2300 	strex	r3, r2, [r1]
 8005bb4:	613b      	str	r3, [r7, #16]
   return(result);
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d1e5      	bne.n	8005b88 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2220      	movs	r2, #32
 8005bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005bca:	bf00      	nop
 8005bcc:	3754      	adds	r7, #84	; 0x54
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd4:	4770      	bx	lr

08005bd6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005bd6:	b580      	push	{r7, lr}
 8005bd8:	b084      	sub	sp, #16
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2200      	movs	r2, #0
 8005be8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2200      	movs	r2, #0
 8005bee:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005bf0:	68f8      	ldr	r0, [r7, #12]
 8005bf2:	f7ff fecf 	bl	8005994 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005bf6:	bf00      	nop
 8005bf8:	3710      	adds	r7, #16
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}

08005bfe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005bfe:	b480      	push	{r7}
 8005c00:	b085      	sub	sp, #20
 8005c02:	af00      	add	r7, sp, #0
 8005c04:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	2b21      	cmp	r3, #33	; 0x21
 8005c10:	d13e      	bne.n	8005c90 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c1a:	d114      	bne.n	8005c46 <UART_Transmit_IT+0x48>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	691b      	ldr	r3, [r3, #16]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d110      	bne.n	8005c46 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6a1b      	ldr	r3, [r3, #32]
 8005c28:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	881b      	ldrh	r3, [r3, #0]
 8005c2e:	461a      	mov	r2, r3
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c38:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6a1b      	ldr	r3, [r3, #32]
 8005c3e:	1c9a      	adds	r2, r3, #2
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	621a      	str	r2, [r3, #32]
 8005c44:	e008      	b.n	8005c58 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6a1b      	ldr	r3, [r3, #32]
 8005c4a:	1c59      	adds	r1, r3, #1
 8005c4c:	687a      	ldr	r2, [r7, #4]
 8005c4e:	6211      	str	r1, [r2, #32]
 8005c50:	781a      	ldrb	r2, [r3, #0]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c5c:	b29b      	uxth	r3, r3
 8005c5e:	3b01      	subs	r3, #1
 8005c60:	b29b      	uxth	r3, r3
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	4619      	mov	r1, r3
 8005c66:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d10f      	bne.n	8005c8c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	68da      	ldr	r2, [r3, #12]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c7a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	68da      	ldr	r2, [r3, #12]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c8a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	e000      	b.n	8005c92 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005c90:	2302      	movs	r3, #2
  }
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3714      	adds	r7, #20
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr

08005c9e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c9e:	b580      	push	{r7, lr}
 8005ca0:	b082      	sub	sp, #8
 8005ca2:	af00      	add	r7, sp, #0
 8005ca4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	68da      	ldr	r2, [r3, #12]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cb4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2220      	movs	r2, #32
 8005cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f7ff fe5e 	bl	8005980 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005cc4:	2300      	movs	r3, #0
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3708      	adds	r7, #8
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}

08005cce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005cce:	b580      	push	{r7, lr}
 8005cd0:	b08c      	sub	sp, #48	; 0x30
 8005cd2:	af00      	add	r7, sp, #0
 8005cd4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	2b22      	cmp	r3, #34	; 0x22
 8005ce0:	f040 80ab 	bne.w	8005e3a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cec:	d117      	bne.n	8005d1e <UART_Receive_IT+0x50>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	691b      	ldr	r3, [r3, #16]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d113      	bne.n	8005d1e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cfe:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d0c:	b29a      	uxth	r2, r3
 8005d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d10:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d16:	1c9a      	adds	r2, r3, #2
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	629a      	str	r2, [r3, #40]	; 0x28
 8005d1c:	e026      	b.n	8005d6c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d22:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005d24:	2300      	movs	r3, #0
 8005d26:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d30:	d007      	beq.n	8005d42 <UART_Receive_IT+0x74>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d10a      	bne.n	8005d50 <UART_Receive_IT+0x82>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	691b      	ldr	r3, [r3, #16]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d106      	bne.n	8005d50 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	b2da      	uxtb	r2, r3
 8005d4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d4c:	701a      	strb	r2, [r3, #0]
 8005d4e:	e008      	b.n	8005d62 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	b2db      	uxtb	r3, r3
 8005d58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d5c:	b2da      	uxtb	r2, r3
 8005d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d60:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d66:	1c5a      	adds	r2, r3, #1
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d70:	b29b      	uxth	r3, r3
 8005d72:	3b01      	subs	r3, #1
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	687a      	ldr	r2, [r7, #4]
 8005d78:	4619      	mov	r1, r3
 8005d7a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d15a      	bne.n	8005e36 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	68da      	ldr	r2, [r3, #12]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f022 0220 	bic.w	r2, r2, #32
 8005d8e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	68da      	ldr	r2, [r3, #12]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d9e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	695a      	ldr	r2, [r3, #20]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f022 0201 	bic.w	r2, r2, #1
 8005dae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2220      	movs	r2, #32
 8005db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d135      	bne.n	8005e2c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	330c      	adds	r3, #12
 8005dcc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	e853 3f00 	ldrex	r3, [r3]
 8005dd4:	613b      	str	r3, [r7, #16]
   return(result);
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	f023 0310 	bic.w	r3, r3, #16
 8005ddc:	627b      	str	r3, [r7, #36]	; 0x24
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	330c      	adds	r3, #12
 8005de4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005de6:	623a      	str	r2, [r7, #32]
 8005de8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dea:	69f9      	ldr	r1, [r7, #28]
 8005dec:	6a3a      	ldr	r2, [r7, #32]
 8005dee:	e841 2300 	strex	r3, r2, [r1]
 8005df2:	61bb      	str	r3, [r7, #24]
   return(result);
 8005df4:	69bb      	ldr	r3, [r7, #24]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d1e5      	bne.n	8005dc6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 0310 	and.w	r3, r3, #16
 8005e04:	2b10      	cmp	r3, #16
 8005e06:	d10a      	bne.n	8005e1e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e08:	2300      	movs	r3, #0
 8005e0a:	60fb      	str	r3, [r7, #12]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	60fb      	str	r3, [r7, #12]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	60fb      	str	r3, [r7, #12]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005e22:	4619      	mov	r1, r3
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f7ff fdbf 	bl	80059a8 <HAL_UARTEx_RxEventCallback>
 8005e2a:	e002      	b.n	8005e32 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f7fb ff03 	bl	8001c38 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005e32:	2300      	movs	r3, #0
 8005e34:	e002      	b.n	8005e3c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005e36:	2300      	movs	r3, #0
 8005e38:	e000      	b.n	8005e3c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005e3a:	2302      	movs	r3, #2
  }
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	3730      	adds	r7, #48	; 0x30
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}

08005e44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e48:	b09f      	sub	sp, #124	; 0x7c
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	691b      	ldr	r3, [r3, #16]
 8005e54:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005e58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e5a:	68d9      	ldr	r1, [r3, #12]
 8005e5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	ea40 0301 	orr.w	r3, r0, r1
 8005e64:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e68:	689a      	ldr	r2, [r3, #8]
 8005e6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e6c:	691b      	ldr	r3, [r3, #16]
 8005e6e:	431a      	orrs	r2, r3
 8005e70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e72:	695b      	ldr	r3, [r3, #20]
 8005e74:	431a      	orrs	r2, r3
 8005e76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e78:	69db      	ldr	r3, [r3, #28]
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005e7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005e88:	f021 010c 	bic.w	r1, r1, #12
 8005e8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e8e:	681a      	ldr	r2, [r3, #0]
 8005e90:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005e92:	430b      	orrs	r3, r1
 8005e94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	695b      	ldr	r3, [r3, #20]
 8005e9c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005ea0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ea2:	6999      	ldr	r1, [r3, #24]
 8005ea4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	ea40 0301 	orr.w	r3, r0, r1
 8005eac:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005eae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	4bc5      	ldr	r3, [pc, #788]	; (80061c8 <UART_SetConfig+0x384>)
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d004      	beq.n	8005ec2 <UART_SetConfig+0x7e>
 8005eb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	4bc3      	ldr	r3, [pc, #780]	; (80061cc <UART_SetConfig+0x388>)
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d103      	bne.n	8005eca <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ec2:	f7fd fb99 	bl	80035f8 <HAL_RCC_GetPCLK2Freq>
 8005ec6:	6778      	str	r0, [r7, #116]	; 0x74
 8005ec8:	e002      	b.n	8005ed0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005eca:	f7fd fb81 	bl	80035d0 <HAL_RCC_GetPCLK1Freq>
 8005ece:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ed0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ed2:	69db      	ldr	r3, [r3, #28]
 8005ed4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ed8:	f040 80b6 	bne.w	8006048 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005edc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ede:	461c      	mov	r4, r3
 8005ee0:	f04f 0500 	mov.w	r5, #0
 8005ee4:	4622      	mov	r2, r4
 8005ee6:	462b      	mov	r3, r5
 8005ee8:	1891      	adds	r1, r2, r2
 8005eea:	6439      	str	r1, [r7, #64]	; 0x40
 8005eec:	415b      	adcs	r3, r3
 8005eee:	647b      	str	r3, [r7, #68]	; 0x44
 8005ef0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005ef4:	1912      	adds	r2, r2, r4
 8005ef6:	eb45 0303 	adc.w	r3, r5, r3
 8005efa:	f04f 0000 	mov.w	r0, #0
 8005efe:	f04f 0100 	mov.w	r1, #0
 8005f02:	00d9      	lsls	r1, r3, #3
 8005f04:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005f08:	00d0      	lsls	r0, r2, #3
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	460b      	mov	r3, r1
 8005f0e:	1911      	adds	r1, r2, r4
 8005f10:	6639      	str	r1, [r7, #96]	; 0x60
 8005f12:	416b      	adcs	r3, r5
 8005f14:	667b      	str	r3, [r7, #100]	; 0x64
 8005f16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	461a      	mov	r2, r3
 8005f1c:	f04f 0300 	mov.w	r3, #0
 8005f20:	1891      	adds	r1, r2, r2
 8005f22:	63b9      	str	r1, [r7, #56]	; 0x38
 8005f24:	415b      	adcs	r3, r3
 8005f26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005f2c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005f30:	f7fa feca 	bl	8000cc8 <__aeabi_uldivmod>
 8005f34:	4602      	mov	r2, r0
 8005f36:	460b      	mov	r3, r1
 8005f38:	4ba5      	ldr	r3, [pc, #660]	; (80061d0 <UART_SetConfig+0x38c>)
 8005f3a:	fba3 2302 	umull	r2, r3, r3, r2
 8005f3e:	095b      	lsrs	r3, r3, #5
 8005f40:	011e      	lsls	r6, r3, #4
 8005f42:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f44:	461c      	mov	r4, r3
 8005f46:	f04f 0500 	mov.w	r5, #0
 8005f4a:	4622      	mov	r2, r4
 8005f4c:	462b      	mov	r3, r5
 8005f4e:	1891      	adds	r1, r2, r2
 8005f50:	6339      	str	r1, [r7, #48]	; 0x30
 8005f52:	415b      	adcs	r3, r3
 8005f54:	637b      	str	r3, [r7, #52]	; 0x34
 8005f56:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005f5a:	1912      	adds	r2, r2, r4
 8005f5c:	eb45 0303 	adc.w	r3, r5, r3
 8005f60:	f04f 0000 	mov.w	r0, #0
 8005f64:	f04f 0100 	mov.w	r1, #0
 8005f68:	00d9      	lsls	r1, r3, #3
 8005f6a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005f6e:	00d0      	lsls	r0, r2, #3
 8005f70:	4602      	mov	r2, r0
 8005f72:	460b      	mov	r3, r1
 8005f74:	1911      	adds	r1, r2, r4
 8005f76:	65b9      	str	r1, [r7, #88]	; 0x58
 8005f78:	416b      	adcs	r3, r5
 8005f7a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005f7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	461a      	mov	r2, r3
 8005f82:	f04f 0300 	mov.w	r3, #0
 8005f86:	1891      	adds	r1, r2, r2
 8005f88:	62b9      	str	r1, [r7, #40]	; 0x28
 8005f8a:	415b      	adcs	r3, r3
 8005f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005f92:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005f96:	f7fa fe97 	bl	8000cc8 <__aeabi_uldivmod>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	460b      	mov	r3, r1
 8005f9e:	4b8c      	ldr	r3, [pc, #560]	; (80061d0 <UART_SetConfig+0x38c>)
 8005fa0:	fba3 1302 	umull	r1, r3, r3, r2
 8005fa4:	095b      	lsrs	r3, r3, #5
 8005fa6:	2164      	movs	r1, #100	; 0x64
 8005fa8:	fb01 f303 	mul.w	r3, r1, r3
 8005fac:	1ad3      	subs	r3, r2, r3
 8005fae:	00db      	lsls	r3, r3, #3
 8005fb0:	3332      	adds	r3, #50	; 0x32
 8005fb2:	4a87      	ldr	r2, [pc, #540]	; (80061d0 <UART_SetConfig+0x38c>)
 8005fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8005fb8:	095b      	lsrs	r3, r3, #5
 8005fba:	005b      	lsls	r3, r3, #1
 8005fbc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005fc0:	441e      	add	r6, r3
 8005fc2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f04f 0100 	mov.w	r1, #0
 8005fca:	4602      	mov	r2, r0
 8005fcc:	460b      	mov	r3, r1
 8005fce:	1894      	adds	r4, r2, r2
 8005fd0:	623c      	str	r4, [r7, #32]
 8005fd2:	415b      	adcs	r3, r3
 8005fd4:	627b      	str	r3, [r7, #36]	; 0x24
 8005fd6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005fda:	1812      	adds	r2, r2, r0
 8005fdc:	eb41 0303 	adc.w	r3, r1, r3
 8005fe0:	f04f 0400 	mov.w	r4, #0
 8005fe4:	f04f 0500 	mov.w	r5, #0
 8005fe8:	00dd      	lsls	r5, r3, #3
 8005fea:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005fee:	00d4      	lsls	r4, r2, #3
 8005ff0:	4622      	mov	r2, r4
 8005ff2:	462b      	mov	r3, r5
 8005ff4:	1814      	adds	r4, r2, r0
 8005ff6:	653c      	str	r4, [r7, #80]	; 0x50
 8005ff8:	414b      	adcs	r3, r1
 8005ffa:	657b      	str	r3, [r7, #84]	; 0x54
 8005ffc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	461a      	mov	r2, r3
 8006002:	f04f 0300 	mov.w	r3, #0
 8006006:	1891      	adds	r1, r2, r2
 8006008:	61b9      	str	r1, [r7, #24]
 800600a:	415b      	adcs	r3, r3
 800600c:	61fb      	str	r3, [r7, #28]
 800600e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006012:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006016:	f7fa fe57 	bl	8000cc8 <__aeabi_uldivmod>
 800601a:	4602      	mov	r2, r0
 800601c:	460b      	mov	r3, r1
 800601e:	4b6c      	ldr	r3, [pc, #432]	; (80061d0 <UART_SetConfig+0x38c>)
 8006020:	fba3 1302 	umull	r1, r3, r3, r2
 8006024:	095b      	lsrs	r3, r3, #5
 8006026:	2164      	movs	r1, #100	; 0x64
 8006028:	fb01 f303 	mul.w	r3, r1, r3
 800602c:	1ad3      	subs	r3, r2, r3
 800602e:	00db      	lsls	r3, r3, #3
 8006030:	3332      	adds	r3, #50	; 0x32
 8006032:	4a67      	ldr	r2, [pc, #412]	; (80061d0 <UART_SetConfig+0x38c>)
 8006034:	fba2 2303 	umull	r2, r3, r2, r3
 8006038:	095b      	lsrs	r3, r3, #5
 800603a:	f003 0207 	and.w	r2, r3, #7
 800603e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4432      	add	r2, r6
 8006044:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006046:	e0b9      	b.n	80061bc <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006048:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800604a:	461c      	mov	r4, r3
 800604c:	f04f 0500 	mov.w	r5, #0
 8006050:	4622      	mov	r2, r4
 8006052:	462b      	mov	r3, r5
 8006054:	1891      	adds	r1, r2, r2
 8006056:	6139      	str	r1, [r7, #16]
 8006058:	415b      	adcs	r3, r3
 800605a:	617b      	str	r3, [r7, #20]
 800605c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006060:	1912      	adds	r2, r2, r4
 8006062:	eb45 0303 	adc.w	r3, r5, r3
 8006066:	f04f 0000 	mov.w	r0, #0
 800606a:	f04f 0100 	mov.w	r1, #0
 800606e:	00d9      	lsls	r1, r3, #3
 8006070:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006074:	00d0      	lsls	r0, r2, #3
 8006076:	4602      	mov	r2, r0
 8006078:	460b      	mov	r3, r1
 800607a:	eb12 0804 	adds.w	r8, r2, r4
 800607e:	eb43 0905 	adc.w	r9, r3, r5
 8006082:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	4618      	mov	r0, r3
 8006088:	f04f 0100 	mov.w	r1, #0
 800608c:	f04f 0200 	mov.w	r2, #0
 8006090:	f04f 0300 	mov.w	r3, #0
 8006094:	008b      	lsls	r3, r1, #2
 8006096:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800609a:	0082      	lsls	r2, r0, #2
 800609c:	4640      	mov	r0, r8
 800609e:	4649      	mov	r1, r9
 80060a0:	f7fa fe12 	bl	8000cc8 <__aeabi_uldivmod>
 80060a4:	4602      	mov	r2, r0
 80060a6:	460b      	mov	r3, r1
 80060a8:	4b49      	ldr	r3, [pc, #292]	; (80061d0 <UART_SetConfig+0x38c>)
 80060aa:	fba3 2302 	umull	r2, r3, r3, r2
 80060ae:	095b      	lsrs	r3, r3, #5
 80060b0:	011e      	lsls	r6, r3, #4
 80060b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80060b4:	4618      	mov	r0, r3
 80060b6:	f04f 0100 	mov.w	r1, #0
 80060ba:	4602      	mov	r2, r0
 80060bc:	460b      	mov	r3, r1
 80060be:	1894      	adds	r4, r2, r2
 80060c0:	60bc      	str	r4, [r7, #8]
 80060c2:	415b      	adcs	r3, r3
 80060c4:	60fb      	str	r3, [r7, #12]
 80060c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80060ca:	1812      	adds	r2, r2, r0
 80060cc:	eb41 0303 	adc.w	r3, r1, r3
 80060d0:	f04f 0400 	mov.w	r4, #0
 80060d4:	f04f 0500 	mov.w	r5, #0
 80060d8:	00dd      	lsls	r5, r3, #3
 80060da:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80060de:	00d4      	lsls	r4, r2, #3
 80060e0:	4622      	mov	r2, r4
 80060e2:	462b      	mov	r3, r5
 80060e4:	1814      	adds	r4, r2, r0
 80060e6:	64bc      	str	r4, [r7, #72]	; 0x48
 80060e8:	414b      	adcs	r3, r1
 80060ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	4618      	mov	r0, r3
 80060f2:	f04f 0100 	mov.w	r1, #0
 80060f6:	f04f 0200 	mov.w	r2, #0
 80060fa:	f04f 0300 	mov.w	r3, #0
 80060fe:	008b      	lsls	r3, r1, #2
 8006100:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006104:	0082      	lsls	r2, r0, #2
 8006106:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800610a:	f7fa fddd 	bl	8000cc8 <__aeabi_uldivmod>
 800610e:	4602      	mov	r2, r0
 8006110:	460b      	mov	r3, r1
 8006112:	4b2f      	ldr	r3, [pc, #188]	; (80061d0 <UART_SetConfig+0x38c>)
 8006114:	fba3 1302 	umull	r1, r3, r3, r2
 8006118:	095b      	lsrs	r3, r3, #5
 800611a:	2164      	movs	r1, #100	; 0x64
 800611c:	fb01 f303 	mul.w	r3, r1, r3
 8006120:	1ad3      	subs	r3, r2, r3
 8006122:	011b      	lsls	r3, r3, #4
 8006124:	3332      	adds	r3, #50	; 0x32
 8006126:	4a2a      	ldr	r2, [pc, #168]	; (80061d0 <UART_SetConfig+0x38c>)
 8006128:	fba2 2303 	umull	r2, r3, r2, r3
 800612c:	095b      	lsrs	r3, r3, #5
 800612e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006132:	441e      	add	r6, r3
 8006134:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006136:	4618      	mov	r0, r3
 8006138:	f04f 0100 	mov.w	r1, #0
 800613c:	4602      	mov	r2, r0
 800613e:	460b      	mov	r3, r1
 8006140:	1894      	adds	r4, r2, r2
 8006142:	603c      	str	r4, [r7, #0]
 8006144:	415b      	adcs	r3, r3
 8006146:	607b      	str	r3, [r7, #4]
 8006148:	e9d7 2300 	ldrd	r2, r3, [r7]
 800614c:	1812      	adds	r2, r2, r0
 800614e:	eb41 0303 	adc.w	r3, r1, r3
 8006152:	f04f 0400 	mov.w	r4, #0
 8006156:	f04f 0500 	mov.w	r5, #0
 800615a:	00dd      	lsls	r5, r3, #3
 800615c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006160:	00d4      	lsls	r4, r2, #3
 8006162:	4622      	mov	r2, r4
 8006164:	462b      	mov	r3, r5
 8006166:	eb12 0a00 	adds.w	sl, r2, r0
 800616a:	eb43 0b01 	adc.w	fp, r3, r1
 800616e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	4618      	mov	r0, r3
 8006174:	f04f 0100 	mov.w	r1, #0
 8006178:	f04f 0200 	mov.w	r2, #0
 800617c:	f04f 0300 	mov.w	r3, #0
 8006180:	008b      	lsls	r3, r1, #2
 8006182:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006186:	0082      	lsls	r2, r0, #2
 8006188:	4650      	mov	r0, sl
 800618a:	4659      	mov	r1, fp
 800618c:	f7fa fd9c 	bl	8000cc8 <__aeabi_uldivmod>
 8006190:	4602      	mov	r2, r0
 8006192:	460b      	mov	r3, r1
 8006194:	4b0e      	ldr	r3, [pc, #56]	; (80061d0 <UART_SetConfig+0x38c>)
 8006196:	fba3 1302 	umull	r1, r3, r3, r2
 800619a:	095b      	lsrs	r3, r3, #5
 800619c:	2164      	movs	r1, #100	; 0x64
 800619e:	fb01 f303 	mul.w	r3, r1, r3
 80061a2:	1ad3      	subs	r3, r2, r3
 80061a4:	011b      	lsls	r3, r3, #4
 80061a6:	3332      	adds	r3, #50	; 0x32
 80061a8:	4a09      	ldr	r2, [pc, #36]	; (80061d0 <UART_SetConfig+0x38c>)
 80061aa:	fba2 2303 	umull	r2, r3, r2, r3
 80061ae:	095b      	lsrs	r3, r3, #5
 80061b0:	f003 020f 	and.w	r2, r3, #15
 80061b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4432      	add	r2, r6
 80061ba:	609a      	str	r2, [r3, #8]
}
 80061bc:	bf00      	nop
 80061be:	377c      	adds	r7, #124	; 0x7c
 80061c0:	46bd      	mov	sp, r7
 80061c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061c6:	bf00      	nop
 80061c8:	40011000 	.word	0x40011000
 80061cc:	40011400 	.word	0x40011400
 80061d0:	51eb851f 	.word	0x51eb851f

080061d4 <atof>:
 80061d4:	2100      	movs	r1, #0
 80061d6:	f001 bb51 	b.w	800787c <strtod>
	...

080061dc <__errno>:
 80061dc:	4b01      	ldr	r3, [pc, #4]	; (80061e4 <__errno+0x8>)
 80061de:	6818      	ldr	r0, [r3, #0]
 80061e0:	4770      	bx	lr
 80061e2:	bf00      	nop
 80061e4:	20000028 	.word	0x20000028

080061e8 <__libc_init_array>:
 80061e8:	b570      	push	{r4, r5, r6, lr}
 80061ea:	4d0d      	ldr	r5, [pc, #52]	; (8006220 <__libc_init_array+0x38>)
 80061ec:	4c0d      	ldr	r4, [pc, #52]	; (8006224 <__libc_init_array+0x3c>)
 80061ee:	1b64      	subs	r4, r4, r5
 80061f0:	10a4      	asrs	r4, r4, #2
 80061f2:	2600      	movs	r6, #0
 80061f4:	42a6      	cmp	r6, r4
 80061f6:	d109      	bne.n	800620c <__libc_init_array+0x24>
 80061f8:	4d0b      	ldr	r5, [pc, #44]	; (8006228 <__libc_init_array+0x40>)
 80061fa:	4c0c      	ldr	r4, [pc, #48]	; (800622c <__libc_init_array+0x44>)
 80061fc:	f004 f876 	bl	800a2ec <_init>
 8006200:	1b64      	subs	r4, r4, r5
 8006202:	10a4      	asrs	r4, r4, #2
 8006204:	2600      	movs	r6, #0
 8006206:	42a6      	cmp	r6, r4
 8006208:	d105      	bne.n	8006216 <__libc_init_array+0x2e>
 800620a:	bd70      	pop	{r4, r5, r6, pc}
 800620c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006210:	4798      	blx	r3
 8006212:	3601      	adds	r6, #1
 8006214:	e7ee      	b.n	80061f4 <__libc_init_array+0xc>
 8006216:	f855 3b04 	ldr.w	r3, [r5], #4
 800621a:	4798      	blx	r3
 800621c:	3601      	adds	r6, #1
 800621e:	e7f2      	b.n	8006206 <__libc_init_array+0x1e>
 8006220:	0800a8c4 	.word	0x0800a8c4
 8006224:	0800a8c4 	.word	0x0800a8c4
 8006228:	0800a8c4 	.word	0x0800a8c4
 800622c:	0800a8c8 	.word	0x0800a8c8

08006230 <memset>:
 8006230:	4402      	add	r2, r0
 8006232:	4603      	mov	r3, r0
 8006234:	4293      	cmp	r3, r2
 8006236:	d100      	bne.n	800623a <memset+0xa>
 8006238:	4770      	bx	lr
 800623a:	f803 1b01 	strb.w	r1, [r3], #1
 800623e:	e7f9      	b.n	8006234 <memset+0x4>

08006240 <__cvt>:
 8006240:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006244:	ec55 4b10 	vmov	r4, r5, d0
 8006248:	2d00      	cmp	r5, #0
 800624a:	460e      	mov	r6, r1
 800624c:	4619      	mov	r1, r3
 800624e:	462b      	mov	r3, r5
 8006250:	bfbb      	ittet	lt
 8006252:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006256:	461d      	movlt	r5, r3
 8006258:	2300      	movge	r3, #0
 800625a:	232d      	movlt	r3, #45	; 0x2d
 800625c:	700b      	strb	r3, [r1, #0]
 800625e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006260:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006264:	4691      	mov	r9, r2
 8006266:	f023 0820 	bic.w	r8, r3, #32
 800626a:	bfbc      	itt	lt
 800626c:	4622      	movlt	r2, r4
 800626e:	4614      	movlt	r4, r2
 8006270:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006274:	d005      	beq.n	8006282 <__cvt+0x42>
 8006276:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800627a:	d100      	bne.n	800627e <__cvt+0x3e>
 800627c:	3601      	adds	r6, #1
 800627e:	2102      	movs	r1, #2
 8006280:	e000      	b.n	8006284 <__cvt+0x44>
 8006282:	2103      	movs	r1, #3
 8006284:	ab03      	add	r3, sp, #12
 8006286:	9301      	str	r3, [sp, #4]
 8006288:	ab02      	add	r3, sp, #8
 800628a:	9300      	str	r3, [sp, #0]
 800628c:	ec45 4b10 	vmov	d0, r4, r5
 8006290:	4653      	mov	r3, sl
 8006292:	4632      	mov	r2, r6
 8006294:	f001 fc4c 	bl	8007b30 <_dtoa_r>
 8006298:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800629c:	4607      	mov	r7, r0
 800629e:	d102      	bne.n	80062a6 <__cvt+0x66>
 80062a0:	f019 0f01 	tst.w	r9, #1
 80062a4:	d022      	beq.n	80062ec <__cvt+0xac>
 80062a6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80062aa:	eb07 0906 	add.w	r9, r7, r6
 80062ae:	d110      	bne.n	80062d2 <__cvt+0x92>
 80062b0:	783b      	ldrb	r3, [r7, #0]
 80062b2:	2b30      	cmp	r3, #48	; 0x30
 80062b4:	d10a      	bne.n	80062cc <__cvt+0x8c>
 80062b6:	2200      	movs	r2, #0
 80062b8:	2300      	movs	r3, #0
 80062ba:	4620      	mov	r0, r4
 80062bc:	4629      	mov	r1, r5
 80062be:	f7fa fc23 	bl	8000b08 <__aeabi_dcmpeq>
 80062c2:	b918      	cbnz	r0, 80062cc <__cvt+0x8c>
 80062c4:	f1c6 0601 	rsb	r6, r6, #1
 80062c8:	f8ca 6000 	str.w	r6, [sl]
 80062cc:	f8da 3000 	ldr.w	r3, [sl]
 80062d0:	4499      	add	r9, r3
 80062d2:	2200      	movs	r2, #0
 80062d4:	2300      	movs	r3, #0
 80062d6:	4620      	mov	r0, r4
 80062d8:	4629      	mov	r1, r5
 80062da:	f7fa fc15 	bl	8000b08 <__aeabi_dcmpeq>
 80062de:	b108      	cbz	r0, 80062e4 <__cvt+0xa4>
 80062e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80062e4:	2230      	movs	r2, #48	; 0x30
 80062e6:	9b03      	ldr	r3, [sp, #12]
 80062e8:	454b      	cmp	r3, r9
 80062ea:	d307      	bcc.n	80062fc <__cvt+0xbc>
 80062ec:	9b03      	ldr	r3, [sp, #12]
 80062ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80062f0:	1bdb      	subs	r3, r3, r7
 80062f2:	4638      	mov	r0, r7
 80062f4:	6013      	str	r3, [r2, #0]
 80062f6:	b004      	add	sp, #16
 80062f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062fc:	1c59      	adds	r1, r3, #1
 80062fe:	9103      	str	r1, [sp, #12]
 8006300:	701a      	strb	r2, [r3, #0]
 8006302:	e7f0      	b.n	80062e6 <__cvt+0xa6>

08006304 <__exponent>:
 8006304:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006306:	4603      	mov	r3, r0
 8006308:	2900      	cmp	r1, #0
 800630a:	bfb8      	it	lt
 800630c:	4249      	neglt	r1, r1
 800630e:	f803 2b02 	strb.w	r2, [r3], #2
 8006312:	bfb4      	ite	lt
 8006314:	222d      	movlt	r2, #45	; 0x2d
 8006316:	222b      	movge	r2, #43	; 0x2b
 8006318:	2909      	cmp	r1, #9
 800631a:	7042      	strb	r2, [r0, #1]
 800631c:	dd2a      	ble.n	8006374 <__exponent+0x70>
 800631e:	f10d 0407 	add.w	r4, sp, #7
 8006322:	46a4      	mov	ip, r4
 8006324:	270a      	movs	r7, #10
 8006326:	46a6      	mov	lr, r4
 8006328:	460a      	mov	r2, r1
 800632a:	fb91 f6f7 	sdiv	r6, r1, r7
 800632e:	fb07 1516 	mls	r5, r7, r6, r1
 8006332:	3530      	adds	r5, #48	; 0x30
 8006334:	2a63      	cmp	r2, #99	; 0x63
 8006336:	f104 34ff 	add.w	r4, r4, #4294967295
 800633a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800633e:	4631      	mov	r1, r6
 8006340:	dcf1      	bgt.n	8006326 <__exponent+0x22>
 8006342:	3130      	adds	r1, #48	; 0x30
 8006344:	f1ae 0502 	sub.w	r5, lr, #2
 8006348:	f804 1c01 	strb.w	r1, [r4, #-1]
 800634c:	1c44      	adds	r4, r0, #1
 800634e:	4629      	mov	r1, r5
 8006350:	4561      	cmp	r1, ip
 8006352:	d30a      	bcc.n	800636a <__exponent+0x66>
 8006354:	f10d 0209 	add.w	r2, sp, #9
 8006358:	eba2 020e 	sub.w	r2, r2, lr
 800635c:	4565      	cmp	r5, ip
 800635e:	bf88      	it	hi
 8006360:	2200      	movhi	r2, #0
 8006362:	4413      	add	r3, r2
 8006364:	1a18      	subs	r0, r3, r0
 8006366:	b003      	add	sp, #12
 8006368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800636a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800636e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006372:	e7ed      	b.n	8006350 <__exponent+0x4c>
 8006374:	2330      	movs	r3, #48	; 0x30
 8006376:	3130      	adds	r1, #48	; 0x30
 8006378:	7083      	strb	r3, [r0, #2]
 800637a:	70c1      	strb	r1, [r0, #3]
 800637c:	1d03      	adds	r3, r0, #4
 800637e:	e7f1      	b.n	8006364 <__exponent+0x60>

08006380 <_printf_float>:
 8006380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006384:	ed2d 8b02 	vpush	{d8}
 8006388:	b08d      	sub	sp, #52	; 0x34
 800638a:	460c      	mov	r4, r1
 800638c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006390:	4616      	mov	r6, r2
 8006392:	461f      	mov	r7, r3
 8006394:	4605      	mov	r5, r0
 8006396:	f002 fedd 	bl	8009154 <_localeconv_r>
 800639a:	f8d0 a000 	ldr.w	sl, [r0]
 800639e:	4650      	mov	r0, sl
 80063a0:	f7f9 ff36 	bl	8000210 <strlen>
 80063a4:	2300      	movs	r3, #0
 80063a6:	930a      	str	r3, [sp, #40]	; 0x28
 80063a8:	6823      	ldr	r3, [r4, #0]
 80063aa:	9305      	str	r3, [sp, #20]
 80063ac:	f8d8 3000 	ldr.w	r3, [r8]
 80063b0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80063b4:	3307      	adds	r3, #7
 80063b6:	f023 0307 	bic.w	r3, r3, #7
 80063ba:	f103 0208 	add.w	r2, r3, #8
 80063be:	f8c8 2000 	str.w	r2, [r8]
 80063c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063c6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80063ca:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80063ce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80063d2:	9307      	str	r3, [sp, #28]
 80063d4:	f8cd 8018 	str.w	r8, [sp, #24]
 80063d8:	ee08 0a10 	vmov	s16, r0
 80063dc:	4b9f      	ldr	r3, [pc, #636]	; (800665c <_printf_float+0x2dc>)
 80063de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063e2:	f04f 32ff 	mov.w	r2, #4294967295
 80063e6:	f7fa fbc1 	bl	8000b6c <__aeabi_dcmpun>
 80063ea:	bb88      	cbnz	r0, 8006450 <_printf_float+0xd0>
 80063ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063f0:	4b9a      	ldr	r3, [pc, #616]	; (800665c <_printf_float+0x2dc>)
 80063f2:	f04f 32ff 	mov.w	r2, #4294967295
 80063f6:	f7fa fb9b 	bl	8000b30 <__aeabi_dcmple>
 80063fa:	bb48      	cbnz	r0, 8006450 <_printf_float+0xd0>
 80063fc:	2200      	movs	r2, #0
 80063fe:	2300      	movs	r3, #0
 8006400:	4640      	mov	r0, r8
 8006402:	4649      	mov	r1, r9
 8006404:	f7fa fb8a 	bl	8000b1c <__aeabi_dcmplt>
 8006408:	b110      	cbz	r0, 8006410 <_printf_float+0x90>
 800640a:	232d      	movs	r3, #45	; 0x2d
 800640c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006410:	4b93      	ldr	r3, [pc, #588]	; (8006660 <_printf_float+0x2e0>)
 8006412:	4894      	ldr	r0, [pc, #592]	; (8006664 <_printf_float+0x2e4>)
 8006414:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006418:	bf94      	ite	ls
 800641a:	4698      	movls	r8, r3
 800641c:	4680      	movhi	r8, r0
 800641e:	2303      	movs	r3, #3
 8006420:	6123      	str	r3, [r4, #16]
 8006422:	9b05      	ldr	r3, [sp, #20]
 8006424:	f023 0204 	bic.w	r2, r3, #4
 8006428:	6022      	str	r2, [r4, #0]
 800642a:	f04f 0900 	mov.w	r9, #0
 800642e:	9700      	str	r7, [sp, #0]
 8006430:	4633      	mov	r3, r6
 8006432:	aa0b      	add	r2, sp, #44	; 0x2c
 8006434:	4621      	mov	r1, r4
 8006436:	4628      	mov	r0, r5
 8006438:	f000 f9d8 	bl	80067ec <_printf_common>
 800643c:	3001      	adds	r0, #1
 800643e:	f040 8090 	bne.w	8006562 <_printf_float+0x1e2>
 8006442:	f04f 30ff 	mov.w	r0, #4294967295
 8006446:	b00d      	add	sp, #52	; 0x34
 8006448:	ecbd 8b02 	vpop	{d8}
 800644c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006450:	4642      	mov	r2, r8
 8006452:	464b      	mov	r3, r9
 8006454:	4640      	mov	r0, r8
 8006456:	4649      	mov	r1, r9
 8006458:	f7fa fb88 	bl	8000b6c <__aeabi_dcmpun>
 800645c:	b140      	cbz	r0, 8006470 <_printf_float+0xf0>
 800645e:	464b      	mov	r3, r9
 8006460:	2b00      	cmp	r3, #0
 8006462:	bfbc      	itt	lt
 8006464:	232d      	movlt	r3, #45	; 0x2d
 8006466:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800646a:	487f      	ldr	r0, [pc, #508]	; (8006668 <_printf_float+0x2e8>)
 800646c:	4b7f      	ldr	r3, [pc, #508]	; (800666c <_printf_float+0x2ec>)
 800646e:	e7d1      	b.n	8006414 <_printf_float+0x94>
 8006470:	6863      	ldr	r3, [r4, #4]
 8006472:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006476:	9206      	str	r2, [sp, #24]
 8006478:	1c5a      	adds	r2, r3, #1
 800647a:	d13f      	bne.n	80064fc <_printf_float+0x17c>
 800647c:	2306      	movs	r3, #6
 800647e:	6063      	str	r3, [r4, #4]
 8006480:	9b05      	ldr	r3, [sp, #20]
 8006482:	6861      	ldr	r1, [r4, #4]
 8006484:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006488:	2300      	movs	r3, #0
 800648a:	9303      	str	r3, [sp, #12]
 800648c:	ab0a      	add	r3, sp, #40	; 0x28
 800648e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006492:	ab09      	add	r3, sp, #36	; 0x24
 8006494:	ec49 8b10 	vmov	d0, r8, r9
 8006498:	9300      	str	r3, [sp, #0]
 800649a:	6022      	str	r2, [r4, #0]
 800649c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80064a0:	4628      	mov	r0, r5
 80064a2:	f7ff fecd 	bl	8006240 <__cvt>
 80064a6:	9b06      	ldr	r3, [sp, #24]
 80064a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80064aa:	2b47      	cmp	r3, #71	; 0x47
 80064ac:	4680      	mov	r8, r0
 80064ae:	d108      	bne.n	80064c2 <_printf_float+0x142>
 80064b0:	1cc8      	adds	r0, r1, #3
 80064b2:	db02      	blt.n	80064ba <_printf_float+0x13a>
 80064b4:	6863      	ldr	r3, [r4, #4]
 80064b6:	4299      	cmp	r1, r3
 80064b8:	dd41      	ble.n	800653e <_printf_float+0x1be>
 80064ba:	f1ab 0b02 	sub.w	fp, fp, #2
 80064be:	fa5f fb8b 	uxtb.w	fp, fp
 80064c2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80064c6:	d820      	bhi.n	800650a <_printf_float+0x18a>
 80064c8:	3901      	subs	r1, #1
 80064ca:	465a      	mov	r2, fp
 80064cc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80064d0:	9109      	str	r1, [sp, #36]	; 0x24
 80064d2:	f7ff ff17 	bl	8006304 <__exponent>
 80064d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80064d8:	1813      	adds	r3, r2, r0
 80064da:	2a01      	cmp	r2, #1
 80064dc:	4681      	mov	r9, r0
 80064de:	6123      	str	r3, [r4, #16]
 80064e0:	dc02      	bgt.n	80064e8 <_printf_float+0x168>
 80064e2:	6822      	ldr	r2, [r4, #0]
 80064e4:	07d2      	lsls	r2, r2, #31
 80064e6:	d501      	bpl.n	80064ec <_printf_float+0x16c>
 80064e8:	3301      	adds	r3, #1
 80064ea:	6123      	str	r3, [r4, #16]
 80064ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d09c      	beq.n	800642e <_printf_float+0xae>
 80064f4:	232d      	movs	r3, #45	; 0x2d
 80064f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064fa:	e798      	b.n	800642e <_printf_float+0xae>
 80064fc:	9a06      	ldr	r2, [sp, #24]
 80064fe:	2a47      	cmp	r2, #71	; 0x47
 8006500:	d1be      	bne.n	8006480 <_printf_float+0x100>
 8006502:	2b00      	cmp	r3, #0
 8006504:	d1bc      	bne.n	8006480 <_printf_float+0x100>
 8006506:	2301      	movs	r3, #1
 8006508:	e7b9      	b.n	800647e <_printf_float+0xfe>
 800650a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800650e:	d118      	bne.n	8006542 <_printf_float+0x1c2>
 8006510:	2900      	cmp	r1, #0
 8006512:	6863      	ldr	r3, [r4, #4]
 8006514:	dd0b      	ble.n	800652e <_printf_float+0x1ae>
 8006516:	6121      	str	r1, [r4, #16]
 8006518:	b913      	cbnz	r3, 8006520 <_printf_float+0x1a0>
 800651a:	6822      	ldr	r2, [r4, #0]
 800651c:	07d0      	lsls	r0, r2, #31
 800651e:	d502      	bpl.n	8006526 <_printf_float+0x1a6>
 8006520:	3301      	adds	r3, #1
 8006522:	440b      	add	r3, r1
 8006524:	6123      	str	r3, [r4, #16]
 8006526:	65a1      	str	r1, [r4, #88]	; 0x58
 8006528:	f04f 0900 	mov.w	r9, #0
 800652c:	e7de      	b.n	80064ec <_printf_float+0x16c>
 800652e:	b913      	cbnz	r3, 8006536 <_printf_float+0x1b6>
 8006530:	6822      	ldr	r2, [r4, #0]
 8006532:	07d2      	lsls	r2, r2, #31
 8006534:	d501      	bpl.n	800653a <_printf_float+0x1ba>
 8006536:	3302      	adds	r3, #2
 8006538:	e7f4      	b.n	8006524 <_printf_float+0x1a4>
 800653a:	2301      	movs	r3, #1
 800653c:	e7f2      	b.n	8006524 <_printf_float+0x1a4>
 800653e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006542:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006544:	4299      	cmp	r1, r3
 8006546:	db05      	blt.n	8006554 <_printf_float+0x1d4>
 8006548:	6823      	ldr	r3, [r4, #0]
 800654a:	6121      	str	r1, [r4, #16]
 800654c:	07d8      	lsls	r0, r3, #31
 800654e:	d5ea      	bpl.n	8006526 <_printf_float+0x1a6>
 8006550:	1c4b      	adds	r3, r1, #1
 8006552:	e7e7      	b.n	8006524 <_printf_float+0x1a4>
 8006554:	2900      	cmp	r1, #0
 8006556:	bfd4      	ite	le
 8006558:	f1c1 0202 	rsble	r2, r1, #2
 800655c:	2201      	movgt	r2, #1
 800655e:	4413      	add	r3, r2
 8006560:	e7e0      	b.n	8006524 <_printf_float+0x1a4>
 8006562:	6823      	ldr	r3, [r4, #0]
 8006564:	055a      	lsls	r2, r3, #21
 8006566:	d407      	bmi.n	8006578 <_printf_float+0x1f8>
 8006568:	6923      	ldr	r3, [r4, #16]
 800656a:	4642      	mov	r2, r8
 800656c:	4631      	mov	r1, r6
 800656e:	4628      	mov	r0, r5
 8006570:	47b8      	blx	r7
 8006572:	3001      	adds	r0, #1
 8006574:	d12c      	bne.n	80065d0 <_printf_float+0x250>
 8006576:	e764      	b.n	8006442 <_printf_float+0xc2>
 8006578:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800657c:	f240 80e0 	bls.w	8006740 <_printf_float+0x3c0>
 8006580:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006584:	2200      	movs	r2, #0
 8006586:	2300      	movs	r3, #0
 8006588:	f7fa fabe 	bl	8000b08 <__aeabi_dcmpeq>
 800658c:	2800      	cmp	r0, #0
 800658e:	d034      	beq.n	80065fa <_printf_float+0x27a>
 8006590:	4a37      	ldr	r2, [pc, #220]	; (8006670 <_printf_float+0x2f0>)
 8006592:	2301      	movs	r3, #1
 8006594:	4631      	mov	r1, r6
 8006596:	4628      	mov	r0, r5
 8006598:	47b8      	blx	r7
 800659a:	3001      	adds	r0, #1
 800659c:	f43f af51 	beq.w	8006442 <_printf_float+0xc2>
 80065a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065a4:	429a      	cmp	r2, r3
 80065a6:	db02      	blt.n	80065ae <_printf_float+0x22e>
 80065a8:	6823      	ldr	r3, [r4, #0]
 80065aa:	07d8      	lsls	r0, r3, #31
 80065ac:	d510      	bpl.n	80065d0 <_printf_float+0x250>
 80065ae:	ee18 3a10 	vmov	r3, s16
 80065b2:	4652      	mov	r2, sl
 80065b4:	4631      	mov	r1, r6
 80065b6:	4628      	mov	r0, r5
 80065b8:	47b8      	blx	r7
 80065ba:	3001      	adds	r0, #1
 80065bc:	f43f af41 	beq.w	8006442 <_printf_float+0xc2>
 80065c0:	f04f 0800 	mov.w	r8, #0
 80065c4:	f104 091a 	add.w	r9, r4, #26
 80065c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065ca:	3b01      	subs	r3, #1
 80065cc:	4543      	cmp	r3, r8
 80065ce:	dc09      	bgt.n	80065e4 <_printf_float+0x264>
 80065d0:	6823      	ldr	r3, [r4, #0]
 80065d2:	079b      	lsls	r3, r3, #30
 80065d4:	f100 8105 	bmi.w	80067e2 <_printf_float+0x462>
 80065d8:	68e0      	ldr	r0, [r4, #12]
 80065da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065dc:	4298      	cmp	r0, r3
 80065de:	bfb8      	it	lt
 80065e0:	4618      	movlt	r0, r3
 80065e2:	e730      	b.n	8006446 <_printf_float+0xc6>
 80065e4:	2301      	movs	r3, #1
 80065e6:	464a      	mov	r2, r9
 80065e8:	4631      	mov	r1, r6
 80065ea:	4628      	mov	r0, r5
 80065ec:	47b8      	blx	r7
 80065ee:	3001      	adds	r0, #1
 80065f0:	f43f af27 	beq.w	8006442 <_printf_float+0xc2>
 80065f4:	f108 0801 	add.w	r8, r8, #1
 80065f8:	e7e6      	b.n	80065c8 <_printf_float+0x248>
 80065fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	dc39      	bgt.n	8006674 <_printf_float+0x2f4>
 8006600:	4a1b      	ldr	r2, [pc, #108]	; (8006670 <_printf_float+0x2f0>)
 8006602:	2301      	movs	r3, #1
 8006604:	4631      	mov	r1, r6
 8006606:	4628      	mov	r0, r5
 8006608:	47b8      	blx	r7
 800660a:	3001      	adds	r0, #1
 800660c:	f43f af19 	beq.w	8006442 <_printf_float+0xc2>
 8006610:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006614:	4313      	orrs	r3, r2
 8006616:	d102      	bne.n	800661e <_printf_float+0x29e>
 8006618:	6823      	ldr	r3, [r4, #0]
 800661a:	07d9      	lsls	r1, r3, #31
 800661c:	d5d8      	bpl.n	80065d0 <_printf_float+0x250>
 800661e:	ee18 3a10 	vmov	r3, s16
 8006622:	4652      	mov	r2, sl
 8006624:	4631      	mov	r1, r6
 8006626:	4628      	mov	r0, r5
 8006628:	47b8      	blx	r7
 800662a:	3001      	adds	r0, #1
 800662c:	f43f af09 	beq.w	8006442 <_printf_float+0xc2>
 8006630:	f04f 0900 	mov.w	r9, #0
 8006634:	f104 0a1a 	add.w	sl, r4, #26
 8006638:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800663a:	425b      	negs	r3, r3
 800663c:	454b      	cmp	r3, r9
 800663e:	dc01      	bgt.n	8006644 <_printf_float+0x2c4>
 8006640:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006642:	e792      	b.n	800656a <_printf_float+0x1ea>
 8006644:	2301      	movs	r3, #1
 8006646:	4652      	mov	r2, sl
 8006648:	4631      	mov	r1, r6
 800664a:	4628      	mov	r0, r5
 800664c:	47b8      	blx	r7
 800664e:	3001      	adds	r0, #1
 8006650:	f43f aef7 	beq.w	8006442 <_printf_float+0xc2>
 8006654:	f109 0901 	add.w	r9, r9, #1
 8006658:	e7ee      	b.n	8006638 <_printf_float+0x2b8>
 800665a:	bf00      	nop
 800665c:	7fefffff 	.word	0x7fefffff
 8006660:	0800a414 	.word	0x0800a414
 8006664:	0800a418 	.word	0x0800a418
 8006668:	0800a420 	.word	0x0800a420
 800666c:	0800a41c 	.word	0x0800a41c
 8006670:	0800a424 	.word	0x0800a424
 8006674:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006676:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006678:	429a      	cmp	r2, r3
 800667a:	bfa8      	it	ge
 800667c:	461a      	movge	r2, r3
 800667e:	2a00      	cmp	r2, #0
 8006680:	4691      	mov	r9, r2
 8006682:	dc37      	bgt.n	80066f4 <_printf_float+0x374>
 8006684:	f04f 0b00 	mov.w	fp, #0
 8006688:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800668c:	f104 021a 	add.w	r2, r4, #26
 8006690:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006692:	9305      	str	r3, [sp, #20]
 8006694:	eba3 0309 	sub.w	r3, r3, r9
 8006698:	455b      	cmp	r3, fp
 800669a:	dc33      	bgt.n	8006704 <_printf_float+0x384>
 800669c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066a0:	429a      	cmp	r2, r3
 80066a2:	db3b      	blt.n	800671c <_printf_float+0x39c>
 80066a4:	6823      	ldr	r3, [r4, #0]
 80066a6:	07da      	lsls	r2, r3, #31
 80066a8:	d438      	bmi.n	800671c <_printf_float+0x39c>
 80066aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80066ac:	9b05      	ldr	r3, [sp, #20]
 80066ae:	9909      	ldr	r1, [sp, #36]	; 0x24
 80066b0:	1ad3      	subs	r3, r2, r3
 80066b2:	eba2 0901 	sub.w	r9, r2, r1
 80066b6:	4599      	cmp	r9, r3
 80066b8:	bfa8      	it	ge
 80066ba:	4699      	movge	r9, r3
 80066bc:	f1b9 0f00 	cmp.w	r9, #0
 80066c0:	dc35      	bgt.n	800672e <_printf_float+0x3ae>
 80066c2:	f04f 0800 	mov.w	r8, #0
 80066c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066ca:	f104 0a1a 	add.w	sl, r4, #26
 80066ce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066d2:	1a9b      	subs	r3, r3, r2
 80066d4:	eba3 0309 	sub.w	r3, r3, r9
 80066d8:	4543      	cmp	r3, r8
 80066da:	f77f af79 	ble.w	80065d0 <_printf_float+0x250>
 80066de:	2301      	movs	r3, #1
 80066e0:	4652      	mov	r2, sl
 80066e2:	4631      	mov	r1, r6
 80066e4:	4628      	mov	r0, r5
 80066e6:	47b8      	blx	r7
 80066e8:	3001      	adds	r0, #1
 80066ea:	f43f aeaa 	beq.w	8006442 <_printf_float+0xc2>
 80066ee:	f108 0801 	add.w	r8, r8, #1
 80066f2:	e7ec      	b.n	80066ce <_printf_float+0x34e>
 80066f4:	4613      	mov	r3, r2
 80066f6:	4631      	mov	r1, r6
 80066f8:	4642      	mov	r2, r8
 80066fa:	4628      	mov	r0, r5
 80066fc:	47b8      	blx	r7
 80066fe:	3001      	adds	r0, #1
 8006700:	d1c0      	bne.n	8006684 <_printf_float+0x304>
 8006702:	e69e      	b.n	8006442 <_printf_float+0xc2>
 8006704:	2301      	movs	r3, #1
 8006706:	4631      	mov	r1, r6
 8006708:	4628      	mov	r0, r5
 800670a:	9205      	str	r2, [sp, #20]
 800670c:	47b8      	blx	r7
 800670e:	3001      	adds	r0, #1
 8006710:	f43f ae97 	beq.w	8006442 <_printf_float+0xc2>
 8006714:	9a05      	ldr	r2, [sp, #20]
 8006716:	f10b 0b01 	add.w	fp, fp, #1
 800671a:	e7b9      	b.n	8006690 <_printf_float+0x310>
 800671c:	ee18 3a10 	vmov	r3, s16
 8006720:	4652      	mov	r2, sl
 8006722:	4631      	mov	r1, r6
 8006724:	4628      	mov	r0, r5
 8006726:	47b8      	blx	r7
 8006728:	3001      	adds	r0, #1
 800672a:	d1be      	bne.n	80066aa <_printf_float+0x32a>
 800672c:	e689      	b.n	8006442 <_printf_float+0xc2>
 800672e:	9a05      	ldr	r2, [sp, #20]
 8006730:	464b      	mov	r3, r9
 8006732:	4442      	add	r2, r8
 8006734:	4631      	mov	r1, r6
 8006736:	4628      	mov	r0, r5
 8006738:	47b8      	blx	r7
 800673a:	3001      	adds	r0, #1
 800673c:	d1c1      	bne.n	80066c2 <_printf_float+0x342>
 800673e:	e680      	b.n	8006442 <_printf_float+0xc2>
 8006740:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006742:	2a01      	cmp	r2, #1
 8006744:	dc01      	bgt.n	800674a <_printf_float+0x3ca>
 8006746:	07db      	lsls	r3, r3, #31
 8006748:	d538      	bpl.n	80067bc <_printf_float+0x43c>
 800674a:	2301      	movs	r3, #1
 800674c:	4642      	mov	r2, r8
 800674e:	4631      	mov	r1, r6
 8006750:	4628      	mov	r0, r5
 8006752:	47b8      	blx	r7
 8006754:	3001      	adds	r0, #1
 8006756:	f43f ae74 	beq.w	8006442 <_printf_float+0xc2>
 800675a:	ee18 3a10 	vmov	r3, s16
 800675e:	4652      	mov	r2, sl
 8006760:	4631      	mov	r1, r6
 8006762:	4628      	mov	r0, r5
 8006764:	47b8      	blx	r7
 8006766:	3001      	adds	r0, #1
 8006768:	f43f ae6b 	beq.w	8006442 <_printf_float+0xc2>
 800676c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006770:	2200      	movs	r2, #0
 8006772:	2300      	movs	r3, #0
 8006774:	f7fa f9c8 	bl	8000b08 <__aeabi_dcmpeq>
 8006778:	b9d8      	cbnz	r0, 80067b2 <_printf_float+0x432>
 800677a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800677c:	f108 0201 	add.w	r2, r8, #1
 8006780:	3b01      	subs	r3, #1
 8006782:	4631      	mov	r1, r6
 8006784:	4628      	mov	r0, r5
 8006786:	47b8      	blx	r7
 8006788:	3001      	adds	r0, #1
 800678a:	d10e      	bne.n	80067aa <_printf_float+0x42a>
 800678c:	e659      	b.n	8006442 <_printf_float+0xc2>
 800678e:	2301      	movs	r3, #1
 8006790:	4652      	mov	r2, sl
 8006792:	4631      	mov	r1, r6
 8006794:	4628      	mov	r0, r5
 8006796:	47b8      	blx	r7
 8006798:	3001      	adds	r0, #1
 800679a:	f43f ae52 	beq.w	8006442 <_printf_float+0xc2>
 800679e:	f108 0801 	add.w	r8, r8, #1
 80067a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067a4:	3b01      	subs	r3, #1
 80067a6:	4543      	cmp	r3, r8
 80067a8:	dcf1      	bgt.n	800678e <_printf_float+0x40e>
 80067aa:	464b      	mov	r3, r9
 80067ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80067b0:	e6dc      	b.n	800656c <_printf_float+0x1ec>
 80067b2:	f04f 0800 	mov.w	r8, #0
 80067b6:	f104 0a1a 	add.w	sl, r4, #26
 80067ba:	e7f2      	b.n	80067a2 <_printf_float+0x422>
 80067bc:	2301      	movs	r3, #1
 80067be:	4642      	mov	r2, r8
 80067c0:	e7df      	b.n	8006782 <_printf_float+0x402>
 80067c2:	2301      	movs	r3, #1
 80067c4:	464a      	mov	r2, r9
 80067c6:	4631      	mov	r1, r6
 80067c8:	4628      	mov	r0, r5
 80067ca:	47b8      	blx	r7
 80067cc:	3001      	adds	r0, #1
 80067ce:	f43f ae38 	beq.w	8006442 <_printf_float+0xc2>
 80067d2:	f108 0801 	add.w	r8, r8, #1
 80067d6:	68e3      	ldr	r3, [r4, #12]
 80067d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80067da:	1a5b      	subs	r3, r3, r1
 80067dc:	4543      	cmp	r3, r8
 80067de:	dcf0      	bgt.n	80067c2 <_printf_float+0x442>
 80067e0:	e6fa      	b.n	80065d8 <_printf_float+0x258>
 80067e2:	f04f 0800 	mov.w	r8, #0
 80067e6:	f104 0919 	add.w	r9, r4, #25
 80067ea:	e7f4      	b.n	80067d6 <_printf_float+0x456>

080067ec <_printf_common>:
 80067ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067f0:	4616      	mov	r6, r2
 80067f2:	4699      	mov	r9, r3
 80067f4:	688a      	ldr	r2, [r1, #8]
 80067f6:	690b      	ldr	r3, [r1, #16]
 80067f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80067fc:	4293      	cmp	r3, r2
 80067fe:	bfb8      	it	lt
 8006800:	4613      	movlt	r3, r2
 8006802:	6033      	str	r3, [r6, #0]
 8006804:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006808:	4607      	mov	r7, r0
 800680a:	460c      	mov	r4, r1
 800680c:	b10a      	cbz	r2, 8006812 <_printf_common+0x26>
 800680e:	3301      	adds	r3, #1
 8006810:	6033      	str	r3, [r6, #0]
 8006812:	6823      	ldr	r3, [r4, #0]
 8006814:	0699      	lsls	r1, r3, #26
 8006816:	bf42      	ittt	mi
 8006818:	6833      	ldrmi	r3, [r6, #0]
 800681a:	3302      	addmi	r3, #2
 800681c:	6033      	strmi	r3, [r6, #0]
 800681e:	6825      	ldr	r5, [r4, #0]
 8006820:	f015 0506 	ands.w	r5, r5, #6
 8006824:	d106      	bne.n	8006834 <_printf_common+0x48>
 8006826:	f104 0a19 	add.w	sl, r4, #25
 800682a:	68e3      	ldr	r3, [r4, #12]
 800682c:	6832      	ldr	r2, [r6, #0]
 800682e:	1a9b      	subs	r3, r3, r2
 8006830:	42ab      	cmp	r3, r5
 8006832:	dc26      	bgt.n	8006882 <_printf_common+0x96>
 8006834:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006838:	1e13      	subs	r3, r2, #0
 800683a:	6822      	ldr	r2, [r4, #0]
 800683c:	bf18      	it	ne
 800683e:	2301      	movne	r3, #1
 8006840:	0692      	lsls	r2, r2, #26
 8006842:	d42b      	bmi.n	800689c <_printf_common+0xb0>
 8006844:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006848:	4649      	mov	r1, r9
 800684a:	4638      	mov	r0, r7
 800684c:	47c0      	blx	r8
 800684e:	3001      	adds	r0, #1
 8006850:	d01e      	beq.n	8006890 <_printf_common+0xa4>
 8006852:	6823      	ldr	r3, [r4, #0]
 8006854:	68e5      	ldr	r5, [r4, #12]
 8006856:	6832      	ldr	r2, [r6, #0]
 8006858:	f003 0306 	and.w	r3, r3, #6
 800685c:	2b04      	cmp	r3, #4
 800685e:	bf08      	it	eq
 8006860:	1aad      	subeq	r5, r5, r2
 8006862:	68a3      	ldr	r3, [r4, #8]
 8006864:	6922      	ldr	r2, [r4, #16]
 8006866:	bf0c      	ite	eq
 8006868:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800686c:	2500      	movne	r5, #0
 800686e:	4293      	cmp	r3, r2
 8006870:	bfc4      	itt	gt
 8006872:	1a9b      	subgt	r3, r3, r2
 8006874:	18ed      	addgt	r5, r5, r3
 8006876:	2600      	movs	r6, #0
 8006878:	341a      	adds	r4, #26
 800687a:	42b5      	cmp	r5, r6
 800687c:	d11a      	bne.n	80068b4 <_printf_common+0xc8>
 800687e:	2000      	movs	r0, #0
 8006880:	e008      	b.n	8006894 <_printf_common+0xa8>
 8006882:	2301      	movs	r3, #1
 8006884:	4652      	mov	r2, sl
 8006886:	4649      	mov	r1, r9
 8006888:	4638      	mov	r0, r7
 800688a:	47c0      	blx	r8
 800688c:	3001      	adds	r0, #1
 800688e:	d103      	bne.n	8006898 <_printf_common+0xac>
 8006890:	f04f 30ff 	mov.w	r0, #4294967295
 8006894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006898:	3501      	adds	r5, #1
 800689a:	e7c6      	b.n	800682a <_printf_common+0x3e>
 800689c:	18e1      	adds	r1, r4, r3
 800689e:	1c5a      	adds	r2, r3, #1
 80068a0:	2030      	movs	r0, #48	; 0x30
 80068a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80068a6:	4422      	add	r2, r4
 80068a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80068ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80068b0:	3302      	adds	r3, #2
 80068b2:	e7c7      	b.n	8006844 <_printf_common+0x58>
 80068b4:	2301      	movs	r3, #1
 80068b6:	4622      	mov	r2, r4
 80068b8:	4649      	mov	r1, r9
 80068ba:	4638      	mov	r0, r7
 80068bc:	47c0      	blx	r8
 80068be:	3001      	adds	r0, #1
 80068c0:	d0e6      	beq.n	8006890 <_printf_common+0xa4>
 80068c2:	3601      	adds	r6, #1
 80068c4:	e7d9      	b.n	800687a <_printf_common+0x8e>
	...

080068c8 <_printf_i>:
 80068c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80068cc:	460c      	mov	r4, r1
 80068ce:	4691      	mov	r9, r2
 80068d0:	7e27      	ldrb	r7, [r4, #24]
 80068d2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80068d4:	2f78      	cmp	r7, #120	; 0x78
 80068d6:	4680      	mov	r8, r0
 80068d8:	469a      	mov	sl, r3
 80068da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80068de:	d807      	bhi.n	80068f0 <_printf_i+0x28>
 80068e0:	2f62      	cmp	r7, #98	; 0x62
 80068e2:	d80a      	bhi.n	80068fa <_printf_i+0x32>
 80068e4:	2f00      	cmp	r7, #0
 80068e6:	f000 80d8 	beq.w	8006a9a <_printf_i+0x1d2>
 80068ea:	2f58      	cmp	r7, #88	; 0x58
 80068ec:	f000 80a3 	beq.w	8006a36 <_printf_i+0x16e>
 80068f0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80068f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80068f8:	e03a      	b.n	8006970 <_printf_i+0xa8>
 80068fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80068fe:	2b15      	cmp	r3, #21
 8006900:	d8f6      	bhi.n	80068f0 <_printf_i+0x28>
 8006902:	a001      	add	r0, pc, #4	; (adr r0, 8006908 <_printf_i+0x40>)
 8006904:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006908:	08006961 	.word	0x08006961
 800690c:	08006975 	.word	0x08006975
 8006910:	080068f1 	.word	0x080068f1
 8006914:	080068f1 	.word	0x080068f1
 8006918:	080068f1 	.word	0x080068f1
 800691c:	080068f1 	.word	0x080068f1
 8006920:	08006975 	.word	0x08006975
 8006924:	080068f1 	.word	0x080068f1
 8006928:	080068f1 	.word	0x080068f1
 800692c:	080068f1 	.word	0x080068f1
 8006930:	080068f1 	.word	0x080068f1
 8006934:	08006a81 	.word	0x08006a81
 8006938:	080069a5 	.word	0x080069a5
 800693c:	08006a63 	.word	0x08006a63
 8006940:	080068f1 	.word	0x080068f1
 8006944:	080068f1 	.word	0x080068f1
 8006948:	08006aa3 	.word	0x08006aa3
 800694c:	080068f1 	.word	0x080068f1
 8006950:	080069a5 	.word	0x080069a5
 8006954:	080068f1 	.word	0x080068f1
 8006958:	080068f1 	.word	0x080068f1
 800695c:	08006a6b 	.word	0x08006a6b
 8006960:	680b      	ldr	r3, [r1, #0]
 8006962:	1d1a      	adds	r2, r3, #4
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	600a      	str	r2, [r1, #0]
 8006968:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800696c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006970:	2301      	movs	r3, #1
 8006972:	e0a3      	b.n	8006abc <_printf_i+0x1f4>
 8006974:	6825      	ldr	r5, [r4, #0]
 8006976:	6808      	ldr	r0, [r1, #0]
 8006978:	062e      	lsls	r6, r5, #24
 800697a:	f100 0304 	add.w	r3, r0, #4
 800697e:	d50a      	bpl.n	8006996 <_printf_i+0xce>
 8006980:	6805      	ldr	r5, [r0, #0]
 8006982:	600b      	str	r3, [r1, #0]
 8006984:	2d00      	cmp	r5, #0
 8006986:	da03      	bge.n	8006990 <_printf_i+0xc8>
 8006988:	232d      	movs	r3, #45	; 0x2d
 800698a:	426d      	negs	r5, r5
 800698c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006990:	485e      	ldr	r0, [pc, #376]	; (8006b0c <_printf_i+0x244>)
 8006992:	230a      	movs	r3, #10
 8006994:	e019      	b.n	80069ca <_printf_i+0x102>
 8006996:	f015 0f40 	tst.w	r5, #64	; 0x40
 800699a:	6805      	ldr	r5, [r0, #0]
 800699c:	600b      	str	r3, [r1, #0]
 800699e:	bf18      	it	ne
 80069a0:	b22d      	sxthne	r5, r5
 80069a2:	e7ef      	b.n	8006984 <_printf_i+0xbc>
 80069a4:	680b      	ldr	r3, [r1, #0]
 80069a6:	6825      	ldr	r5, [r4, #0]
 80069a8:	1d18      	adds	r0, r3, #4
 80069aa:	6008      	str	r0, [r1, #0]
 80069ac:	0628      	lsls	r0, r5, #24
 80069ae:	d501      	bpl.n	80069b4 <_printf_i+0xec>
 80069b0:	681d      	ldr	r5, [r3, #0]
 80069b2:	e002      	b.n	80069ba <_printf_i+0xf2>
 80069b4:	0669      	lsls	r1, r5, #25
 80069b6:	d5fb      	bpl.n	80069b0 <_printf_i+0xe8>
 80069b8:	881d      	ldrh	r5, [r3, #0]
 80069ba:	4854      	ldr	r0, [pc, #336]	; (8006b0c <_printf_i+0x244>)
 80069bc:	2f6f      	cmp	r7, #111	; 0x6f
 80069be:	bf0c      	ite	eq
 80069c0:	2308      	moveq	r3, #8
 80069c2:	230a      	movne	r3, #10
 80069c4:	2100      	movs	r1, #0
 80069c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80069ca:	6866      	ldr	r6, [r4, #4]
 80069cc:	60a6      	str	r6, [r4, #8]
 80069ce:	2e00      	cmp	r6, #0
 80069d0:	bfa2      	ittt	ge
 80069d2:	6821      	ldrge	r1, [r4, #0]
 80069d4:	f021 0104 	bicge.w	r1, r1, #4
 80069d8:	6021      	strge	r1, [r4, #0]
 80069da:	b90d      	cbnz	r5, 80069e0 <_printf_i+0x118>
 80069dc:	2e00      	cmp	r6, #0
 80069de:	d04d      	beq.n	8006a7c <_printf_i+0x1b4>
 80069e0:	4616      	mov	r6, r2
 80069e2:	fbb5 f1f3 	udiv	r1, r5, r3
 80069e6:	fb03 5711 	mls	r7, r3, r1, r5
 80069ea:	5dc7      	ldrb	r7, [r0, r7]
 80069ec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80069f0:	462f      	mov	r7, r5
 80069f2:	42bb      	cmp	r3, r7
 80069f4:	460d      	mov	r5, r1
 80069f6:	d9f4      	bls.n	80069e2 <_printf_i+0x11a>
 80069f8:	2b08      	cmp	r3, #8
 80069fa:	d10b      	bne.n	8006a14 <_printf_i+0x14c>
 80069fc:	6823      	ldr	r3, [r4, #0]
 80069fe:	07df      	lsls	r7, r3, #31
 8006a00:	d508      	bpl.n	8006a14 <_printf_i+0x14c>
 8006a02:	6923      	ldr	r3, [r4, #16]
 8006a04:	6861      	ldr	r1, [r4, #4]
 8006a06:	4299      	cmp	r1, r3
 8006a08:	bfde      	ittt	le
 8006a0a:	2330      	movle	r3, #48	; 0x30
 8006a0c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006a10:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006a14:	1b92      	subs	r2, r2, r6
 8006a16:	6122      	str	r2, [r4, #16]
 8006a18:	f8cd a000 	str.w	sl, [sp]
 8006a1c:	464b      	mov	r3, r9
 8006a1e:	aa03      	add	r2, sp, #12
 8006a20:	4621      	mov	r1, r4
 8006a22:	4640      	mov	r0, r8
 8006a24:	f7ff fee2 	bl	80067ec <_printf_common>
 8006a28:	3001      	adds	r0, #1
 8006a2a:	d14c      	bne.n	8006ac6 <_printf_i+0x1fe>
 8006a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a30:	b004      	add	sp, #16
 8006a32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a36:	4835      	ldr	r0, [pc, #212]	; (8006b0c <_printf_i+0x244>)
 8006a38:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006a3c:	6823      	ldr	r3, [r4, #0]
 8006a3e:	680e      	ldr	r6, [r1, #0]
 8006a40:	061f      	lsls	r7, r3, #24
 8006a42:	f856 5b04 	ldr.w	r5, [r6], #4
 8006a46:	600e      	str	r6, [r1, #0]
 8006a48:	d514      	bpl.n	8006a74 <_printf_i+0x1ac>
 8006a4a:	07d9      	lsls	r1, r3, #31
 8006a4c:	bf44      	itt	mi
 8006a4e:	f043 0320 	orrmi.w	r3, r3, #32
 8006a52:	6023      	strmi	r3, [r4, #0]
 8006a54:	b91d      	cbnz	r5, 8006a5e <_printf_i+0x196>
 8006a56:	6823      	ldr	r3, [r4, #0]
 8006a58:	f023 0320 	bic.w	r3, r3, #32
 8006a5c:	6023      	str	r3, [r4, #0]
 8006a5e:	2310      	movs	r3, #16
 8006a60:	e7b0      	b.n	80069c4 <_printf_i+0xfc>
 8006a62:	6823      	ldr	r3, [r4, #0]
 8006a64:	f043 0320 	orr.w	r3, r3, #32
 8006a68:	6023      	str	r3, [r4, #0]
 8006a6a:	2378      	movs	r3, #120	; 0x78
 8006a6c:	4828      	ldr	r0, [pc, #160]	; (8006b10 <_printf_i+0x248>)
 8006a6e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006a72:	e7e3      	b.n	8006a3c <_printf_i+0x174>
 8006a74:	065e      	lsls	r6, r3, #25
 8006a76:	bf48      	it	mi
 8006a78:	b2ad      	uxthmi	r5, r5
 8006a7a:	e7e6      	b.n	8006a4a <_printf_i+0x182>
 8006a7c:	4616      	mov	r6, r2
 8006a7e:	e7bb      	b.n	80069f8 <_printf_i+0x130>
 8006a80:	680b      	ldr	r3, [r1, #0]
 8006a82:	6826      	ldr	r6, [r4, #0]
 8006a84:	6960      	ldr	r0, [r4, #20]
 8006a86:	1d1d      	adds	r5, r3, #4
 8006a88:	600d      	str	r5, [r1, #0]
 8006a8a:	0635      	lsls	r5, r6, #24
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	d501      	bpl.n	8006a94 <_printf_i+0x1cc>
 8006a90:	6018      	str	r0, [r3, #0]
 8006a92:	e002      	b.n	8006a9a <_printf_i+0x1d2>
 8006a94:	0671      	lsls	r1, r6, #25
 8006a96:	d5fb      	bpl.n	8006a90 <_printf_i+0x1c8>
 8006a98:	8018      	strh	r0, [r3, #0]
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	6123      	str	r3, [r4, #16]
 8006a9e:	4616      	mov	r6, r2
 8006aa0:	e7ba      	b.n	8006a18 <_printf_i+0x150>
 8006aa2:	680b      	ldr	r3, [r1, #0]
 8006aa4:	1d1a      	adds	r2, r3, #4
 8006aa6:	600a      	str	r2, [r1, #0]
 8006aa8:	681e      	ldr	r6, [r3, #0]
 8006aaa:	6862      	ldr	r2, [r4, #4]
 8006aac:	2100      	movs	r1, #0
 8006aae:	4630      	mov	r0, r6
 8006ab0:	f7f9 fbb6 	bl	8000220 <memchr>
 8006ab4:	b108      	cbz	r0, 8006aba <_printf_i+0x1f2>
 8006ab6:	1b80      	subs	r0, r0, r6
 8006ab8:	6060      	str	r0, [r4, #4]
 8006aba:	6863      	ldr	r3, [r4, #4]
 8006abc:	6123      	str	r3, [r4, #16]
 8006abe:	2300      	movs	r3, #0
 8006ac0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ac4:	e7a8      	b.n	8006a18 <_printf_i+0x150>
 8006ac6:	6923      	ldr	r3, [r4, #16]
 8006ac8:	4632      	mov	r2, r6
 8006aca:	4649      	mov	r1, r9
 8006acc:	4640      	mov	r0, r8
 8006ace:	47d0      	blx	sl
 8006ad0:	3001      	adds	r0, #1
 8006ad2:	d0ab      	beq.n	8006a2c <_printf_i+0x164>
 8006ad4:	6823      	ldr	r3, [r4, #0]
 8006ad6:	079b      	lsls	r3, r3, #30
 8006ad8:	d413      	bmi.n	8006b02 <_printf_i+0x23a>
 8006ada:	68e0      	ldr	r0, [r4, #12]
 8006adc:	9b03      	ldr	r3, [sp, #12]
 8006ade:	4298      	cmp	r0, r3
 8006ae0:	bfb8      	it	lt
 8006ae2:	4618      	movlt	r0, r3
 8006ae4:	e7a4      	b.n	8006a30 <_printf_i+0x168>
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	4632      	mov	r2, r6
 8006aea:	4649      	mov	r1, r9
 8006aec:	4640      	mov	r0, r8
 8006aee:	47d0      	blx	sl
 8006af0:	3001      	adds	r0, #1
 8006af2:	d09b      	beq.n	8006a2c <_printf_i+0x164>
 8006af4:	3501      	adds	r5, #1
 8006af6:	68e3      	ldr	r3, [r4, #12]
 8006af8:	9903      	ldr	r1, [sp, #12]
 8006afa:	1a5b      	subs	r3, r3, r1
 8006afc:	42ab      	cmp	r3, r5
 8006afe:	dcf2      	bgt.n	8006ae6 <_printf_i+0x21e>
 8006b00:	e7eb      	b.n	8006ada <_printf_i+0x212>
 8006b02:	2500      	movs	r5, #0
 8006b04:	f104 0619 	add.w	r6, r4, #25
 8006b08:	e7f5      	b.n	8006af6 <_printf_i+0x22e>
 8006b0a:	bf00      	nop
 8006b0c:	0800a426 	.word	0x0800a426
 8006b10:	0800a437 	.word	0x0800a437

08006b14 <iprintf>:
 8006b14:	b40f      	push	{r0, r1, r2, r3}
 8006b16:	4b0a      	ldr	r3, [pc, #40]	; (8006b40 <iprintf+0x2c>)
 8006b18:	b513      	push	{r0, r1, r4, lr}
 8006b1a:	681c      	ldr	r4, [r3, #0]
 8006b1c:	b124      	cbz	r4, 8006b28 <iprintf+0x14>
 8006b1e:	69a3      	ldr	r3, [r4, #24]
 8006b20:	b913      	cbnz	r3, 8006b28 <iprintf+0x14>
 8006b22:	4620      	mov	r0, r4
 8006b24:	f001 ff0a 	bl	800893c <__sinit>
 8006b28:	ab05      	add	r3, sp, #20
 8006b2a:	9a04      	ldr	r2, [sp, #16]
 8006b2c:	68a1      	ldr	r1, [r4, #8]
 8006b2e:	9301      	str	r3, [sp, #4]
 8006b30:	4620      	mov	r0, r4
 8006b32:	f003 f941 	bl	8009db8 <_vfiprintf_r>
 8006b36:	b002      	add	sp, #8
 8006b38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b3c:	b004      	add	sp, #16
 8006b3e:	4770      	bx	lr
 8006b40:	20000028 	.word	0x20000028

08006b44 <_puts_r>:
 8006b44:	b570      	push	{r4, r5, r6, lr}
 8006b46:	460e      	mov	r6, r1
 8006b48:	4605      	mov	r5, r0
 8006b4a:	b118      	cbz	r0, 8006b54 <_puts_r+0x10>
 8006b4c:	6983      	ldr	r3, [r0, #24]
 8006b4e:	b90b      	cbnz	r3, 8006b54 <_puts_r+0x10>
 8006b50:	f001 fef4 	bl	800893c <__sinit>
 8006b54:	69ab      	ldr	r3, [r5, #24]
 8006b56:	68ac      	ldr	r4, [r5, #8]
 8006b58:	b913      	cbnz	r3, 8006b60 <_puts_r+0x1c>
 8006b5a:	4628      	mov	r0, r5
 8006b5c:	f001 feee 	bl	800893c <__sinit>
 8006b60:	4b2c      	ldr	r3, [pc, #176]	; (8006c14 <_puts_r+0xd0>)
 8006b62:	429c      	cmp	r4, r3
 8006b64:	d120      	bne.n	8006ba8 <_puts_r+0x64>
 8006b66:	686c      	ldr	r4, [r5, #4]
 8006b68:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006b6a:	07db      	lsls	r3, r3, #31
 8006b6c:	d405      	bmi.n	8006b7a <_puts_r+0x36>
 8006b6e:	89a3      	ldrh	r3, [r4, #12]
 8006b70:	0598      	lsls	r0, r3, #22
 8006b72:	d402      	bmi.n	8006b7a <_puts_r+0x36>
 8006b74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b76:	f002 faf2 	bl	800915e <__retarget_lock_acquire_recursive>
 8006b7a:	89a3      	ldrh	r3, [r4, #12]
 8006b7c:	0719      	lsls	r1, r3, #28
 8006b7e:	d51d      	bpl.n	8006bbc <_puts_r+0x78>
 8006b80:	6923      	ldr	r3, [r4, #16]
 8006b82:	b1db      	cbz	r3, 8006bbc <_puts_r+0x78>
 8006b84:	3e01      	subs	r6, #1
 8006b86:	68a3      	ldr	r3, [r4, #8]
 8006b88:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006b8c:	3b01      	subs	r3, #1
 8006b8e:	60a3      	str	r3, [r4, #8]
 8006b90:	bb39      	cbnz	r1, 8006be2 <_puts_r+0x9e>
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	da38      	bge.n	8006c08 <_puts_r+0xc4>
 8006b96:	4622      	mov	r2, r4
 8006b98:	210a      	movs	r1, #10
 8006b9a:	4628      	mov	r0, r5
 8006b9c:	f000 fe7a 	bl	8007894 <__swbuf_r>
 8006ba0:	3001      	adds	r0, #1
 8006ba2:	d011      	beq.n	8006bc8 <_puts_r+0x84>
 8006ba4:	250a      	movs	r5, #10
 8006ba6:	e011      	b.n	8006bcc <_puts_r+0x88>
 8006ba8:	4b1b      	ldr	r3, [pc, #108]	; (8006c18 <_puts_r+0xd4>)
 8006baa:	429c      	cmp	r4, r3
 8006bac:	d101      	bne.n	8006bb2 <_puts_r+0x6e>
 8006bae:	68ac      	ldr	r4, [r5, #8]
 8006bb0:	e7da      	b.n	8006b68 <_puts_r+0x24>
 8006bb2:	4b1a      	ldr	r3, [pc, #104]	; (8006c1c <_puts_r+0xd8>)
 8006bb4:	429c      	cmp	r4, r3
 8006bb6:	bf08      	it	eq
 8006bb8:	68ec      	ldreq	r4, [r5, #12]
 8006bba:	e7d5      	b.n	8006b68 <_puts_r+0x24>
 8006bbc:	4621      	mov	r1, r4
 8006bbe:	4628      	mov	r0, r5
 8006bc0:	f000 feba 	bl	8007938 <__swsetup_r>
 8006bc4:	2800      	cmp	r0, #0
 8006bc6:	d0dd      	beq.n	8006b84 <_puts_r+0x40>
 8006bc8:	f04f 35ff 	mov.w	r5, #4294967295
 8006bcc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006bce:	07da      	lsls	r2, r3, #31
 8006bd0:	d405      	bmi.n	8006bde <_puts_r+0x9a>
 8006bd2:	89a3      	ldrh	r3, [r4, #12]
 8006bd4:	059b      	lsls	r3, r3, #22
 8006bd6:	d402      	bmi.n	8006bde <_puts_r+0x9a>
 8006bd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006bda:	f002 fac1 	bl	8009160 <__retarget_lock_release_recursive>
 8006bde:	4628      	mov	r0, r5
 8006be0:	bd70      	pop	{r4, r5, r6, pc}
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	da04      	bge.n	8006bf0 <_puts_r+0xac>
 8006be6:	69a2      	ldr	r2, [r4, #24]
 8006be8:	429a      	cmp	r2, r3
 8006bea:	dc06      	bgt.n	8006bfa <_puts_r+0xb6>
 8006bec:	290a      	cmp	r1, #10
 8006bee:	d004      	beq.n	8006bfa <_puts_r+0xb6>
 8006bf0:	6823      	ldr	r3, [r4, #0]
 8006bf2:	1c5a      	adds	r2, r3, #1
 8006bf4:	6022      	str	r2, [r4, #0]
 8006bf6:	7019      	strb	r1, [r3, #0]
 8006bf8:	e7c5      	b.n	8006b86 <_puts_r+0x42>
 8006bfa:	4622      	mov	r2, r4
 8006bfc:	4628      	mov	r0, r5
 8006bfe:	f000 fe49 	bl	8007894 <__swbuf_r>
 8006c02:	3001      	adds	r0, #1
 8006c04:	d1bf      	bne.n	8006b86 <_puts_r+0x42>
 8006c06:	e7df      	b.n	8006bc8 <_puts_r+0x84>
 8006c08:	6823      	ldr	r3, [r4, #0]
 8006c0a:	250a      	movs	r5, #10
 8006c0c:	1c5a      	adds	r2, r3, #1
 8006c0e:	6022      	str	r2, [r4, #0]
 8006c10:	701d      	strb	r5, [r3, #0]
 8006c12:	e7db      	b.n	8006bcc <_puts_r+0x88>
 8006c14:	0800a54c 	.word	0x0800a54c
 8006c18:	0800a56c 	.word	0x0800a56c
 8006c1c:	0800a52c 	.word	0x0800a52c

08006c20 <puts>:
 8006c20:	4b02      	ldr	r3, [pc, #8]	; (8006c2c <puts+0xc>)
 8006c22:	4601      	mov	r1, r0
 8006c24:	6818      	ldr	r0, [r3, #0]
 8006c26:	f7ff bf8d 	b.w	8006b44 <_puts_r>
 8006c2a:	bf00      	nop
 8006c2c:	20000028 	.word	0x20000028

08006c30 <sulp>:
 8006c30:	b570      	push	{r4, r5, r6, lr}
 8006c32:	4604      	mov	r4, r0
 8006c34:	460d      	mov	r5, r1
 8006c36:	ec45 4b10 	vmov	d0, r4, r5
 8006c3a:	4616      	mov	r6, r2
 8006c3c:	f002 fe8a 	bl	8009954 <__ulp>
 8006c40:	ec51 0b10 	vmov	r0, r1, d0
 8006c44:	b17e      	cbz	r6, 8006c66 <sulp+0x36>
 8006c46:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006c4a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	dd09      	ble.n	8006c66 <sulp+0x36>
 8006c52:	051b      	lsls	r3, r3, #20
 8006c54:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006c58:	2400      	movs	r4, #0
 8006c5a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006c5e:	4622      	mov	r2, r4
 8006c60:	462b      	mov	r3, r5
 8006c62:	f7f9 fce9 	bl	8000638 <__aeabi_dmul>
 8006c66:	bd70      	pop	{r4, r5, r6, pc}

08006c68 <_strtod_l>:
 8006c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c6c:	b0a3      	sub	sp, #140	; 0x8c
 8006c6e:	461f      	mov	r7, r3
 8006c70:	2300      	movs	r3, #0
 8006c72:	931e      	str	r3, [sp, #120]	; 0x78
 8006c74:	4ba4      	ldr	r3, [pc, #656]	; (8006f08 <_strtod_l+0x2a0>)
 8006c76:	9219      	str	r2, [sp, #100]	; 0x64
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	9307      	str	r3, [sp, #28]
 8006c7c:	4604      	mov	r4, r0
 8006c7e:	4618      	mov	r0, r3
 8006c80:	4688      	mov	r8, r1
 8006c82:	f7f9 fac5 	bl	8000210 <strlen>
 8006c86:	f04f 0a00 	mov.w	sl, #0
 8006c8a:	4605      	mov	r5, r0
 8006c8c:	f04f 0b00 	mov.w	fp, #0
 8006c90:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006c94:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c96:	781a      	ldrb	r2, [r3, #0]
 8006c98:	2a2b      	cmp	r2, #43	; 0x2b
 8006c9a:	d04c      	beq.n	8006d36 <_strtod_l+0xce>
 8006c9c:	d839      	bhi.n	8006d12 <_strtod_l+0xaa>
 8006c9e:	2a0d      	cmp	r2, #13
 8006ca0:	d832      	bhi.n	8006d08 <_strtod_l+0xa0>
 8006ca2:	2a08      	cmp	r2, #8
 8006ca4:	d832      	bhi.n	8006d0c <_strtod_l+0xa4>
 8006ca6:	2a00      	cmp	r2, #0
 8006ca8:	d03c      	beq.n	8006d24 <_strtod_l+0xbc>
 8006caa:	2300      	movs	r3, #0
 8006cac:	930e      	str	r3, [sp, #56]	; 0x38
 8006cae:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006cb0:	7833      	ldrb	r3, [r6, #0]
 8006cb2:	2b30      	cmp	r3, #48	; 0x30
 8006cb4:	f040 80b4 	bne.w	8006e20 <_strtod_l+0x1b8>
 8006cb8:	7873      	ldrb	r3, [r6, #1]
 8006cba:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006cbe:	2b58      	cmp	r3, #88	; 0x58
 8006cc0:	d16c      	bne.n	8006d9c <_strtod_l+0x134>
 8006cc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cc4:	9301      	str	r3, [sp, #4]
 8006cc6:	ab1e      	add	r3, sp, #120	; 0x78
 8006cc8:	9702      	str	r7, [sp, #8]
 8006cca:	9300      	str	r3, [sp, #0]
 8006ccc:	4a8f      	ldr	r2, [pc, #572]	; (8006f0c <_strtod_l+0x2a4>)
 8006cce:	ab1f      	add	r3, sp, #124	; 0x7c
 8006cd0:	a91d      	add	r1, sp, #116	; 0x74
 8006cd2:	4620      	mov	r0, r4
 8006cd4:	f001 ff36 	bl	8008b44 <__gethex>
 8006cd8:	f010 0707 	ands.w	r7, r0, #7
 8006cdc:	4605      	mov	r5, r0
 8006cde:	d005      	beq.n	8006cec <_strtod_l+0x84>
 8006ce0:	2f06      	cmp	r7, #6
 8006ce2:	d12a      	bne.n	8006d3a <_strtod_l+0xd2>
 8006ce4:	3601      	adds	r6, #1
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	961d      	str	r6, [sp, #116]	; 0x74
 8006cea:	930e      	str	r3, [sp, #56]	; 0x38
 8006cec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	f040 8596 	bne.w	8007820 <_strtod_l+0xbb8>
 8006cf4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cf6:	b1db      	cbz	r3, 8006d30 <_strtod_l+0xc8>
 8006cf8:	4652      	mov	r2, sl
 8006cfa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006cfe:	ec43 2b10 	vmov	d0, r2, r3
 8006d02:	b023      	add	sp, #140	; 0x8c
 8006d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d08:	2a20      	cmp	r2, #32
 8006d0a:	d1ce      	bne.n	8006caa <_strtod_l+0x42>
 8006d0c:	3301      	adds	r3, #1
 8006d0e:	931d      	str	r3, [sp, #116]	; 0x74
 8006d10:	e7c0      	b.n	8006c94 <_strtod_l+0x2c>
 8006d12:	2a2d      	cmp	r2, #45	; 0x2d
 8006d14:	d1c9      	bne.n	8006caa <_strtod_l+0x42>
 8006d16:	2201      	movs	r2, #1
 8006d18:	920e      	str	r2, [sp, #56]	; 0x38
 8006d1a:	1c5a      	adds	r2, r3, #1
 8006d1c:	921d      	str	r2, [sp, #116]	; 0x74
 8006d1e:	785b      	ldrb	r3, [r3, #1]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d1c4      	bne.n	8006cae <_strtod_l+0x46>
 8006d24:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006d26:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	f040 8576 	bne.w	800781c <_strtod_l+0xbb4>
 8006d30:	4652      	mov	r2, sl
 8006d32:	465b      	mov	r3, fp
 8006d34:	e7e3      	b.n	8006cfe <_strtod_l+0x96>
 8006d36:	2200      	movs	r2, #0
 8006d38:	e7ee      	b.n	8006d18 <_strtod_l+0xb0>
 8006d3a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006d3c:	b13a      	cbz	r2, 8006d4e <_strtod_l+0xe6>
 8006d3e:	2135      	movs	r1, #53	; 0x35
 8006d40:	a820      	add	r0, sp, #128	; 0x80
 8006d42:	f002 ff12 	bl	8009b6a <__copybits>
 8006d46:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006d48:	4620      	mov	r0, r4
 8006d4a:	f002 fad7 	bl	80092fc <_Bfree>
 8006d4e:	3f01      	subs	r7, #1
 8006d50:	2f05      	cmp	r7, #5
 8006d52:	d807      	bhi.n	8006d64 <_strtod_l+0xfc>
 8006d54:	e8df f007 	tbb	[pc, r7]
 8006d58:	1d180b0e 	.word	0x1d180b0e
 8006d5c:	030e      	.short	0x030e
 8006d5e:	f04f 0b00 	mov.w	fp, #0
 8006d62:	46da      	mov	sl, fp
 8006d64:	0728      	lsls	r0, r5, #28
 8006d66:	d5c1      	bpl.n	8006cec <_strtod_l+0x84>
 8006d68:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006d6c:	e7be      	b.n	8006cec <_strtod_l+0x84>
 8006d6e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8006d72:	e7f7      	b.n	8006d64 <_strtod_l+0xfc>
 8006d74:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8006d78:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006d7a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006d7e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006d82:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006d86:	e7ed      	b.n	8006d64 <_strtod_l+0xfc>
 8006d88:	f8df b184 	ldr.w	fp, [pc, #388]	; 8006f10 <_strtod_l+0x2a8>
 8006d8c:	f04f 0a00 	mov.w	sl, #0
 8006d90:	e7e8      	b.n	8006d64 <_strtod_l+0xfc>
 8006d92:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006d96:	f04f 3aff 	mov.w	sl, #4294967295
 8006d9a:	e7e3      	b.n	8006d64 <_strtod_l+0xfc>
 8006d9c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d9e:	1c5a      	adds	r2, r3, #1
 8006da0:	921d      	str	r2, [sp, #116]	; 0x74
 8006da2:	785b      	ldrb	r3, [r3, #1]
 8006da4:	2b30      	cmp	r3, #48	; 0x30
 8006da6:	d0f9      	beq.n	8006d9c <_strtod_l+0x134>
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d09f      	beq.n	8006cec <_strtod_l+0x84>
 8006dac:	2301      	movs	r3, #1
 8006dae:	f04f 0900 	mov.w	r9, #0
 8006db2:	9304      	str	r3, [sp, #16]
 8006db4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006db6:	930a      	str	r3, [sp, #40]	; 0x28
 8006db8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006dbc:	464f      	mov	r7, r9
 8006dbe:	220a      	movs	r2, #10
 8006dc0:	981d      	ldr	r0, [sp, #116]	; 0x74
 8006dc2:	7806      	ldrb	r6, [r0, #0]
 8006dc4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006dc8:	b2d9      	uxtb	r1, r3
 8006dca:	2909      	cmp	r1, #9
 8006dcc:	d92a      	bls.n	8006e24 <_strtod_l+0x1bc>
 8006dce:	9907      	ldr	r1, [sp, #28]
 8006dd0:	462a      	mov	r2, r5
 8006dd2:	f003 f97c 	bl	800a0ce <strncmp>
 8006dd6:	b398      	cbz	r0, 8006e40 <_strtod_l+0x1d8>
 8006dd8:	2000      	movs	r0, #0
 8006dda:	4633      	mov	r3, r6
 8006ddc:	463d      	mov	r5, r7
 8006dde:	9007      	str	r0, [sp, #28]
 8006de0:	4602      	mov	r2, r0
 8006de2:	2b65      	cmp	r3, #101	; 0x65
 8006de4:	d001      	beq.n	8006dea <_strtod_l+0x182>
 8006de6:	2b45      	cmp	r3, #69	; 0x45
 8006de8:	d118      	bne.n	8006e1c <_strtod_l+0x1b4>
 8006dea:	b91d      	cbnz	r5, 8006df4 <_strtod_l+0x18c>
 8006dec:	9b04      	ldr	r3, [sp, #16]
 8006dee:	4303      	orrs	r3, r0
 8006df0:	d098      	beq.n	8006d24 <_strtod_l+0xbc>
 8006df2:	2500      	movs	r5, #0
 8006df4:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8006df8:	f108 0301 	add.w	r3, r8, #1
 8006dfc:	931d      	str	r3, [sp, #116]	; 0x74
 8006dfe:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006e02:	2b2b      	cmp	r3, #43	; 0x2b
 8006e04:	d075      	beq.n	8006ef2 <_strtod_l+0x28a>
 8006e06:	2b2d      	cmp	r3, #45	; 0x2d
 8006e08:	d07b      	beq.n	8006f02 <_strtod_l+0x29a>
 8006e0a:	f04f 0c00 	mov.w	ip, #0
 8006e0e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006e12:	2909      	cmp	r1, #9
 8006e14:	f240 8082 	bls.w	8006f1c <_strtod_l+0x2b4>
 8006e18:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006e1c:	2600      	movs	r6, #0
 8006e1e:	e09d      	b.n	8006f5c <_strtod_l+0x2f4>
 8006e20:	2300      	movs	r3, #0
 8006e22:	e7c4      	b.n	8006dae <_strtod_l+0x146>
 8006e24:	2f08      	cmp	r7, #8
 8006e26:	bfd8      	it	le
 8006e28:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006e2a:	f100 0001 	add.w	r0, r0, #1
 8006e2e:	bfda      	itte	le
 8006e30:	fb02 3301 	mlale	r3, r2, r1, r3
 8006e34:	9309      	strle	r3, [sp, #36]	; 0x24
 8006e36:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006e3a:	3701      	adds	r7, #1
 8006e3c:	901d      	str	r0, [sp, #116]	; 0x74
 8006e3e:	e7bf      	b.n	8006dc0 <_strtod_l+0x158>
 8006e40:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e42:	195a      	adds	r2, r3, r5
 8006e44:	921d      	str	r2, [sp, #116]	; 0x74
 8006e46:	5d5b      	ldrb	r3, [r3, r5]
 8006e48:	2f00      	cmp	r7, #0
 8006e4a:	d037      	beq.n	8006ebc <_strtod_l+0x254>
 8006e4c:	9007      	str	r0, [sp, #28]
 8006e4e:	463d      	mov	r5, r7
 8006e50:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8006e54:	2a09      	cmp	r2, #9
 8006e56:	d912      	bls.n	8006e7e <_strtod_l+0x216>
 8006e58:	2201      	movs	r2, #1
 8006e5a:	e7c2      	b.n	8006de2 <_strtod_l+0x17a>
 8006e5c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e5e:	1c5a      	adds	r2, r3, #1
 8006e60:	921d      	str	r2, [sp, #116]	; 0x74
 8006e62:	785b      	ldrb	r3, [r3, #1]
 8006e64:	3001      	adds	r0, #1
 8006e66:	2b30      	cmp	r3, #48	; 0x30
 8006e68:	d0f8      	beq.n	8006e5c <_strtod_l+0x1f4>
 8006e6a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006e6e:	2a08      	cmp	r2, #8
 8006e70:	f200 84db 	bhi.w	800782a <_strtod_l+0xbc2>
 8006e74:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006e76:	9007      	str	r0, [sp, #28]
 8006e78:	2000      	movs	r0, #0
 8006e7a:	920a      	str	r2, [sp, #40]	; 0x28
 8006e7c:	4605      	mov	r5, r0
 8006e7e:	3b30      	subs	r3, #48	; 0x30
 8006e80:	f100 0201 	add.w	r2, r0, #1
 8006e84:	d014      	beq.n	8006eb0 <_strtod_l+0x248>
 8006e86:	9907      	ldr	r1, [sp, #28]
 8006e88:	4411      	add	r1, r2
 8006e8a:	9107      	str	r1, [sp, #28]
 8006e8c:	462a      	mov	r2, r5
 8006e8e:	eb00 0e05 	add.w	lr, r0, r5
 8006e92:	210a      	movs	r1, #10
 8006e94:	4572      	cmp	r2, lr
 8006e96:	d113      	bne.n	8006ec0 <_strtod_l+0x258>
 8006e98:	182a      	adds	r2, r5, r0
 8006e9a:	2a08      	cmp	r2, #8
 8006e9c:	f105 0501 	add.w	r5, r5, #1
 8006ea0:	4405      	add	r5, r0
 8006ea2:	dc1c      	bgt.n	8006ede <_strtod_l+0x276>
 8006ea4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ea6:	220a      	movs	r2, #10
 8006ea8:	fb02 3301 	mla	r3, r2, r1, r3
 8006eac:	9309      	str	r3, [sp, #36]	; 0x24
 8006eae:	2200      	movs	r2, #0
 8006eb0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006eb2:	1c59      	adds	r1, r3, #1
 8006eb4:	911d      	str	r1, [sp, #116]	; 0x74
 8006eb6:	785b      	ldrb	r3, [r3, #1]
 8006eb8:	4610      	mov	r0, r2
 8006eba:	e7c9      	b.n	8006e50 <_strtod_l+0x1e8>
 8006ebc:	4638      	mov	r0, r7
 8006ebe:	e7d2      	b.n	8006e66 <_strtod_l+0x1fe>
 8006ec0:	2a08      	cmp	r2, #8
 8006ec2:	dc04      	bgt.n	8006ece <_strtod_l+0x266>
 8006ec4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006ec6:	434e      	muls	r6, r1
 8006ec8:	9609      	str	r6, [sp, #36]	; 0x24
 8006eca:	3201      	adds	r2, #1
 8006ecc:	e7e2      	b.n	8006e94 <_strtod_l+0x22c>
 8006ece:	f102 0c01 	add.w	ip, r2, #1
 8006ed2:	f1bc 0f10 	cmp.w	ip, #16
 8006ed6:	bfd8      	it	le
 8006ed8:	fb01 f909 	mulle.w	r9, r1, r9
 8006edc:	e7f5      	b.n	8006eca <_strtod_l+0x262>
 8006ede:	2d10      	cmp	r5, #16
 8006ee0:	bfdc      	itt	le
 8006ee2:	220a      	movle	r2, #10
 8006ee4:	fb02 3909 	mlale	r9, r2, r9, r3
 8006ee8:	e7e1      	b.n	8006eae <_strtod_l+0x246>
 8006eea:	2300      	movs	r3, #0
 8006eec:	9307      	str	r3, [sp, #28]
 8006eee:	2201      	movs	r2, #1
 8006ef0:	e77c      	b.n	8006dec <_strtod_l+0x184>
 8006ef2:	f04f 0c00 	mov.w	ip, #0
 8006ef6:	f108 0302 	add.w	r3, r8, #2
 8006efa:	931d      	str	r3, [sp, #116]	; 0x74
 8006efc:	f898 3002 	ldrb.w	r3, [r8, #2]
 8006f00:	e785      	b.n	8006e0e <_strtod_l+0x1a6>
 8006f02:	f04f 0c01 	mov.w	ip, #1
 8006f06:	e7f6      	b.n	8006ef6 <_strtod_l+0x28e>
 8006f08:	0800a5f8 	.word	0x0800a5f8
 8006f0c:	0800a448 	.word	0x0800a448
 8006f10:	7ff00000 	.word	0x7ff00000
 8006f14:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006f16:	1c59      	adds	r1, r3, #1
 8006f18:	911d      	str	r1, [sp, #116]	; 0x74
 8006f1a:	785b      	ldrb	r3, [r3, #1]
 8006f1c:	2b30      	cmp	r3, #48	; 0x30
 8006f1e:	d0f9      	beq.n	8006f14 <_strtod_l+0x2ac>
 8006f20:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8006f24:	2908      	cmp	r1, #8
 8006f26:	f63f af79 	bhi.w	8006e1c <_strtod_l+0x1b4>
 8006f2a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006f2e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006f30:	9308      	str	r3, [sp, #32]
 8006f32:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006f34:	1c59      	adds	r1, r3, #1
 8006f36:	911d      	str	r1, [sp, #116]	; 0x74
 8006f38:	785b      	ldrb	r3, [r3, #1]
 8006f3a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8006f3e:	2e09      	cmp	r6, #9
 8006f40:	d937      	bls.n	8006fb2 <_strtod_l+0x34a>
 8006f42:	9e08      	ldr	r6, [sp, #32]
 8006f44:	1b89      	subs	r1, r1, r6
 8006f46:	2908      	cmp	r1, #8
 8006f48:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006f4c:	dc02      	bgt.n	8006f54 <_strtod_l+0x2ec>
 8006f4e:	4576      	cmp	r6, lr
 8006f50:	bfa8      	it	ge
 8006f52:	4676      	movge	r6, lr
 8006f54:	f1bc 0f00 	cmp.w	ip, #0
 8006f58:	d000      	beq.n	8006f5c <_strtod_l+0x2f4>
 8006f5a:	4276      	negs	r6, r6
 8006f5c:	2d00      	cmp	r5, #0
 8006f5e:	d14f      	bne.n	8007000 <_strtod_l+0x398>
 8006f60:	9904      	ldr	r1, [sp, #16]
 8006f62:	4301      	orrs	r1, r0
 8006f64:	f47f aec2 	bne.w	8006cec <_strtod_l+0x84>
 8006f68:	2a00      	cmp	r2, #0
 8006f6a:	f47f aedb 	bne.w	8006d24 <_strtod_l+0xbc>
 8006f6e:	2b69      	cmp	r3, #105	; 0x69
 8006f70:	d027      	beq.n	8006fc2 <_strtod_l+0x35a>
 8006f72:	dc24      	bgt.n	8006fbe <_strtod_l+0x356>
 8006f74:	2b49      	cmp	r3, #73	; 0x49
 8006f76:	d024      	beq.n	8006fc2 <_strtod_l+0x35a>
 8006f78:	2b4e      	cmp	r3, #78	; 0x4e
 8006f7a:	f47f aed3 	bne.w	8006d24 <_strtod_l+0xbc>
 8006f7e:	499e      	ldr	r1, [pc, #632]	; (80071f8 <_strtod_l+0x590>)
 8006f80:	a81d      	add	r0, sp, #116	; 0x74
 8006f82:	f002 f837 	bl	8008ff4 <__match>
 8006f86:	2800      	cmp	r0, #0
 8006f88:	f43f aecc 	beq.w	8006d24 <_strtod_l+0xbc>
 8006f8c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006f8e:	781b      	ldrb	r3, [r3, #0]
 8006f90:	2b28      	cmp	r3, #40	; 0x28
 8006f92:	d12d      	bne.n	8006ff0 <_strtod_l+0x388>
 8006f94:	4999      	ldr	r1, [pc, #612]	; (80071fc <_strtod_l+0x594>)
 8006f96:	aa20      	add	r2, sp, #128	; 0x80
 8006f98:	a81d      	add	r0, sp, #116	; 0x74
 8006f9a:	f002 f83f 	bl	800901c <__hexnan>
 8006f9e:	2805      	cmp	r0, #5
 8006fa0:	d126      	bne.n	8006ff0 <_strtod_l+0x388>
 8006fa2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fa4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8006fa8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006fac:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006fb0:	e69c      	b.n	8006cec <_strtod_l+0x84>
 8006fb2:	210a      	movs	r1, #10
 8006fb4:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006fb8:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006fbc:	e7b9      	b.n	8006f32 <_strtod_l+0x2ca>
 8006fbe:	2b6e      	cmp	r3, #110	; 0x6e
 8006fc0:	e7db      	b.n	8006f7a <_strtod_l+0x312>
 8006fc2:	498f      	ldr	r1, [pc, #572]	; (8007200 <_strtod_l+0x598>)
 8006fc4:	a81d      	add	r0, sp, #116	; 0x74
 8006fc6:	f002 f815 	bl	8008ff4 <__match>
 8006fca:	2800      	cmp	r0, #0
 8006fcc:	f43f aeaa 	beq.w	8006d24 <_strtod_l+0xbc>
 8006fd0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006fd2:	498c      	ldr	r1, [pc, #560]	; (8007204 <_strtod_l+0x59c>)
 8006fd4:	3b01      	subs	r3, #1
 8006fd6:	a81d      	add	r0, sp, #116	; 0x74
 8006fd8:	931d      	str	r3, [sp, #116]	; 0x74
 8006fda:	f002 f80b 	bl	8008ff4 <__match>
 8006fde:	b910      	cbnz	r0, 8006fe6 <_strtod_l+0x37e>
 8006fe0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006fe2:	3301      	adds	r3, #1
 8006fe4:	931d      	str	r3, [sp, #116]	; 0x74
 8006fe6:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8007214 <_strtod_l+0x5ac>
 8006fea:	f04f 0a00 	mov.w	sl, #0
 8006fee:	e67d      	b.n	8006cec <_strtod_l+0x84>
 8006ff0:	4885      	ldr	r0, [pc, #532]	; (8007208 <_strtod_l+0x5a0>)
 8006ff2:	f003 f811 	bl	800a018 <nan>
 8006ff6:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006ffa:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8006ffe:	e675      	b.n	8006cec <_strtod_l+0x84>
 8007000:	9b07      	ldr	r3, [sp, #28]
 8007002:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007004:	1af3      	subs	r3, r6, r3
 8007006:	2f00      	cmp	r7, #0
 8007008:	bf08      	it	eq
 800700a:	462f      	moveq	r7, r5
 800700c:	2d10      	cmp	r5, #16
 800700e:	9308      	str	r3, [sp, #32]
 8007010:	46a8      	mov	r8, r5
 8007012:	bfa8      	it	ge
 8007014:	f04f 0810 	movge.w	r8, #16
 8007018:	f7f9 fa94 	bl	8000544 <__aeabi_ui2d>
 800701c:	2d09      	cmp	r5, #9
 800701e:	4682      	mov	sl, r0
 8007020:	468b      	mov	fp, r1
 8007022:	dd13      	ble.n	800704c <_strtod_l+0x3e4>
 8007024:	4b79      	ldr	r3, [pc, #484]	; (800720c <_strtod_l+0x5a4>)
 8007026:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800702a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800702e:	f7f9 fb03 	bl	8000638 <__aeabi_dmul>
 8007032:	4682      	mov	sl, r0
 8007034:	4648      	mov	r0, r9
 8007036:	468b      	mov	fp, r1
 8007038:	f7f9 fa84 	bl	8000544 <__aeabi_ui2d>
 800703c:	4602      	mov	r2, r0
 800703e:	460b      	mov	r3, r1
 8007040:	4650      	mov	r0, sl
 8007042:	4659      	mov	r1, fp
 8007044:	f7f9 f942 	bl	80002cc <__adddf3>
 8007048:	4682      	mov	sl, r0
 800704a:	468b      	mov	fp, r1
 800704c:	2d0f      	cmp	r5, #15
 800704e:	dc38      	bgt.n	80070c2 <_strtod_l+0x45a>
 8007050:	9b08      	ldr	r3, [sp, #32]
 8007052:	2b00      	cmp	r3, #0
 8007054:	f43f ae4a 	beq.w	8006cec <_strtod_l+0x84>
 8007058:	dd24      	ble.n	80070a4 <_strtod_l+0x43c>
 800705a:	2b16      	cmp	r3, #22
 800705c:	dc0b      	bgt.n	8007076 <_strtod_l+0x40e>
 800705e:	4d6b      	ldr	r5, [pc, #428]	; (800720c <_strtod_l+0x5a4>)
 8007060:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8007064:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007068:	4652      	mov	r2, sl
 800706a:	465b      	mov	r3, fp
 800706c:	f7f9 fae4 	bl	8000638 <__aeabi_dmul>
 8007070:	4682      	mov	sl, r0
 8007072:	468b      	mov	fp, r1
 8007074:	e63a      	b.n	8006cec <_strtod_l+0x84>
 8007076:	9a08      	ldr	r2, [sp, #32]
 8007078:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800707c:	4293      	cmp	r3, r2
 800707e:	db20      	blt.n	80070c2 <_strtod_l+0x45a>
 8007080:	4c62      	ldr	r4, [pc, #392]	; (800720c <_strtod_l+0x5a4>)
 8007082:	f1c5 050f 	rsb	r5, r5, #15
 8007086:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800708a:	4652      	mov	r2, sl
 800708c:	465b      	mov	r3, fp
 800708e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007092:	f7f9 fad1 	bl	8000638 <__aeabi_dmul>
 8007096:	9b08      	ldr	r3, [sp, #32]
 8007098:	1b5d      	subs	r5, r3, r5
 800709a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800709e:	e9d4 2300 	ldrd	r2, r3, [r4]
 80070a2:	e7e3      	b.n	800706c <_strtod_l+0x404>
 80070a4:	9b08      	ldr	r3, [sp, #32]
 80070a6:	3316      	adds	r3, #22
 80070a8:	db0b      	blt.n	80070c2 <_strtod_l+0x45a>
 80070aa:	9b07      	ldr	r3, [sp, #28]
 80070ac:	4a57      	ldr	r2, [pc, #348]	; (800720c <_strtod_l+0x5a4>)
 80070ae:	1b9e      	subs	r6, r3, r6
 80070b0:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 80070b4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80070b8:	4650      	mov	r0, sl
 80070ba:	4659      	mov	r1, fp
 80070bc:	f7f9 fbe6 	bl	800088c <__aeabi_ddiv>
 80070c0:	e7d6      	b.n	8007070 <_strtod_l+0x408>
 80070c2:	9b08      	ldr	r3, [sp, #32]
 80070c4:	eba5 0808 	sub.w	r8, r5, r8
 80070c8:	4498      	add	r8, r3
 80070ca:	f1b8 0f00 	cmp.w	r8, #0
 80070ce:	dd71      	ble.n	80071b4 <_strtod_l+0x54c>
 80070d0:	f018 030f 	ands.w	r3, r8, #15
 80070d4:	d00a      	beq.n	80070ec <_strtod_l+0x484>
 80070d6:	494d      	ldr	r1, [pc, #308]	; (800720c <_strtod_l+0x5a4>)
 80070d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80070dc:	4652      	mov	r2, sl
 80070de:	465b      	mov	r3, fp
 80070e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80070e4:	f7f9 faa8 	bl	8000638 <__aeabi_dmul>
 80070e8:	4682      	mov	sl, r0
 80070ea:	468b      	mov	fp, r1
 80070ec:	f038 080f 	bics.w	r8, r8, #15
 80070f0:	d04d      	beq.n	800718e <_strtod_l+0x526>
 80070f2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80070f6:	dd22      	ble.n	800713e <_strtod_l+0x4d6>
 80070f8:	2500      	movs	r5, #0
 80070fa:	462e      	mov	r6, r5
 80070fc:	9509      	str	r5, [sp, #36]	; 0x24
 80070fe:	9507      	str	r5, [sp, #28]
 8007100:	2322      	movs	r3, #34	; 0x22
 8007102:	f8df b110 	ldr.w	fp, [pc, #272]	; 8007214 <_strtod_l+0x5ac>
 8007106:	6023      	str	r3, [r4, #0]
 8007108:	f04f 0a00 	mov.w	sl, #0
 800710c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800710e:	2b00      	cmp	r3, #0
 8007110:	f43f adec 	beq.w	8006cec <_strtod_l+0x84>
 8007114:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007116:	4620      	mov	r0, r4
 8007118:	f002 f8f0 	bl	80092fc <_Bfree>
 800711c:	9907      	ldr	r1, [sp, #28]
 800711e:	4620      	mov	r0, r4
 8007120:	f002 f8ec 	bl	80092fc <_Bfree>
 8007124:	4631      	mov	r1, r6
 8007126:	4620      	mov	r0, r4
 8007128:	f002 f8e8 	bl	80092fc <_Bfree>
 800712c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800712e:	4620      	mov	r0, r4
 8007130:	f002 f8e4 	bl	80092fc <_Bfree>
 8007134:	4629      	mov	r1, r5
 8007136:	4620      	mov	r0, r4
 8007138:	f002 f8e0 	bl	80092fc <_Bfree>
 800713c:	e5d6      	b.n	8006cec <_strtod_l+0x84>
 800713e:	2300      	movs	r3, #0
 8007140:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007144:	4650      	mov	r0, sl
 8007146:	4659      	mov	r1, fp
 8007148:	4699      	mov	r9, r3
 800714a:	f1b8 0f01 	cmp.w	r8, #1
 800714e:	dc21      	bgt.n	8007194 <_strtod_l+0x52c>
 8007150:	b10b      	cbz	r3, 8007156 <_strtod_l+0x4ee>
 8007152:	4682      	mov	sl, r0
 8007154:	468b      	mov	fp, r1
 8007156:	4b2e      	ldr	r3, [pc, #184]	; (8007210 <_strtod_l+0x5a8>)
 8007158:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800715c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007160:	4652      	mov	r2, sl
 8007162:	465b      	mov	r3, fp
 8007164:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007168:	f7f9 fa66 	bl	8000638 <__aeabi_dmul>
 800716c:	4b29      	ldr	r3, [pc, #164]	; (8007214 <_strtod_l+0x5ac>)
 800716e:	460a      	mov	r2, r1
 8007170:	400b      	ands	r3, r1
 8007172:	4929      	ldr	r1, [pc, #164]	; (8007218 <_strtod_l+0x5b0>)
 8007174:	428b      	cmp	r3, r1
 8007176:	4682      	mov	sl, r0
 8007178:	d8be      	bhi.n	80070f8 <_strtod_l+0x490>
 800717a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800717e:	428b      	cmp	r3, r1
 8007180:	bf86      	itte	hi
 8007182:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800721c <_strtod_l+0x5b4>
 8007186:	f04f 3aff 	movhi.w	sl, #4294967295
 800718a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800718e:	2300      	movs	r3, #0
 8007190:	9304      	str	r3, [sp, #16]
 8007192:	e081      	b.n	8007298 <_strtod_l+0x630>
 8007194:	f018 0f01 	tst.w	r8, #1
 8007198:	d007      	beq.n	80071aa <_strtod_l+0x542>
 800719a:	4b1d      	ldr	r3, [pc, #116]	; (8007210 <_strtod_l+0x5a8>)
 800719c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80071a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071a4:	f7f9 fa48 	bl	8000638 <__aeabi_dmul>
 80071a8:	2301      	movs	r3, #1
 80071aa:	f109 0901 	add.w	r9, r9, #1
 80071ae:	ea4f 0868 	mov.w	r8, r8, asr #1
 80071b2:	e7ca      	b.n	800714a <_strtod_l+0x4e2>
 80071b4:	d0eb      	beq.n	800718e <_strtod_l+0x526>
 80071b6:	f1c8 0800 	rsb	r8, r8, #0
 80071ba:	f018 020f 	ands.w	r2, r8, #15
 80071be:	d00a      	beq.n	80071d6 <_strtod_l+0x56e>
 80071c0:	4b12      	ldr	r3, [pc, #72]	; (800720c <_strtod_l+0x5a4>)
 80071c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071c6:	4650      	mov	r0, sl
 80071c8:	4659      	mov	r1, fp
 80071ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ce:	f7f9 fb5d 	bl	800088c <__aeabi_ddiv>
 80071d2:	4682      	mov	sl, r0
 80071d4:	468b      	mov	fp, r1
 80071d6:	ea5f 1828 	movs.w	r8, r8, asr #4
 80071da:	d0d8      	beq.n	800718e <_strtod_l+0x526>
 80071dc:	f1b8 0f1f 	cmp.w	r8, #31
 80071e0:	dd1e      	ble.n	8007220 <_strtod_l+0x5b8>
 80071e2:	2500      	movs	r5, #0
 80071e4:	462e      	mov	r6, r5
 80071e6:	9509      	str	r5, [sp, #36]	; 0x24
 80071e8:	9507      	str	r5, [sp, #28]
 80071ea:	2322      	movs	r3, #34	; 0x22
 80071ec:	f04f 0a00 	mov.w	sl, #0
 80071f0:	f04f 0b00 	mov.w	fp, #0
 80071f4:	6023      	str	r3, [r4, #0]
 80071f6:	e789      	b.n	800710c <_strtod_l+0x4a4>
 80071f8:	0800a421 	.word	0x0800a421
 80071fc:	0800a45c 	.word	0x0800a45c
 8007200:	0800a419 	.word	0x0800a419
 8007204:	0800a49b 	.word	0x0800a49b
 8007208:	0800a7b8 	.word	0x0800a7b8
 800720c:	0800a698 	.word	0x0800a698
 8007210:	0800a670 	.word	0x0800a670
 8007214:	7ff00000 	.word	0x7ff00000
 8007218:	7ca00000 	.word	0x7ca00000
 800721c:	7fefffff 	.word	0x7fefffff
 8007220:	f018 0310 	ands.w	r3, r8, #16
 8007224:	bf18      	it	ne
 8007226:	236a      	movne	r3, #106	; 0x6a
 8007228:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 80075e0 <_strtod_l+0x978>
 800722c:	9304      	str	r3, [sp, #16]
 800722e:	4650      	mov	r0, sl
 8007230:	4659      	mov	r1, fp
 8007232:	2300      	movs	r3, #0
 8007234:	f018 0f01 	tst.w	r8, #1
 8007238:	d004      	beq.n	8007244 <_strtod_l+0x5dc>
 800723a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800723e:	f7f9 f9fb 	bl	8000638 <__aeabi_dmul>
 8007242:	2301      	movs	r3, #1
 8007244:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007248:	f109 0908 	add.w	r9, r9, #8
 800724c:	d1f2      	bne.n	8007234 <_strtod_l+0x5cc>
 800724e:	b10b      	cbz	r3, 8007254 <_strtod_l+0x5ec>
 8007250:	4682      	mov	sl, r0
 8007252:	468b      	mov	fp, r1
 8007254:	9b04      	ldr	r3, [sp, #16]
 8007256:	b1bb      	cbz	r3, 8007288 <_strtod_l+0x620>
 8007258:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800725c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007260:	2b00      	cmp	r3, #0
 8007262:	4659      	mov	r1, fp
 8007264:	dd10      	ble.n	8007288 <_strtod_l+0x620>
 8007266:	2b1f      	cmp	r3, #31
 8007268:	f340 8128 	ble.w	80074bc <_strtod_l+0x854>
 800726c:	2b34      	cmp	r3, #52	; 0x34
 800726e:	bfde      	ittt	le
 8007270:	3b20      	suble	r3, #32
 8007272:	f04f 32ff 	movle.w	r2, #4294967295
 8007276:	fa02 f303 	lslle.w	r3, r2, r3
 800727a:	f04f 0a00 	mov.w	sl, #0
 800727e:	bfcc      	ite	gt
 8007280:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007284:	ea03 0b01 	andle.w	fp, r3, r1
 8007288:	2200      	movs	r2, #0
 800728a:	2300      	movs	r3, #0
 800728c:	4650      	mov	r0, sl
 800728e:	4659      	mov	r1, fp
 8007290:	f7f9 fc3a 	bl	8000b08 <__aeabi_dcmpeq>
 8007294:	2800      	cmp	r0, #0
 8007296:	d1a4      	bne.n	80071e2 <_strtod_l+0x57a>
 8007298:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800729a:	9300      	str	r3, [sp, #0]
 800729c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800729e:	462b      	mov	r3, r5
 80072a0:	463a      	mov	r2, r7
 80072a2:	4620      	mov	r0, r4
 80072a4:	f002 f896 	bl	80093d4 <__s2b>
 80072a8:	9009      	str	r0, [sp, #36]	; 0x24
 80072aa:	2800      	cmp	r0, #0
 80072ac:	f43f af24 	beq.w	80070f8 <_strtod_l+0x490>
 80072b0:	9b07      	ldr	r3, [sp, #28]
 80072b2:	1b9e      	subs	r6, r3, r6
 80072b4:	9b08      	ldr	r3, [sp, #32]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	bfb4      	ite	lt
 80072ba:	4633      	movlt	r3, r6
 80072bc:	2300      	movge	r3, #0
 80072be:	9310      	str	r3, [sp, #64]	; 0x40
 80072c0:	9b08      	ldr	r3, [sp, #32]
 80072c2:	2500      	movs	r5, #0
 80072c4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80072c8:	9318      	str	r3, [sp, #96]	; 0x60
 80072ca:	462e      	mov	r6, r5
 80072cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072ce:	4620      	mov	r0, r4
 80072d0:	6859      	ldr	r1, [r3, #4]
 80072d2:	f001 ffd3 	bl	800927c <_Balloc>
 80072d6:	9007      	str	r0, [sp, #28]
 80072d8:	2800      	cmp	r0, #0
 80072da:	f43f af11 	beq.w	8007100 <_strtod_l+0x498>
 80072de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072e0:	691a      	ldr	r2, [r3, #16]
 80072e2:	3202      	adds	r2, #2
 80072e4:	f103 010c 	add.w	r1, r3, #12
 80072e8:	0092      	lsls	r2, r2, #2
 80072ea:	300c      	adds	r0, #12
 80072ec:	f001 ffb8 	bl	8009260 <memcpy>
 80072f0:	ec4b ab10 	vmov	d0, sl, fp
 80072f4:	aa20      	add	r2, sp, #128	; 0x80
 80072f6:	a91f      	add	r1, sp, #124	; 0x7c
 80072f8:	4620      	mov	r0, r4
 80072fa:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80072fe:	f002 fba5 	bl	8009a4c <__d2b>
 8007302:	901e      	str	r0, [sp, #120]	; 0x78
 8007304:	2800      	cmp	r0, #0
 8007306:	f43f aefb 	beq.w	8007100 <_strtod_l+0x498>
 800730a:	2101      	movs	r1, #1
 800730c:	4620      	mov	r0, r4
 800730e:	f002 f8fb 	bl	8009508 <__i2b>
 8007312:	4606      	mov	r6, r0
 8007314:	2800      	cmp	r0, #0
 8007316:	f43f aef3 	beq.w	8007100 <_strtod_l+0x498>
 800731a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800731c:	9904      	ldr	r1, [sp, #16]
 800731e:	2b00      	cmp	r3, #0
 8007320:	bfab      	itete	ge
 8007322:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8007324:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8007326:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8007328:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800732c:	bfac      	ite	ge
 800732e:	eb03 0902 	addge.w	r9, r3, r2
 8007332:	1ad7      	sublt	r7, r2, r3
 8007334:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007336:	eba3 0801 	sub.w	r8, r3, r1
 800733a:	4490      	add	r8, r2
 800733c:	4ba3      	ldr	r3, [pc, #652]	; (80075cc <_strtod_l+0x964>)
 800733e:	f108 38ff 	add.w	r8, r8, #4294967295
 8007342:	4598      	cmp	r8, r3
 8007344:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007348:	f280 80cc 	bge.w	80074e4 <_strtod_l+0x87c>
 800734c:	eba3 0308 	sub.w	r3, r3, r8
 8007350:	2b1f      	cmp	r3, #31
 8007352:	eba2 0203 	sub.w	r2, r2, r3
 8007356:	f04f 0101 	mov.w	r1, #1
 800735a:	f300 80b6 	bgt.w	80074ca <_strtod_l+0x862>
 800735e:	fa01 f303 	lsl.w	r3, r1, r3
 8007362:	9311      	str	r3, [sp, #68]	; 0x44
 8007364:	2300      	movs	r3, #0
 8007366:	930c      	str	r3, [sp, #48]	; 0x30
 8007368:	eb09 0802 	add.w	r8, r9, r2
 800736c:	9b04      	ldr	r3, [sp, #16]
 800736e:	45c1      	cmp	r9, r8
 8007370:	4417      	add	r7, r2
 8007372:	441f      	add	r7, r3
 8007374:	464b      	mov	r3, r9
 8007376:	bfa8      	it	ge
 8007378:	4643      	movge	r3, r8
 800737a:	42bb      	cmp	r3, r7
 800737c:	bfa8      	it	ge
 800737e:	463b      	movge	r3, r7
 8007380:	2b00      	cmp	r3, #0
 8007382:	bfc2      	ittt	gt
 8007384:	eba8 0803 	subgt.w	r8, r8, r3
 8007388:	1aff      	subgt	r7, r7, r3
 800738a:	eba9 0903 	subgt.w	r9, r9, r3
 800738e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007390:	2b00      	cmp	r3, #0
 8007392:	dd17      	ble.n	80073c4 <_strtod_l+0x75c>
 8007394:	4631      	mov	r1, r6
 8007396:	461a      	mov	r2, r3
 8007398:	4620      	mov	r0, r4
 800739a:	f002 f971 	bl	8009680 <__pow5mult>
 800739e:	4606      	mov	r6, r0
 80073a0:	2800      	cmp	r0, #0
 80073a2:	f43f aead 	beq.w	8007100 <_strtod_l+0x498>
 80073a6:	4601      	mov	r1, r0
 80073a8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80073aa:	4620      	mov	r0, r4
 80073ac:	f002 f8c2 	bl	8009534 <__multiply>
 80073b0:	900f      	str	r0, [sp, #60]	; 0x3c
 80073b2:	2800      	cmp	r0, #0
 80073b4:	f43f aea4 	beq.w	8007100 <_strtod_l+0x498>
 80073b8:	991e      	ldr	r1, [sp, #120]	; 0x78
 80073ba:	4620      	mov	r0, r4
 80073bc:	f001 ff9e 	bl	80092fc <_Bfree>
 80073c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073c2:	931e      	str	r3, [sp, #120]	; 0x78
 80073c4:	f1b8 0f00 	cmp.w	r8, #0
 80073c8:	f300 8091 	bgt.w	80074ee <_strtod_l+0x886>
 80073cc:	9b08      	ldr	r3, [sp, #32]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	dd08      	ble.n	80073e4 <_strtod_l+0x77c>
 80073d2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80073d4:	9907      	ldr	r1, [sp, #28]
 80073d6:	4620      	mov	r0, r4
 80073d8:	f002 f952 	bl	8009680 <__pow5mult>
 80073dc:	9007      	str	r0, [sp, #28]
 80073de:	2800      	cmp	r0, #0
 80073e0:	f43f ae8e 	beq.w	8007100 <_strtod_l+0x498>
 80073e4:	2f00      	cmp	r7, #0
 80073e6:	dd08      	ble.n	80073fa <_strtod_l+0x792>
 80073e8:	9907      	ldr	r1, [sp, #28]
 80073ea:	463a      	mov	r2, r7
 80073ec:	4620      	mov	r0, r4
 80073ee:	f002 f9a1 	bl	8009734 <__lshift>
 80073f2:	9007      	str	r0, [sp, #28]
 80073f4:	2800      	cmp	r0, #0
 80073f6:	f43f ae83 	beq.w	8007100 <_strtod_l+0x498>
 80073fa:	f1b9 0f00 	cmp.w	r9, #0
 80073fe:	dd08      	ble.n	8007412 <_strtod_l+0x7aa>
 8007400:	4631      	mov	r1, r6
 8007402:	464a      	mov	r2, r9
 8007404:	4620      	mov	r0, r4
 8007406:	f002 f995 	bl	8009734 <__lshift>
 800740a:	4606      	mov	r6, r0
 800740c:	2800      	cmp	r0, #0
 800740e:	f43f ae77 	beq.w	8007100 <_strtod_l+0x498>
 8007412:	9a07      	ldr	r2, [sp, #28]
 8007414:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007416:	4620      	mov	r0, r4
 8007418:	f002 fa14 	bl	8009844 <__mdiff>
 800741c:	4605      	mov	r5, r0
 800741e:	2800      	cmp	r0, #0
 8007420:	f43f ae6e 	beq.w	8007100 <_strtod_l+0x498>
 8007424:	68c3      	ldr	r3, [r0, #12]
 8007426:	930f      	str	r3, [sp, #60]	; 0x3c
 8007428:	2300      	movs	r3, #0
 800742a:	60c3      	str	r3, [r0, #12]
 800742c:	4631      	mov	r1, r6
 800742e:	f002 f9ed 	bl	800980c <__mcmp>
 8007432:	2800      	cmp	r0, #0
 8007434:	da65      	bge.n	8007502 <_strtod_l+0x89a>
 8007436:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007438:	ea53 030a 	orrs.w	r3, r3, sl
 800743c:	f040 8087 	bne.w	800754e <_strtod_l+0x8e6>
 8007440:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007444:	2b00      	cmp	r3, #0
 8007446:	f040 8082 	bne.w	800754e <_strtod_l+0x8e6>
 800744a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800744e:	0d1b      	lsrs	r3, r3, #20
 8007450:	051b      	lsls	r3, r3, #20
 8007452:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007456:	d97a      	bls.n	800754e <_strtod_l+0x8e6>
 8007458:	696b      	ldr	r3, [r5, #20]
 800745a:	b913      	cbnz	r3, 8007462 <_strtod_l+0x7fa>
 800745c:	692b      	ldr	r3, [r5, #16]
 800745e:	2b01      	cmp	r3, #1
 8007460:	dd75      	ble.n	800754e <_strtod_l+0x8e6>
 8007462:	4629      	mov	r1, r5
 8007464:	2201      	movs	r2, #1
 8007466:	4620      	mov	r0, r4
 8007468:	f002 f964 	bl	8009734 <__lshift>
 800746c:	4631      	mov	r1, r6
 800746e:	4605      	mov	r5, r0
 8007470:	f002 f9cc 	bl	800980c <__mcmp>
 8007474:	2800      	cmp	r0, #0
 8007476:	dd6a      	ble.n	800754e <_strtod_l+0x8e6>
 8007478:	9904      	ldr	r1, [sp, #16]
 800747a:	4a55      	ldr	r2, [pc, #340]	; (80075d0 <_strtod_l+0x968>)
 800747c:	465b      	mov	r3, fp
 800747e:	2900      	cmp	r1, #0
 8007480:	f000 8085 	beq.w	800758e <_strtod_l+0x926>
 8007484:	ea02 010b 	and.w	r1, r2, fp
 8007488:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800748c:	dc7f      	bgt.n	800758e <_strtod_l+0x926>
 800748e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007492:	f77f aeaa 	ble.w	80071ea <_strtod_l+0x582>
 8007496:	4a4f      	ldr	r2, [pc, #316]	; (80075d4 <_strtod_l+0x96c>)
 8007498:	2300      	movs	r3, #0
 800749a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800749e:	4650      	mov	r0, sl
 80074a0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 80074a4:	4659      	mov	r1, fp
 80074a6:	f7f9 f8c7 	bl	8000638 <__aeabi_dmul>
 80074aa:	460b      	mov	r3, r1
 80074ac:	4303      	orrs	r3, r0
 80074ae:	bf08      	it	eq
 80074b0:	2322      	moveq	r3, #34	; 0x22
 80074b2:	4682      	mov	sl, r0
 80074b4:	468b      	mov	fp, r1
 80074b6:	bf08      	it	eq
 80074b8:	6023      	streq	r3, [r4, #0]
 80074ba:	e62b      	b.n	8007114 <_strtod_l+0x4ac>
 80074bc:	f04f 32ff 	mov.w	r2, #4294967295
 80074c0:	fa02 f303 	lsl.w	r3, r2, r3
 80074c4:	ea03 0a0a 	and.w	sl, r3, sl
 80074c8:	e6de      	b.n	8007288 <_strtod_l+0x620>
 80074ca:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80074ce:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80074d2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80074d6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80074da:	fa01 f308 	lsl.w	r3, r1, r8
 80074de:	930c      	str	r3, [sp, #48]	; 0x30
 80074e0:	9111      	str	r1, [sp, #68]	; 0x44
 80074e2:	e741      	b.n	8007368 <_strtod_l+0x700>
 80074e4:	2300      	movs	r3, #0
 80074e6:	930c      	str	r3, [sp, #48]	; 0x30
 80074e8:	2301      	movs	r3, #1
 80074ea:	9311      	str	r3, [sp, #68]	; 0x44
 80074ec:	e73c      	b.n	8007368 <_strtod_l+0x700>
 80074ee:	991e      	ldr	r1, [sp, #120]	; 0x78
 80074f0:	4642      	mov	r2, r8
 80074f2:	4620      	mov	r0, r4
 80074f4:	f002 f91e 	bl	8009734 <__lshift>
 80074f8:	901e      	str	r0, [sp, #120]	; 0x78
 80074fa:	2800      	cmp	r0, #0
 80074fc:	f47f af66 	bne.w	80073cc <_strtod_l+0x764>
 8007500:	e5fe      	b.n	8007100 <_strtod_l+0x498>
 8007502:	465f      	mov	r7, fp
 8007504:	d16e      	bne.n	80075e4 <_strtod_l+0x97c>
 8007506:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007508:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800750c:	b342      	cbz	r2, 8007560 <_strtod_l+0x8f8>
 800750e:	4a32      	ldr	r2, [pc, #200]	; (80075d8 <_strtod_l+0x970>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d128      	bne.n	8007566 <_strtod_l+0x8fe>
 8007514:	9b04      	ldr	r3, [sp, #16]
 8007516:	4650      	mov	r0, sl
 8007518:	b1eb      	cbz	r3, 8007556 <_strtod_l+0x8ee>
 800751a:	4a2d      	ldr	r2, [pc, #180]	; (80075d0 <_strtod_l+0x968>)
 800751c:	403a      	ands	r2, r7
 800751e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007522:	f04f 31ff 	mov.w	r1, #4294967295
 8007526:	d819      	bhi.n	800755c <_strtod_l+0x8f4>
 8007528:	0d12      	lsrs	r2, r2, #20
 800752a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800752e:	fa01 f303 	lsl.w	r3, r1, r3
 8007532:	4298      	cmp	r0, r3
 8007534:	d117      	bne.n	8007566 <_strtod_l+0x8fe>
 8007536:	4b29      	ldr	r3, [pc, #164]	; (80075dc <_strtod_l+0x974>)
 8007538:	429f      	cmp	r7, r3
 800753a:	d102      	bne.n	8007542 <_strtod_l+0x8da>
 800753c:	3001      	adds	r0, #1
 800753e:	f43f addf 	beq.w	8007100 <_strtod_l+0x498>
 8007542:	4b23      	ldr	r3, [pc, #140]	; (80075d0 <_strtod_l+0x968>)
 8007544:	403b      	ands	r3, r7
 8007546:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800754a:	f04f 0a00 	mov.w	sl, #0
 800754e:	9b04      	ldr	r3, [sp, #16]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d1a0      	bne.n	8007496 <_strtod_l+0x82e>
 8007554:	e5de      	b.n	8007114 <_strtod_l+0x4ac>
 8007556:	f04f 33ff 	mov.w	r3, #4294967295
 800755a:	e7ea      	b.n	8007532 <_strtod_l+0x8ca>
 800755c:	460b      	mov	r3, r1
 800755e:	e7e8      	b.n	8007532 <_strtod_l+0x8ca>
 8007560:	ea53 030a 	orrs.w	r3, r3, sl
 8007564:	d088      	beq.n	8007478 <_strtod_l+0x810>
 8007566:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007568:	b1db      	cbz	r3, 80075a2 <_strtod_l+0x93a>
 800756a:	423b      	tst	r3, r7
 800756c:	d0ef      	beq.n	800754e <_strtod_l+0x8e6>
 800756e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007570:	9a04      	ldr	r2, [sp, #16]
 8007572:	4650      	mov	r0, sl
 8007574:	4659      	mov	r1, fp
 8007576:	b1c3      	cbz	r3, 80075aa <_strtod_l+0x942>
 8007578:	f7ff fb5a 	bl	8006c30 <sulp>
 800757c:	4602      	mov	r2, r0
 800757e:	460b      	mov	r3, r1
 8007580:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007584:	f7f8 fea2 	bl	80002cc <__adddf3>
 8007588:	4682      	mov	sl, r0
 800758a:	468b      	mov	fp, r1
 800758c:	e7df      	b.n	800754e <_strtod_l+0x8e6>
 800758e:	4013      	ands	r3, r2
 8007590:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007594:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007598:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800759c:	f04f 3aff 	mov.w	sl, #4294967295
 80075a0:	e7d5      	b.n	800754e <_strtod_l+0x8e6>
 80075a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80075a4:	ea13 0f0a 	tst.w	r3, sl
 80075a8:	e7e0      	b.n	800756c <_strtod_l+0x904>
 80075aa:	f7ff fb41 	bl	8006c30 <sulp>
 80075ae:	4602      	mov	r2, r0
 80075b0:	460b      	mov	r3, r1
 80075b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80075b6:	f7f8 fe87 	bl	80002c8 <__aeabi_dsub>
 80075ba:	2200      	movs	r2, #0
 80075bc:	2300      	movs	r3, #0
 80075be:	4682      	mov	sl, r0
 80075c0:	468b      	mov	fp, r1
 80075c2:	f7f9 faa1 	bl	8000b08 <__aeabi_dcmpeq>
 80075c6:	2800      	cmp	r0, #0
 80075c8:	d0c1      	beq.n	800754e <_strtod_l+0x8e6>
 80075ca:	e60e      	b.n	80071ea <_strtod_l+0x582>
 80075cc:	fffffc02 	.word	0xfffffc02
 80075d0:	7ff00000 	.word	0x7ff00000
 80075d4:	39500000 	.word	0x39500000
 80075d8:	000fffff 	.word	0x000fffff
 80075dc:	7fefffff 	.word	0x7fefffff
 80075e0:	0800a470 	.word	0x0800a470
 80075e4:	4631      	mov	r1, r6
 80075e6:	4628      	mov	r0, r5
 80075e8:	f002 fa8c 	bl	8009b04 <__ratio>
 80075ec:	ec59 8b10 	vmov	r8, r9, d0
 80075f0:	ee10 0a10 	vmov	r0, s0
 80075f4:	2200      	movs	r2, #0
 80075f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80075fa:	4649      	mov	r1, r9
 80075fc:	f7f9 fa98 	bl	8000b30 <__aeabi_dcmple>
 8007600:	2800      	cmp	r0, #0
 8007602:	d07c      	beq.n	80076fe <_strtod_l+0xa96>
 8007604:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007606:	2b00      	cmp	r3, #0
 8007608:	d04c      	beq.n	80076a4 <_strtod_l+0xa3c>
 800760a:	4b95      	ldr	r3, [pc, #596]	; (8007860 <_strtod_l+0xbf8>)
 800760c:	2200      	movs	r2, #0
 800760e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007612:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007860 <_strtod_l+0xbf8>
 8007616:	f04f 0800 	mov.w	r8, #0
 800761a:	4b92      	ldr	r3, [pc, #584]	; (8007864 <_strtod_l+0xbfc>)
 800761c:	403b      	ands	r3, r7
 800761e:	9311      	str	r3, [sp, #68]	; 0x44
 8007620:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007622:	4b91      	ldr	r3, [pc, #580]	; (8007868 <_strtod_l+0xc00>)
 8007624:	429a      	cmp	r2, r3
 8007626:	f040 80b2 	bne.w	800778e <_strtod_l+0xb26>
 800762a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800762e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007632:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8007636:	ec4b ab10 	vmov	d0, sl, fp
 800763a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800763e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007642:	f002 f987 	bl	8009954 <__ulp>
 8007646:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800764a:	ec53 2b10 	vmov	r2, r3, d0
 800764e:	f7f8 fff3 	bl	8000638 <__aeabi_dmul>
 8007652:	4652      	mov	r2, sl
 8007654:	465b      	mov	r3, fp
 8007656:	f7f8 fe39 	bl	80002cc <__adddf3>
 800765a:	460b      	mov	r3, r1
 800765c:	4981      	ldr	r1, [pc, #516]	; (8007864 <_strtod_l+0xbfc>)
 800765e:	4a83      	ldr	r2, [pc, #524]	; (800786c <_strtod_l+0xc04>)
 8007660:	4019      	ands	r1, r3
 8007662:	4291      	cmp	r1, r2
 8007664:	4682      	mov	sl, r0
 8007666:	d95e      	bls.n	8007726 <_strtod_l+0xabe>
 8007668:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800766a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800766e:	4293      	cmp	r3, r2
 8007670:	d103      	bne.n	800767a <_strtod_l+0xa12>
 8007672:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007674:	3301      	adds	r3, #1
 8007676:	f43f ad43 	beq.w	8007100 <_strtod_l+0x498>
 800767a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8007878 <_strtod_l+0xc10>
 800767e:	f04f 3aff 	mov.w	sl, #4294967295
 8007682:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007684:	4620      	mov	r0, r4
 8007686:	f001 fe39 	bl	80092fc <_Bfree>
 800768a:	9907      	ldr	r1, [sp, #28]
 800768c:	4620      	mov	r0, r4
 800768e:	f001 fe35 	bl	80092fc <_Bfree>
 8007692:	4631      	mov	r1, r6
 8007694:	4620      	mov	r0, r4
 8007696:	f001 fe31 	bl	80092fc <_Bfree>
 800769a:	4629      	mov	r1, r5
 800769c:	4620      	mov	r0, r4
 800769e:	f001 fe2d 	bl	80092fc <_Bfree>
 80076a2:	e613      	b.n	80072cc <_strtod_l+0x664>
 80076a4:	f1ba 0f00 	cmp.w	sl, #0
 80076a8:	d11b      	bne.n	80076e2 <_strtod_l+0xa7a>
 80076aa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80076ae:	b9f3      	cbnz	r3, 80076ee <_strtod_l+0xa86>
 80076b0:	4b6b      	ldr	r3, [pc, #428]	; (8007860 <_strtod_l+0xbf8>)
 80076b2:	2200      	movs	r2, #0
 80076b4:	4640      	mov	r0, r8
 80076b6:	4649      	mov	r1, r9
 80076b8:	f7f9 fa30 	bl	8000b1c <__aeabi_dcmplt>
 80076bc:	b9d0      	cbnz	r0, 80076f4 <_strtod_l+0xa8c>
 80076be:	4640      	mov	r0, r8
 80076c0:	4649      	mov	r1, r9
 80076c2:	4b6b      	ldr	r3, [pc, #428]	; (8007870 <_strtod_l+0xc08>)
 80076c4:	2200      	movs	r2, #0
 80076c6:	f7f8 ffb7 	bl	8000638 <__aeabi_dmul>
 80076ca:	4680      	mov	r8, r0
 80076cc:	4689      	mov	r9, r1
 80076ce:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80076d2:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 80076d6:	931b      	str	r3, [sp, #108]	; 0x6c
 80076d8:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80076dc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80076e0:	e79b      	b.n	800761a <_strtod_l+0x9b2>
 80076e2:	f1ba 0f01 	cmp.w	sl, #1
 80076e6:	d102      	bne.n	80076ee <_strtod_l+0xa86>
 80076e8:	2f00      	cmp	r7, #0
 80076ea:	f43f ad7e 	beq.w	80071ea <_strtod_l+0x582>
 80076ee:	4b61      	ldr	r3, [pc, #388]	; (8007874 <_strtod_l+0xc0c>)
 80076f0:	2200      	movs	r2, #0
 80076f2:	e78c      	b.n	800760e <_strtod_l+0x9a6>
 80076f4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007870 <_strtod_l+0xc08>
 80076f8:	f04f 0800 	mov.w	r8, #0
 80076fc:	e7e7      	b.n	80076ce <_strtod_l+0xa66>
 80076fe:	4b5c      	ldr	r3, [pc, #368]	; (8007870 <_strtod_l+0xc08>)
 8007700:	4640      	mov	r0, r8
 8007702:	4649      	mov	r1, r9
 8007704:	2200      	movs	r2, #0
 8007706:	f7f8 ff97 	bl	8000638 <__aeabi_dmul>
 800770a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800770c:	4680      	mov	r8, r0
 800770e:	4689      	mov	r9, r1
 8007710:	b933      	cbnz	r3, 8007720 <_strtod_l+0xab8>
 8007712:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007716:	9012      	str	r0, [sp, #72]	; 0x48
 8007718:	9313      	str	r3, [sp, #76]	; 0x4c
 800771a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800771e:	e7dd      	b.n	80076dc <_strtod_l+0xa74>
 8007720:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8007724:	e7f9      	b.n	800771a <_strtod_l+0xab2>
 8007726:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800772a:	9b04      	ldr	r3, [sp, #16]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1a8      	bne.n	8007682 <_strtod_l+0xa1a>
 8007730:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007734:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007736:	0d1b      	lsrs	r3, r3, #20
 8007738:	051b      	lsls	r3, r3, #20
 800773a:	429a      	cmp	r2, r3
 800773c:	d1a1      	bne.n	8007682 <_strtod_l+0xa1a>
 800773e:	4640      	mov	r0, r8
 8007740:	4649      	mov	r1, r9
 8007742:	f7f9 fad9 	bl	8000cf8 <__aeabi_d2lz>
 8007746:	f7f8 ff49 	bl	80005dc <__aeabi_l2d>
 800774a:	4602      	mov	r2, r0
 800774c:	460b      	mov	r3, r1
 800774e:	4640      	mov	r0, r8
 8007750:	4649      	mov	r1, r9
 8007752:	f7f8 fdb9 	bl	80002c8 <__aeabi_dsub>
 8007756:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007758:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800775c:	ea43 030a 	orr.w	r3, r3, sl
 8007760:	4313      	orrs	r3, r2
 8007762:	4680      	mov	r8, r0
 8007764:	4689      	mov	r9, r1
 8007766:	d053      	beq.n	8007810 <_strtod_l+0xba8>
 8007768:	a335      	add	r3, pc, #212	; (adr r3, 8007840 <_strtod_l+0xbd8>)
 800776a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800776e:	f7f9 f9d5 	bl	8000b1c <__aeabi_dcmplt>
 8007772:	2800      	cmp	r0, #0
 8007774:	f47f acce 	bne.w	8007114 <_strtod_l+0x4ac>
 8007778:	a333      	add	r3, pc, #204	; (adr r3, 8007848 <_strtod_l+0xbe0>)
 800777a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800777e:	4640      	mov	r0, r8
 8007780:	4649      	mov	r1, r9
 8007782:	f7f9 f9e9 	bl	8000b58 <__aeabi_dcmpgt>
 8007786:	2800      	cmp	r0, #0
 8007788:	f43f af7b 	beq.w	8007682 <_strtod_l+0xa1a>
 800778c:	e4c2      	b.n	8007114 <_strtod_l+0x4ac>
 800778e:	9b04      	ldr	r3, [sp, #16]
 8007790:	b333      	cbz	r3, 80077e0 <_strtod_l+0xb78>
 8007792:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007794:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007798:	d822      	bhi.n	80077e0 <_strtod_l+0xb78>
 800779a:	a32d      	add	r3, pc, #180	; (adr r3, 8007850 <_strtod_l+0xbe8>)
 800779c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a0:	4640      	mov	r0, r8
 80077a2:	4649      	mov	r1, r9
 80077a4:	f7f9 f9c4 	bl	8000b30 <__aeabi_dcmple>
 80077a8:	b1a0      	cbz	r0, 80077d4 <_strtod_l+0xb6c>
 80077aa:	4649      	mov	r1, r9
 80077ac:	4640      	mov	r0, r8
 80077ae:	f7f9 fa1b 	bl	8000be8 <__aeabi_d2uiz>
 80077b2:	2801      	cmp	r0, #1
 80077b4:	bf38      	it	cc
 80077b6:	2001      	movcc	r0, #1
 80077b8:	f7f8 fec4 	bl	8000544 <__aeabi_ui2d>
 80077bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80077be:	4680      	mov	r8, r0
 80077c0:	4689      	mov	r9, r1
 80077c2:	bb13      	cbnz	r3, 800780a <_strtod_l+0xba2>
 80077c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80077c8:	9014      	str	r0, [sp, #80]	; 0x50
 80077ca:	9315      	str	r3, [sp, #84]	; 0x54
 80077cc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80077d0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80077d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80077d6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80077d8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80077dc:	1a9b      	subs	r3, r3, r2
 80077de:	930d      	str	r3, [sp, #52]	; 0x34
 80077e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80077e4:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80077e8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80077ec:	f002 f8b2 	bl	8009954 <__ulp>
 80077f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80077f4:	ec53 2b10 	vmov	r2, r3, d0
 80077f8:	f7f8 ff1e 	bl	8000638 <__aeabi_dmul>
 80077fc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007800:	f7f8 fd64 	bl	80002cc <__adddf3>
 8007804:	4682      	mov	sl, r0
 8007806:	468b      	mov	fp, r1
 8007808:	e78f      	b.n	800772a <_strtod_l+0xac2>
 800780a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800780e:	e7dd      	b.n	80077cc <_strtod_l+0xb64>
 8007810:	a311      	add	r3, pc, #68	; (adr r3, 8007858 <_strtod_l+0xbf0>)
 8007812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007816:	f7f9 f981 	bl	8000b1c <__aeabi_dcmplt>
 800781a:	e7b4      	b.n	8007786 <_strtod_l+0xb1e>
 800781c:	2300      	movs	r3, #0
 800781e:	930e      	str	r3, [sp, #56]	; 0x38
 8007820:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007822:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007824:	6013      	str	r3, [r2, #0]
 8007826:	f7ff ba65 	b.w	8006cf4 <_strtod_l+0x8c>
 800782a:	2b65      	cmp	r3, #101	; 0x65
 800782c:	f43f ab5d 	beq.w	8006eea <_strtod_l+0x282>
 8007830:	2b45      	cmp	r3, #69	; 0x45
 8007832:	f43f ab5a 	beq.w	8006eea <_strtod_l+0x282>
 8007836:	2201      	movs	r2, #1
 8007838:	f7ff bb92 	b.w	8006f60 <_strtod_l+0x2f8>
 800783c:	f3af 8000 	nop.w
 8007840:	94a03595 	.word	0x94a03595
 8007844:	3fdfffff 	.word	0x3fdfffff
 8007848:	35afe535 	.word	0x35afe535
 800784c:	3fe00000 	.word	0x3fe00000
 8007850:	ffc00000 	.word	0xffc00000
 8007854:	41dfffff 	.word	0x41dfffff
 8007858:	94a03595 	.word	0x94a03595
 800785c:	3fcfffff 	.word	0x3fcfffff
 8007860:	3ff00000 	.word	0x3ff00000
 8007864:	7ff00000 	.word	0x7ff00000
 8007868:	7fe00000 	.word	0x7fe00000
 800786c:	7c9fffff 	.word	0x7c9fffff
 8007870:	3fe00000 	.word	0x3fe00000
 8007874:	bff00000 	.word	0xbff00000
 8007878:	7fefffff 	.word	0x7fefffff

0800787c <strtod>:
 800787c:	460a      	mov	r2, r1
 800787e:	4601      	mov	r1, r0
 8007880:	4802      	ldr	r0, [pc, #8]	; (800788c <strtod+0x10>)
 8007882:	4b03      	ldr	r3, [pc, #12]	; (8007890 <strtod+0x14>)
 8007884:	6800      	ldr	r0, [r0, #0]
 8007886:	f7ff b9ef 	b.w	8006c68 <_strtod_l>
 800788a:	bf00      	nop
 800788c:	20000028 	.word	0x20000028
 8007890:	20000090 	.word	0x20000090

08007894 <__swbuf_r>:
 8007894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007896:	460e      	mov	r6, r1
 8007898:	4614      	mov	r4, r2
 800789a:	4605      	mov	r5, r0
 800789c:	b118      	cbz	r0, 80078a6 <__swbuf_r+0x12>
 800789e:	6983      	ldr	r3, [r0, #24]
 80078a0:	b90b      	cbnz	r3, 80078a6 <__swbuf_r+0x12>
 80078a2:	f001 f84b 	bl	800893c <__sinit>
 80078a6:	4b21      	ldr	r3, [pc, #132]	; (800792c <__swbuf_r+0x98>)
 80078a8:	429c      	cmp	r4, r3
 80078aa:	d12b      	bne.n	8007904 <__swbuf_r+0x70>
 80078ac:	686c      	ldr	r4, [r5, #4]
 80078ae:	69a3      	ldr	r3, [r4, #24]
 80078b0:	60a3      	str	r3, [r4, #8]
 80078b2:	89a3      	ldrh	r3, [r4, #12]
 80078b4:	071a      	lsls	r2, r3, #28
 80078b6:	d52f      	bpl.n	8007918 <__swbuf_r+0x84>
 80078b8:	6923      	ldr	r3, [r4, #16]
 80078ba:	b36b      	cbz	r3, 8007918 <__swbuf_r+0x84>
 80078bc:	6923      	ldr	r3, [r4, #16]
 80078be:	6820      	ldr	r0, [r4, #0]
 80078c0:	1ac0      	subs	r0, r0, r3
 80078c2:	6963      	ldr	r3, [r4, #20]
 80078c4:	b2f6      	uxtb	r6, r6
 80078c6:	4283      	cmp	r3, r0
 80078c8:	4637      	mov	r7, r6
 80078ca:	dc04      	bgt.n	80078d6 <__swbuf_r+0x42>
 80078cc:	4621      	mov	r1, r4
 80078ce:	4628      	mov	r0, r5
 80078d0:	f000 ffa0 	bl	8008814 <_fflush_r>
 80078d4:	bb30      	cbnz	r0, 8007924 <__swbuf_r+0x90>
 80078d6:	68a3      	ldr	r3, [r4, #8]
 80078d8:	3b01      	subs	r3, #1
 80078da:	60a3      	str	r3, [r4, #8]
 80078dc:	6823      	ldr	r3, [r4, #0]
 80078de:	1c5a      	adds	r2, r3, #1
 80078e0:	6022      	str	r2, [r4, #0]
 80078e2:	701e      	strb	r6, [r3, #0]
 80078e4:	6963      	ldr	r3, [r4, #20]
 80078e6:	3001      	adds	r0, #1
 80078e8:	4283      	cmp	r3, r0
 80078ea:	d004      	beq.n	80078f6 <__swbuf_r+0x62>
 80078ec:	89a3      	ldrh	r3, [r4, #12]
 80078ee:	07db      	lsls	r3, r3, #31
 80078f0:	d506      	bpl.n	8007900 <__swbuf_r+0x6c>
 80078f2:	2e0a      	cmp	r6, #10
 80078f4:	d104      	bne.n	8007900 <__swbuf_r+0x6c>
 80078f6:	4621      	mov	r1, r4
 80078f8:	4628      	mov	r0, r5
 80078fa:	f000 ff8b 	bl	8008814 <_fflush_r>
 80078fe:	b988      	cbnz	r0, 8007924 <__swbuf_r+0x90>
 8007900:	4638      	mov	r0, r7
 8007902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007904:	4b0a      	ldr	r3, [pc, #40]	; (8007930 <__swbuf_r+0x9c>)
 8007906:	429c      	cmp	r4, r3
 8007908:	d101      	bne.n	800790e <__swbuf_r+0x7a>
 800790a:	68ac      	ldr	r4, [r5, #8]
 800790c:	e7cf      	b.n	80078ae <__swbuf_r+0x1a>
 800790e:	4b09      	ldr	r3, [pc, #36]	; (8007934 <__swbuf_r+0xa0>)
 8007910:	429c      	cmp	r4, r3
 8007912:	bf08      	it	eq
 8007914:	68ec      	ldreq	r4, [r5, #12]
 8007916:	e7ca      	b.n	80078ae <__swbuf_r+0x1a>
 8007918:	4621      	mov	r1, r4
 800791a:	4628      	mov	r0, r5
 800791c:	f000 f80c 	bl	8007938 <__swsetup_r>
 8007920:	2800      	cmp	r0, #0
 8007922:	d0cb      	beq.n	80078bc <__swbuf_r+0x28>
 8007924:	f04f 37ff 	mov.w	r7, #4294967295
 8007928:	e7ea      	b.n	8007900 <__swbuf_r+0x6c>
 800792a:	bf00      	nop
 800792c:	0800a54c 	.word	0x0800a54c
 8007930:	0800a56c 	.word	0x0800a56c
 8007934:	0800a52c 	.word	0x0800a52c

08007938 <__swsetup_r>:
 8007938:	4b32      	ldr	r3, [pc, #200]	; (8007a04 <__swsetup_r+0xcc>)
 800793a:	b570      	push	{r4, r5, r6, lr}
 800793c:	681d      	ldr	r5, [r3, #0]
 800793e:	4606      	mov	r6, r0
 8007940:	460c      	mov	r4, r1
 8007942:	b125      	cbz	r5, 800794e <__swsetup_r+0x16>
 8007944:	69ab      	ldr	r3, [r5, #24]
 8007946:	b913      	cbnz	r3, 800794e <__swsetup_r+0x16>
 8007948:	4628      	mov	r0, r5
 800794a:	f000 fff7 	bl	800893c <__sinit>
 800794e:	4b2e      	ldr	r3, [pc, #184]	; (8007a08 <__swsetup_r+0xd0>)
 8007950:	429c      	cmp	r4, r3
 8007952:	d10f      	bne.n	8007974 <__swsetup_r+0x3c>
 8007954:	686c      	ldr	r4, [r5, #4]
 8007956:	89a3      	ldrh	r3, [r4, #12]
 8007958:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800795c:	0719      	lsls	r1, r3, #28
 800795e:	d42c      	bmi.n	80079ba <__swsetup_r+0x82>
 8007960:	06dd      	lsls	r5, r3, #27
 8007962:	d411      	bmi.n	8007988 <__swsetup_r+0x50>
 8007964:	2309      	movs	r3, #9
 8007966:	6033      	str	r3, [r6, #0]
 8007968:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800796c:	81a3      	strh	r3, [r4, #12]
 800796e:	f04f 30ff 	mov.w	r0, #4294967295
 8007972:	e03e      	b.n	80079f2 <__swsetup_r+0xba>
 8007974:	4b25      	ldr	r3, [pc, #148]	; (8007a0c <__swsetup_r+0xd4>)
 8007976:	429c      	cmp	r4, r3
 8007978:	d101      	bne.n	800797e <__swsetup_r+0x46>
 800797a:	68ac      	ldr	r4, [r5, #8]
 800797c:	e7eb      	b.n	8007956 <__swsetup_r+0x1e>
 800797e:	4b24      	ldr	r3, [pc, #144]	; (8007a10 <__swsetup_r+0xd8>)
 8007980:	429c      	cmp	r4, r3
 8007982:	bf08      	it	eq
 8007984:	68ec      	ldreq	r4, [r5, #12]
 8007986:	e7e6      	b.n	8007956 <__swsetup_r+0x1e>
 8007988:	0758      	lsls	r0, r3, #29
 800798a:	d512      	bpl.n	80079b2 <__swsetup_r+0x7a>
 800798c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800798e:	b141      	cbz	r1, 80079a2 <__swsetup_r+0x6a>
 8007990:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007994:	4299      	cmp	r1, r3
 8007996:	d002      	beq.n	800799e <__swsetup_r+0x66>
 8007998:	4630      	mov	r0, r6
 800799a:	f002 f939 	bl	8009c10 <_free_r>
 800799e:	2300      	movs	r3, #0
 80079a0:	6363      	str	r3, [r4, #52]	; 0x34
 80079a2:	89a3      	ldrh	r3, [r4, #12]
 80079a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80079a8:	81a3      	strh	r3, [r4, #12]
 80079aa:	2300      	movs	r3, #0
 80079ac:	6063      	str	r3, [r4, #4]
 80079ae:	6923      	ldr	r3, [r4, #16]
 80079b0:	6023      	str	r3, [r4, #0]
 80079b2:	89a3      	ldrh	r3, [r4, #12]
 80079b4:	f043 0308 	orr.w	r3, r3, #8
 80079b8:	81a3      	strh	r3, [r4, #12]
 80079ba:	6923      	ldr	r3, [r4, #16]
 80079bc:	b94b      	cbnz	r3, 80079d2 <__swsetup_r+0x9a>
 80079be:	89a3      	ldrh	r3, [r4, #12]
 80079c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80079c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079c8:	d003      	beq.n	80079d2 <__swsetup_r+0x9a>
 80079ca:	4621      	mov	r1, r4
 80079cc:	4630      	mov	r0, r6
 80079ce:	f001 fbed 	bl	80091ac <__smakebuf_r>
 80079d2:	89a0      	ldrh	r0, [r4, #12]
 80079d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80079d8:	f010 0301 	ands.w	r3, r0, #1
 80079dc:	d00a      	beq.n	80079f4 <__swsetup_r+0xbc>
 80079de:	2300      	movs	r3, #0
 80079e0:	60a3      	str	r3, [r4, #8]
 80079e2:	6963      	ldr	r3, [r4, #20]
 80079e4:	425b      	negs	r3, r3
 80079e6:	61a3      	str	r3, [r4, #24]
 80079e8:	6923      	ldr	r3, [r4, #16]
 80079ea:	b943      	cbnz	r3, 80079fe <__swsetup_r+0xc6>
 80079ec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80079f0:	d1ba      	bne.n	8007968 <__swsetup_r+0x30>
 80079f2:	bd70      	pop	{r4, r5, r6, pc}
 80079f4:	0781      	lsls	r1, r0, #30
 80079f6:	bf58      	it	pl
 80079f8:	6963      	ldrpl	r3, [r4, #20]
 80079fa:	60a3      	str	r3, [r4, #8]
 80079fc:	e7f4      	b.n	80079e8 <__swsetup_r+0xb0>
 80079fe:	2000      	movs	r0, #0
 8007a00:	e7f7      	b.n	80079f2 <__swsetup_r+0xba>
 8007a02:	bf00      	nop
 8007a04:	20000028 	.word	0x20000028
 8007a08:	0800a54c 	.word	0x0800a54c
 8007a0c:	0800a56c 	.word	0x0800a56c
 8007a10:	0800a52c 	.word	0x0800a52c

08007a14 <quorem>:
 8007a14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a18:	6903      	ldr	r3, [r0, #16]
 8007a1a:	690c      	ldr	r4, [r1, #16]
 8007a1c:	42a3      	cmp	r3, r4
 8007a1e:	4607      	mov	r7, r0
 8007a20:	f2c0 8081 	blt.w	8007b26 <quorem+0x112>
 8007a24:	3c01      	subs	r4, #1
 8007a26:	f101 0814 	add.w	r8, r1, #20
 8007a2a:	f100 0514 	add.w	r5, r0, #20
 8007a2e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a32:	9301      	str	r3, [sp, #4]
 8007a34:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007a38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a3c:	3301      	adds	r3, #1
 8007a3e:	429a      	cmp	r2, r3
 8007a40:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007a44:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007a48:	fbb2 f6f3 	udiv	r6, r2, r3
 8007a4c:	d331      	bcc.n	8007ab2 <quorem+0x9e>
 8007a4e:	f04f 0e00 	mov.w	lr, #0
 8007a52:	4640      	mov	r0, r8
 8007a54:	46ac      	mov	ip, r5
 8007a56:	46f2      	mov	sl, lr
 8007a58:	f850 2b04 	ldr.w	r2, [r0], #4
 8007a5c:	b293      	uxth	r3, r2
 8007a5e:	fb06 e303 	mla	r3, r6, r3, lr
 8007a62:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007a66:	b29b      	uxth	r3, r3
 8007a68:	ebaa 0303 	sub.w	r3, sl, r3
 8007a6c:	0c12      	lsrs	r2, r2, #16
 8007a6e:	f8dc a000 	ldr.w	sl, [ip]
 8007a72:	fb06 e202 	mla	r2, r6, r2, lr
 8007a76:	fa13 f38a 	uxtah	r3, r3, sl
 8007a7a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007a7e:	fa1f fa82 	uxth.w	sl, r2
 8007a82:	f8dc 2000 	ldr.w	r2, [ip]
 8007a86:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007a8a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a94:	4581      	cmp	r9, r0
 8007a96:	f84c 3b04 	str.w	r3, [ip], #4
 8007a9a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007a9e:	d2db      	bcs.n	8007a58 <quorem+0x44>
 8007aa0:	f855 300b 	ldr.w	r3, [r5, fp]
 8007aa4:	b92b      	cbnz	r3, 8007ab2 <quorem+0x9e>
 8007aa6:	9b01      	ldr	r3, [sp, #4]
 8007aa8:	3b04      	subs	r3, #4
 8007aaa:	429d      	cmp	r5, r3
 8007aac:	461a      	mov	r2, r3
 8007aae:	d32e      	bcc.n	8007b0e <quorem+0xfa>
 8007ab0:	613c      	str	r4, [r7, #16]
 8007ab2:	4638      	mov	r0, r7
 8007ab4:	f001 feaa 	bl	800980c <__mcmp>
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	db24      	blt.n	8007b06 <quorem+0xf2>
 8007abc:	3601      	adds	r6, #1
 8007abe:	4628      	mov	r0, r5
 8007ac0:	f04f 0c00 	mov.w	ip, #0
 8007ac4:	f858 2b04 	ldr.w	r2, [r8], #4
 8007ac8:	f8d0 e000 	ldr.w	lr, [r0]
 8007acc:	b293      	uxth	r3, r2
 8007ace:	ebac 0303 	sub.w	r3, ip, r3
 8007ad2:	0c12      	lsrs	r2, r2, #16
 8007ad4:	fa13 f38e 	uxtah	r3, r3, lr
 8007ad8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007adc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ae6:	45c1      	cmp	r9, r8
 8007ae8:	f840 3b04 	str.w	r3, [r0], #4
 8007aec:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007af0:	d2e8      	bcs.n	8007ac4 <quorem+0xb0>
 8007af2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007af6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007afa:	b922      	cbnz	r2, 8007b06 <quorem+0xf2>
 8007afc:	3b04      	subs	r3, #4
 8007afe:	429d      	cmp	r5, r3
 8007b00:	461a      	mov	r2, r3
 8007b02:	d30a      	bcc.n	8007b1a <quorem+0x106>
 8007b04:	613c      	str	r4, [r7, #16]
 8007b06:	4630      	mov	r0, r6
 8007b08:	b003      	add	sp, #12
 8007b0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b0e:	6812      	ldr	r2, [r2, #0]
 8007b10:	3b04      	subs	r3, #4
 8007b12:	2a00      	cmp	r2, #0
 8007b14:	d1cc      	bne.n	8007ab0 <quorem+0x9c>
 8007b16:	3c01      	subs	r4, #1
 8007b18:	e7c7      	b.n	8007aaa <quorem+0x96>
 8007b1a:	6812      	ldr	r2, [r2, #0]
 8007b1c:	3b04      	subs	r3, #4
 8007b1e:	2a00      	cmp	r2, #0
 8007b20:	d1f0      	bne.n	8007b04 <quorem+0xf0>
 8007b22:	3c01      	subs	r4, #1
 8007b24:	e7eb      	b.n	8007afe <quorem+0xea>
 8007b26:	2000      	movs	r0, #0
 8007b28:	e7ee      	b.n	8007b08 <quorem+0xf4>
 8007b2a:	0000      	movs	r0, r0
 8007b2c:	0000      	movs	r0, r0
	...

08007b30 <_dtoa_r>:
 8007b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b34:	ed2d 8b02 	vpush	{d8}
 8007b38:	ec57 6b10 	vmov	r6, r7, d0
 8007b3c:	b095      	sub	sp, #84	; 0x54
 8007b3e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007b40:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007b44:	9105      	str	r1, [sp, #20]
 8007b46:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007b4a:	4604      	mov	r4, r0
 8007b4c:	9209      	str	r2, [sp, #36]	; 0x24
 8007b4e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b50:	b975      	cbnz	r5, 8007b70 <_dtoa_r+0x40>
 8007b52:	2010      	movs	r0, #16
 8007b54:	f001 fb6a 	bl	800922c <malloc>
 8007b58:	4602      	mov	r2, r0
 8007b5a:	6260      	str	r0, [r4, #36]	; 0x24
 8007b5c:	b920      	cbnz	r0, 8007b68 <_dtoa_r+0x38>
 8007b5e:	4bb2      	ldr	r3, [pc, #712]	; (8007e28 <_dtoa_r+0x2f8>)
 8007b60:	21ea      	movs	r1, #234	; 0xea
 8007b62:	48b2      	ldr	r0, [pc, #712]	; (8007e2c <_dtoa_r+0x2fc>)
 8007b64:	f002 fae4 	bl	800a130 <__assert_func>
 8007b68:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007b6c:	6005      	str	r5, [r0, #0]
 8007b6e:	60c5      	str	r5, [r0, #12]
 8007b70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b72:	6819      	ldr	r1, [r3, #0]
 8007b74:	b151      	cbz	r1, 8007b8c <_dtoa_r+0x5c>
 8007b76:	685a      	ldr	r2, [r3, #4]
 8007b78:	604a      	str	r2, [r1, #4]
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	4093      	lsls	r3, r2
 8007b7e:	608b      	str	r3, [r1, #8]
 8007b80:	4620      	mov	r0, r4
 8007b82:	f001 fbbb 	bl	80092fc <_Bfree>
 8007b86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b88:	2200      	movs	r2, #0
 8007b8a:	601a      	str	r2, [r3, #0]
 8007b8c:	1e3b      	subs	r3, r7, #0
 8007b8e:	bfb9      	ittee	lt
 8007b90:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007b94:	9303      	strlt	r3, [sp, #12]
 8007b96:	2300      	movge	r3, #0
 8007b98:	f8c8 3000 	strge.w	r3, [r8]
 8007b9c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007ba0:	4ba3      	ldr	r3, [pc, #652]	; (8007e30 <_dtoa_r+0x300>)
 8007ba2:	bfbc      	itt	lt
 8007ba4:	2201      	movlt	r2, #1
 8007ba6:	f8c8 2000 	strlt.w	r2, [r8]
 8007baa:	ea33 0309 	bics.w	r3, r3, r9
 8007bae:	d11b      	bne.n	8007be8 <_dtoa_r+0xb8>
 8007bb0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007bb2:	f242 730f 	movw	r3, #9999	; 0x270f
 8007bb6:	6013      	str	r3, [r2, #0]
 8007bb8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007bbc:	4333      	orrs	r3, r6
 8007bbe:	f000 857a 	beq.w	80086b6 <_dtoa_r+0xb86>
 8007bc2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007bc4:	b963      	cbnz	r3, 8007be0 <_dtoa_r+0xb0>
 8007bc6:	4b9b      	ldr	r3, [pc, #620]	; (8007e34 <_dtoa_r+0x304>)
 8007bc8:	e024      	b.n	8007c14 <_dtoa_r+0xe4>
 8007bca:	4b9b      	ldr	r3, [pc, #620]	; (8007e38 <_dtoa_r+0x308>)
 8007bcc:	9300      	str	r3, [sp, #0]
 8007bce:	3308      	adds	r3, #8
 8007bd0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007bd2:	6013      	str	r3, [r2, #0]
 8007bd4:	9800      	ldr	r0, [sp, #0]
 8007bd6:	b015      	add	sp, #84	; 0x54
 8007bd8:	ecbd 8b02 	vpop	{d8}
 8007bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007be0:	4b94      	ldr	r3, [pc, #592]	; (8007e34 <_dtoa_r+0x304>)
 8007be2:	9300      	str	r3, [sp, #0]
 8007be4:	3303      	adds	r3, #3
 8007be6:	e7f3      	b.n	8007bd0 <_dtoa_r+0xa0>
 8007be8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007bec:	2200      	movs	r2, #0
 8007bee:	ec51 0b17 	vmov	r0, r1, d7
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007bf8:	f7f8 ff86 	bl	8000b08 <__aeabi_dcmpeq>
 8007bfc:	4680      	mov	r8, r0
 8007bfe:	b158      	cbz	r0, 8007c18 <_dtoa_r+0xe8>
 8007c00:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c02:	2301      	movs	r3, #1
 8007c04:	6013      	str	r3, [r2, #0]
 8007c06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	f000 8551 	beq.w	80086b0 <_dtoa_r+0xb80>
 8007c0e:	488b      	ldr	r0, [pc, #556]	; (8007e3c <_dtoa_r+0x30c>)
 8007c10:	6018      	str	r0, [r3, #0]
 8007c12:	1e43      	subs	r3, r0, #1
 8007c14:	9300      	str	r3, [sp, #0]
 8007c16:	e7dd      	b.n	8007bd4 <_dtoa_r+0xa4>
 8007c18:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007c1c:	aa12      	add	r2, sp, #72	; 0x48
 8007c1e:	a913      	add	r1, sp, #76	; 0x4c
 8007c20:	4620      	mov	r0, r4
 8007c22:	f001 ff13 	bl	8009a4c <__d2b>
 8007c26:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007c2a:	4683      	mov	fp, r0
 8007c2c:	2d00      	cmp	r5, #0
 8007c2e:	d07c      	beq.n	8007d2a <_dtoa_r+0x1fa>
 8007c30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c32:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007c36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c3a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007c3e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007c42:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007c46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007c4a:	4b7d      	ldr	r3, [pc, #500]	; (8007e40 <_dtoa_r+0x310>)
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	4630      	mov	r0, r6
 8007c50:	4639      	mov	r1, r7
 8007c52:	f7f8 fb39 	bl	80002c8 <__aeabi_dsub>
 8007c56:	a36e      	add	r3, pc, #440	; (adr r3, 8007e10 <_dtoa_r+0x2e0>)
 8007c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c5c:	f7f8 fcec 	bl	8000638 <__aeabi_dmul>
 8007c60:	a36d      	add	r3, pc, #436	; (adr r3, 8007e18 <_dtoa_r+0x2e8>)
 8007c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c66:	f7f8 fb31 	bl	80002cc <__adddf3>
 8007c6a:	4606      	mov	r6, r0
 8007c6c:	4628      	mov	r0, r5
 8007c6e:	460f      	mov	r7, r1
 8007c70:	f7f8 fc78 	bl	8000564 <__aeabi_i2d>
 8007c74:	a36a      	add	r3, pc, #424	; (adr r3, 8007e20 <_dtoa_r+0x2f0>)
 8007c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c7a:	f7f8 fcdd 	bl	8000638 <__aeabi_dmul>
 8007c7e:	4602      	mov	r2, r0
 8007c80:	460b      	mov	r3, r1
 8007c82:	4630      	mov	r0, r6
 8007c84:	4639      	mov	r1, r7
 8007c86:	f7f8 fb21 	bl	80002cc <__adddf3>
 8007c8a:	4606      	mov	r6, r0
 8007c8c:	460f      	mov	r7, r1
 8007c8e:	f7f8 ff83 	bl	8000b98 <__aeabi_d2iz>
 8007c92:	2200      	movs	r2, #0
 8007c94:	4682      	mov	sl, r0
 8007c96:	2300      	movs	r3, #0
 8007c98:	4630      	mov	r0, r6
 8007c9a:	4639      	mov	r1, r7
 8007c9c:	f7f8 ff3e 	bl	8000b1c <__aeabi_dcmplt>
 8007ca0:	b148      	cbz	r0, 8007cb6 <_dtoa_r+0x186>
 8007ca2:	4650      	mov	r0, sl
 8007ca4:	f7f8 fc5e 	bl	8000564 <__aeabi_i2d>
 8007ca8:	4632      	mov	r2, r6
 8007caa:	463b      	mov	r3, r7
 8007cac:	f7f8 ff2c 	bl	8000b08 <__aeabi_dcmpeq>
 8007cb0:	b908      	cbnz	r0, 8007cb6 <_dtoa_r+0x186>
 8007cb2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007cb6:	f1ba 0f16 	cmp.w	sl, #22
 8007cba:	d854      	bhi.n	8007d66 <_dtoa_r+0x236>
 8007cbc:	4b61      	ldr	r3, [pc, #388]	; (8007e44 <_dtoa_r+0x314>)
 8007cbe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cc6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007cca:	f7f8 ff27 	bl	8000b1c <__aeabi_dcmplt>
 8007cce:	2800      	cmp	r0, #0
 8007cd0:	d04b      	beq.n	8007d6a <_dtoa_r+0x23a>
 8007cd2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	930e      	str	r3, [sp, #56]	; 0x38
 8007cda:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007cdc:	1b5d      	subs	r5, r3, r5
 8007cde:	1e6b      	subs	r3, r5, #1
 8007ce0:	9304      	str	r3, [sp, #16]
 8007ce2:	bf43      	ittte	mi
 8007ce4:	2300      	movmi	r3, #0
 8007ce6:	f1c5 0801 	rsbmi	r8, r5, #1
 8007cea:	9304      	strmi	r3, [sp, #16]
 8007cec:	f04f 0800 	movpl.w	r8, #0
 8007cf0:	f1ba 0f00 	cmp.w	sl, #0
 8007cf4:	db3b      	blt.n	8007d6e <_dtoa_r+0x23e>
 8007cf6:	9b04      	ldr	r3, [sp, #16]
 8007cf8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007cfc:	4453      	add	r3, sl
 8007cfe:	9304      	str	r3, [sp, #16]
 8007d00:	2300      	movs	r3, #0
 8007d02:	9306      	str	r3, [sp, #24]
 8007d04:	9b05      	ldr	r3, [sp, #20]
 8007d06:	2b09      	cmp	r3, #9
 8007d08:	d869      	bhi.n	8007dde <_dtoa_r+0x2ae>
 8007d0a:	2b05      	cmp	r3, #5
 8007d0c:	bfc4      	itt	gt
 8007d0e:	3b04      	subgt	r3, #4
 8007d10:	9305      	strgt	r3, [sp, #20]
 8007d12:	9b05      	ldr	r3, [sp, #20]
 8007d14:	f1a3 0302 	sub.w	r3, r3, #2
 8007d18:	bfcc      	ite	gt
 8007d1a:	2500      	movgt	r5, #0
 8007d1c:	2501      	movle	r5, #1
 8007d1e:	2b03      	cmp	r3, #3
 8007d20:	d869      	bhi.n	8007df6 <_dtoa_r+0x2c6>
 8007d22:	e8df f003 	tbb	[pc, r3]
 8007d26:	4e2c      	.short	0x4e2c
 8007d28:	5a4c      	.short	0x5a4c
 8007d2a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007d2e:	441d      	add	r5, r3
 8007d30:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007d34:	2b20      	cmp	r3, #32
 8007d36:	bfc1      	itttt	gt
 8007d38:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007d3c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007d40:	fa09 f303 	lslgt.w	r3, r9, r3
 8007d44:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007d48:	bfda      	itte	le
 8007d4a:	f1c3 0320 	rsble	r3, r3, #32
 8007d4e:	fa06 f003 	lslle.w	r0, r6, r3
 8007d52:	4318      	orrgt	r0, r3
 8007d54:	f7f8 fbf6 	bl	8000544 <__aeabi_ui2d>
 8007d58:	2301      	movs	r3, #1
 8007d5a:	4606      	mov	r6, r0
 8007d5c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007d60:	3d01      	subs	r5, #1
 8007d62:	9310      	str	r3, [sp, #64]	; 0x40
 8007d64:	e771      	b.n	8007c4a <_dtoa_r+0x11a>
 8007d66:	2301      	movs	r3, #1
 8007d68:	e7b6      	b.n	8007cd8 <_dtoa_r+0x1a8>
 8007d6a:	900e      	str	r0, [sp, #56]	; 0x38
 8007d6c:	e7b5      	b.n	8007cda <_dtoa_r+0x1aa>
 8007d6e:	f1ca 0300 	rsb	r3, sl, #0
 8007d72:	9306      	str	r3, [sp, #24]
 8007d74:	2300      	movs	r3, #0
 8007d76:	eba8 080a 	sub.w	r8, r8, sl
 8007d7a:	930d      	str	r3, [sp, #52]	; 0x34
 8007d7c:	e7c2      	b.n	8007d04 <_dtoa_r+0x1d4>
 8007d7e:	2300      	movs	r3, #0
 8007d80:	9308      	str	r3, [sp, #32]
 8007d82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	dc39      	bgt.n	8007dfc <_dtoa_r+0x2cc>
 8007d88:	f04f 0901 	mov.w	r9, #1
 8007d8c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007d90:	464b      	mov	r3, r9
 8007d92:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007d96:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007d98:	2200      	movs	r2, #0
 8007d9a:	6042      	str	r2, [r0, #4]
 8007d9c:	2204      	movs	r2, #4
 8007d9e:	f102 0614 	add.w	r6, r2, #20
 8007da2:	429e      	cmp	r6, r3
 8007da4:	6841      	ldr	r1, [r0, #4]
 8007da6:	d92f      	bls.n	8007e08 <_dtoa_r+0x2d8>
 8007da8:	4620      	mov	r0, r4
 8007daa:	f001 fa67 	bl	800927c <_Balloc>
 8007dae:	9000      	str	r0, [sp, #0]
 8007db0:	2800      	cmp	r0, #0
 8007db2:	d14b      	bne.n	8007e4c <_dtoa_r+0x31c>
 8007db4:	4b24      	ldr	r3, [pc, #144]	; (8007e48 <_dtoa_r+0x318>)
 8007db6:	4602      	mov	r2, r0
 8007db8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007dbc:	e6d1      	b.n	8007b62 <_dtoa_r+0x32>
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	e7de      	b.n	8007d80 <_dtoa_r+0x250>
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	9308      	str	r3, [sp, #32]
 8007dc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dc8:	eb0a 0903 	add.w	r9, sl, r3
 8007dcc:	f109 0301 	add.w	r3, r9, #1
 8007dd0:	2b01      	cmp	r3, #1
 8007dd2:	9301      	str	r3, [sp, #4]
 8007dd4:	bfb8      	it	lt
 8007dd6:	2301      	movlt	r3, #1
 8007dd8:	e7dd      	b.n	8007d96 <_dtoa_r+0x266>
 8007dda:	2301      	movs	r3, #1
 8007ddc:	e7f2      	b.n	8007dc4 <_dtoa_r+0x294>
 8007dde:	2501      	movs	r5, #1
 8007de0:	2300      	movs	r3, #0
 8007de2:	9305      	str	r3, [sp, #20]
 8007de4:	9508      	str	r5, [sp, #32]
 8007de6:	f04f 39ff 	mov.w	r9, #4294967295
 8007dea:	2200      	movs	r2, #0
 8007dec:	f8cd 9004 	str.w	r9, [sp, #4]
 8007df0:	2312      	movs	r3, #18
 8007df2:	9209      	str	r2, [sp, #36]	; 0x24
 8007df4:	e7cf      	b.n	8007d96 <_dtoa_r+0x266>
 8007df6:	2301      	movs	r3, #1
 8007df8:	9308      	str	r3, [sp, #32]
 8007dfa:	e7f4      	b.n	8007de6 <_dtoa_r+0x2b6>
 8007dfc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007e00:	f8cd 9004 	str.w	r9, [sp, #4]
 8007e04:	464b      	mov	r3, r9
 8007e06:	e7c6      	b.n	8007d96 <_dtoa_r+0x266>
 8007e08:	3101      	adds	r1, #1
 8007e0a:	6041      	str	r1, [r0, #4]
 8007e0c:	0052      	lsls	r2, r2, #1
 8007e0e:	e7c6      	b.n	8007d9e <_dtoa_r+0x26e>
 8007e10:	636f4361 	.word	0x636f4361
 8007e14:	3fd287a7 	.word	0x3fd287a7
 8007e18:	8b60c8b3 	.word	0x8b60c8b3
 8007e1c:	3fc68a28 	.word	0x3fc68a28
 8007e20:	509f79fb 	.word	0x509f79fb
 8007e24:	3fd34413 	.word	0x3fd34413
 8007e28:	0800a4a5 	.word	0x0800a4a5
 8007e2c:	0800a4bc 	.word	0x0800a4bc
 8007e30:	7ff00000 	.word	0x7ff00000
 8007e34:	0800a4a1 	.word	0x0800a4a1
 8007e38:	0800a498 	.word	0x0800a498
 8007e3c:	0800a425 	.word	0x0800a425
 8007e40:	3ff80000 	.word	0x3ff80000
 8007e44:	0800a698 	.word	0x0800a698
 8007e48:	0800a51b 	.word	0x0800a51b
 8007e4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e4e:	9a00      	ldr	r2, [sp, #0]
 8007e50:	601a      	str	r2, [r3, #0]
 8007e52:	9b01      	ldr	r3, [sp, #4]
 8007e54:	2b0e      	cmp	r3, #14
 8007e56:	f200 80ad 	bhi.w	8007fb4 <_dtoa_r+0x484>
 8007e5a:	2d00      	cmp	r5, #0
 8007e5c:	f000 80aa 	beq.w	8007fb4 <_dtoa_r+0x484>
 8007e60:	f1ba 0f00 	cmp.w	sl, #0
 8007e64:	dd36      	ble.n	8007ed4 <_dtoa_r+0x3a4>
 8007e66:	4ac3      	ldr	r2, [pc, #780]	; (8008174 <_dtoa_r+0x644>)
 8007e68:	f00a 030f 	and.w	r3, sl, #15
 8007e6c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007e70:	ed93 7b00 	vldr	d7, [r3]
 8007e74:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007e78:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007e7c:	eeb0 8a47 	vmov.f32	s16, s14
 8007e80:	eef0 8a67 	vmov.f32	s17, s15
 8007e84:	d016      	beq.n	8007eb4 <_dtoa_r+0x384>
 8007e86:	4bbc      	ldr	r3, [pc, #752]	; (8008178 <_dtoa_r+0x648>)
 8007e88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007e8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007e90:	f7f8 fcfc 	bl	800088c <__aeabi_ddiv>
 8007e94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e98:	f007 070f 	and.w	r7, r7, #15
 8007e9c:	2503      	movs	r5, #3
 8007e9e:	4eb6      	ldr	r6, [pc, #728]	; (8008178 <_dtoa_r+0x648>)
 8007ea0:	b957      	cbnz	r7, 8007eb8 <_dtoa_r+0x388>
 8007ea2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ea6:	ec53 2b18 	vmov	r2, r3, d8
 8007eaa:	f7f8 fcef 	bl	800088c <__aeabi_ddiv>
 8007eae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007eb2:	e029      	b.n	8007f08 <_dtoa_r+0x3d8>
 8007eb4:	2502      	movs	r5, #2
 8007eb6:	e7f2      	b.n	8007e9e <_dtoa_r+0x36e>
 8007eb8:	07f9      	lsls	r1, r7, #31
 8007eba:	d508      	bpl.n	8007ece <_dtoa_r+0x39e>
 8007ebc:	ec51 0b18 	vmov	r0, r1, d8
 8007ec0:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007ec4:	f7f8 fbb8 	bl	8000638 <__aeabi_dmul>
 8007ec8:	ec41 0b18 	vmov	d8, r0, r1
 8007ecc:	3501      	adds	r5, #1
 8007ece:	107f      	asrs	r7, r7, #1
 8007ed0:	3608      	adds	r6, #8
 8007ed2:	e7e5      	b.n	8007ea0 <_dtoa_r+0x370>
 8007ed4:	f000 80a6 	beq.w	8008024 <_dtoa_r+0x4f4>
 8007ed8:	f1ca 0600 	rsb	r6, sl, #0
 8007edc:	4ba5      	ldr	r3, [pc, #660]	; (8008174 <_dtoa_r+0x644>)
 8007ede:	4fa6      	ldr	r7, [pc, #664]	; (8008178 <_dtoa_r+0x648>)
 8007ee0:	f006 020f 	and.w	r2, r6, #15
 8007ee4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eec:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007ef0:	f7f8 fba2 	bl	8000638 <__aeabi_dmul>
 8007ef4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ef8:	1136      	asrs	r6, r6, #4
 8007efa:	2300      	movs	r3, #0
 8007efc:	2502      	movs	r5, #2
 8007efe:	2e00      	cmp	r6, #0
 8007f00:	f040 8085 	bne.w	800800e <_dtoa_r+0x4de>
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d1d2      	bne.n	8007eae <_dtoa_r+0x37e>
 8007f08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	f000 808c 	beq.w	8008028 <_dtoa_r+0x4f8>
 8007f10:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007f14:	4b99      	ldr	r3, [pc, #612]	; (800817c <_dtoa_r+0x64c>)
 8007f16:	2200      	movs	r2, #0
 8007f18:	4630      	mov	r0, r6
 8007f1a:	4639      	mov	r1, r7
 8007f1c:	f7f8 fdfe 	bl	8000b1c <__aeabi_dcmplt>
 8007f20:	2800      	cmp	r0, #0
 8007f22:	f000 8081 	beq.w	8008028 <_dtoa_r+0x4f8>
 8007f26:	9b01      	ldr	r3, [sp, #4]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d07d      	beq.n	8008028 <_dtoa_r+0x4f8>
 8007f2c:	f1b9 0f00 	cmp.w	r9, #0
 8007f30:	dd3c      	ble.n	8007fac <_dtoa_r+0x47c>
 8007f32:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007f36:	9307      	str	r3, [sp, #28]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	4b91      	ldr	r3, [pc, #580]	; (8008180 <_dtoa_r+0x650>)
 8007f3c:	4630      	mov	r0, r6
 8007f3e:	4639      	mov	r1, r7
 8007f40:	f7f8 fb7a 	bl	8000638 <__aeabi_dmul>
 8007f44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f48:	3501      	adds	r5, #1
 8007f4a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007f4e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007f52:	4628      	mov	r0, r5
 8007f54:	f7f8 fb06 	bl	8000564 <__aeabi_i2d>
 8007f58:	4632      	mov	r2, r6
 8007f5a:	463b      	mov	r3, r7
 8007f5c:	f7f8 fb6c 	bl	8000638 <__aeabi_dmul>
 8007f60:	4b88      	ldr	r3, [pc, #544]	; (8008184 <_dtoa_r+0x654>)
 8007f62:	2200      	movs	r2, #0
 8007f64:	f7f8 f9b2 	bl	80002cc <__adddf3>
 8007f68:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007f6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f70:	9303      	str	r3, [sp, #12]
 8007f72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d15c      	bne.n	8008032 <_dtoa_r+0x502>
 8007f78:	4b83      	ldr	r3, [pc, #524]	; (8008188 <_dtoa_r+0x658>)
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	4630      	mov	r0, r6
 8007f7e:	4639      	mov	r1, r7
 8007f80:	f7f8 f9a2 	bl	80002c8 <__aeabi_dsub>
 8007f84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f88:	4606      	mov	r6, r0
 8007f8a:	460f      	mov	r7, r1
 8007f8c:	f7f8 fde4 	bl	8000b58 <__aeabi_dcmpgt>
 8007f90:	2800      	cmp	r0, #0
 8007f92:	f040 8296 	bne.w	80084c2 <_dtoa_r+0x992>
 8007f96:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007f9a:	4630      	mov	r0, r6
 8007f9c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007fa0:	4639      	mov	r1, r7
 8007fa2:	f7f8 fdbb 	bl	8000b1c <__aeabi_dcmplt>
 8007fa6:	2800      	cmp	r0, #0
 8007fa8:	f040 8288 	bne.w	80084bc <_dtoa_r+0x98c>
 8007fac:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007fb0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007fb4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	f2c0 8158 	blt.w	800826c <_dtoa_r+0x73c>
 8007fbc:	f1ba 0f0e 	cmp.w	sl, #14
 8007fc0:	f300 8154 	bgt.w	800826c <_dtoa_r+0x73c>
 8007fc4:	4b6b      	ldr	r3, [pc, #428]	; (8008174 <_dtoa_r+0x644>)
 8007fc6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007fca:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007fce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	f280 80e3 	bge.w	800819c <_dtoa_r+0x66c>
 8007fd6:	9b01      	ldr	r3, [sp, #4]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	f300 80df 	bgt.w	800819c <_dtoa_r+0x66c>
 8007fde:	f040 826d 	bne.w	80084bc <_dtoa_r+0x98c>
 8007fe2:	4b69      	ldr	r3, [pc, #420]	; (8008188 <_dtoa_r+0x658>)
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	4640      	mov	r0, r8
 8007fe8:	4649      	mov	r1, r9
 8007fea:	f7f8 fb25 	bl	8000638 <__aeabi_dmul>
 8007fee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ff2:	f7f8 fda7 	bl	8000b44 <__aeabi_dcmpge>
 8007ff6:	9e01      	ldr	r6, [sp, #4]
 8007ff8:	4637      	mov	r7, r6
 8007ffa:	2800      	cmp	r0, #0
 8007ffc:	f040 8243 	bne.w	8008486 <_dtoa_r+0x956>
 8008000:	9d00      	ldr	r5, [sp, #0]
 8008002:	2331      	movs	r3, #49	; 0x31
 8008004:	f805 3b01 	strb.w	r3, [r5], #1
 8008008:	f10a 0a01 	add.w	sl, sl, #1
 800800c:	e23f      	b.n	800848e <_dtoa_r+0x95e>
 800800e:	07f2      	lsls	r2, r6, #31
 8008010:	d505      	bpl.n	800801e <_dtoa_r+0x4ee>
 8008012:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008016:	f7f8 fb0f 	bl	8000638 <__aeabi_dmul>
 800801a:	3501      	adds	r5, #1
 800801c:	2301      	movs	r3, #1
 800801e:	1076      	asrs	r6, r6, #1
 8008020:	3708      	adds	r7, #8
 8008022:	e76c      	b.n	8007efe <_dtoa_r+0x3ce>
 8008024:	2502      	movs	r5, #2
 8008026:	e76f      	b.n	8007f08 <_dtoa_r+0x3d8>
 8008028:	9b01      	ldr	r3, [sp, #4]
 800802a:	f8cd a01c 	str.w	sl, [sp, #28]
 800802e:	930c      	str	r3, [sp, #48]	; 0x30
 8008030:	e78d      	b.n	8007f4e <_dtoa_r+0x41e>
 8008032:	9900      	ldr	r1, [sp, #0]
 8008034:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008036:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008038:	4b4e      	ldr	r3, [pc, #312]	; (8008174 <_dtoa_r+0x644>)
 800803a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800803e:	4401      	add	r1, r0
 8008040:	9102      	str	r1, [sp, #8]
 8008042:	9908      	ldr	r1, [sp, #32]
 8008044:	eeb0 8a47 	vmov.f32	s16, s14
 8008048:	eef0 8a67 	vmov.f32	s17, s15
 800804c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008050:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008054:	2900      	cmp	r1, #0
 8008056:	d045      	beq.n	80080e4 <_dtoa_r+0x5b4>
 8008058:	494c      	ldr	r1, [pc, #304]	; (800818c <_dtoa_r+0x65c>)
 800805a:	2000      	movs	r0, #0
 800805c:	f7f8 fc16 	bl	800088c <__aeabi_ddiv>
 8008060:	ec53 2b18 	vmov	r2, r3, d8
 8008064:	f7f8 f930 	bl	80002c8 <__aeabi_dsub>
 8008068:	9d00      	ldr	r5, [sp, #0]
 800806a:	ec41 0b18 	vmov	d8, r0, r1
 800806e:	4639      	mov	r1, r7
 8008070:	4630      	mov	r0, r6
 8008072:	f7f8 fd91 	bl	8000b98 <__aeabi_d2iz>
 8008076:	900c      	str	r0, [sp, #48]	; 0x30
 8008078:	f7f8 fa74 	bl	8000564 <__aeabi_i2d>
 800807c:	4602      	mov	r2, r0
 800807e:	460b      	mov	r3, r1
 8008080:	4630      	mov	r0, r6
 8008082:	4639      	mov	r1, r7
 8008084:	f7f8 f920 	bl	80002c8 <__aeabi_dsub>
 8008088:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800808a:	3330      	adds	r3, #48	; 0x30
 800808c:	f805 3b01 	strb.w	r3, [r5], #1
 8008090:	ec53 2b18 	vmov	r2, r3, d8
 8008094:	4606      	mov	r6, r0
 8008096:	460f      	mov	r7, r1
 8008098:	f7f8 fd40 	bl	8000b1c <__aeabi_dcmplt>
 800809c:	2800      	cmp	r0, #0
 800809e:	d165      	bne.n	800816c <_dtoa_r+0x63c>
 80080a0:	4632      	mov	r2, r6
 80080a2:	463b      	mov	r3, r7
 80080a4:	4935      	ldr	r1, [pc, #212]	; (800817c <_dtoa_r+0x64c>)
 80080a6:	2000      	movs	r0, #0
 80080a8:	f7f8 f90e 	bl	80002c8 <__aeabi_dsub>
 80080ac:	ec53 2b18 	vmov	r2, r3, d8
 80080b0:	f7f8 fd34 	bl	8000b1c <__aeabi_dcmplt>
 80080b4:	2800      	cmp	r0, #0
 80080b6:	f040 80b9 	bne.w	800822c <_dtoa_r+0x6fc>
 80080ba:	9b02      	ldr	r3, [sp, #8]
 80080bc:	429d      	cmp	r5, r3
 80080be:	f43f af75 	beq.w	8007fac <_dtoa_r+0x47c>
 80080c2:	4b2f      	ldr	r3, [pc, #188]	; (8008180 <_dtoa_r+0x650>)
 80080c4:	ec51 0b18 	vmov	r0, r1, d8
 80080c8:	2200      	movs	r2, #0
 80080ca:	f7f8 fab5 	bl	8000638 <__aeabi_dmul>
 80080ce:	4b2c      	ldr	r3, [pc, #176]	; (8008180 <_dtoa_r+0x650>)
 80080d0:	ec41 0b18 	vmov	d8, r0, r1
 80080d4:	2200      	movs	r2, #0
 80080d6:	4630      	mov	r0, r6
 80080d8:	4639      	mov	r1, r7
 80080da:	f7f8 faad 	bl	8000638 <__aeabi_dmul>
 80080de:	4606      	mov	r6, r0
 80080e0:	460f      	mov	r7, r1
 80080e2:	e7c4      	b.n	800806e <_dtoa_r+0x53e>
 80080e4:	ec51 0b17 	vmov	r0, r1, d7
 80080e8:	f7f8 faa6 	bl	8000638 <__aeabi_dmul>
 80080ec:	9b02      	ldr	r3, [sp, #8]
 80080ee:	9d00      	ldr	r5, [sp, #0]
 80080f0:	930c      	str	r3, [sp, #48]	; 0x30
 80080f2:	ec41 0b18 	vmov	d8, r0, r1
 80080f6:	4639      	mov	r1, r7
 80080f8:	4630      	mov	r0, r6
 80080fa:	f7f8 fd4d 	bl	8000b98 <__aeabi_d2iz>
 80080fe:	9011      	str	r0, [sp, #68]	; 0x44
 8008100:	f7f8 fa30 	bl	8000564 <__aeabi_i2d>
 8008104:	4602      	mov	r2, r0
 8008106:	460b      	mov	r3, r1
 8008108:	4630      	mov	r0, r6
 800810a:	4639      	mov	r1, r7
 800810c:	f7f8 f8dc 	bl	80002c8 <__aeabi_dsub>
 8008110:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008112:	3330      	adds	r3, #48	; 0x30
 8008114:	f805 3b01 	strb.w	r3, [r5], #1
 8008118:	9b02      	ldr	r3, [sp, #8]
 800811a:	429d      	cmp	r5, r3
 800811c:	4606      	mov	r6, r0
 800811e:	460f      	mov	r7, r1
 8008120:	f04f 0200 	mov.w	r2, #0
 8008124:	d134      	bne.n	8008190 <_dtoa_r+0x660>
 8008126:	4b19      	ldr	r3, [pc, #100]	; (800818c <_dtoa_r+0x65c>)
 8008128:	ec51 0b18 	vmov	r0, r1, d8
 800812c:	f7f8 f8ce 	bl	80002cc <__adddf3>
 8008130:	4602      	mov	r2, r0
 8008132:	460b      	mov	r3, r1
 8008134:	4630      	mov	r0, r6
 8008136:	4639      	mov	r1, r7
 8008138:	f7f8 fd0e 	bl	8000b58 <__aeabi_dcmpgt>
 800813c:	2800      	cmp	r0, #0
 800813e:	d175      	bne.n	800822c <_dtoa_r+0x6fc>
 8008140:	ec53 2b18 	vmov	r2, r3, d8
 8008144:	4911      	ldr	r1, [pc, #68]	; (800818c <_dtoa_r+0x65c>)
 8008146:	2000      	movs	r0, #0
 8008148:	f7f8 f8be 	bl	80002c8 <__aeabi_dsub>
 800814c:	4602      	mov	r2, r0
 800814e:	460b      	mov	r3, r1
 8008150:	4630      	mov	r0, r6
 8008152:	4639      	mov	r1, r7
 8008154:	f7f8 fce2 	bl	8000b1c <__aeabi_dcmplt>
 8008158:	2800      	cmp	r0, #0
 800815a:	f43f af27 	beq.w	8007fac <_dtoa_r+0x47c>
 800815e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008160:	1e6b      	subs	r3, r5, #1
 8008162:	930c      	str	r3, [sp, #48]	; 0x30
 8008164:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008168:	2b30      	cmp	r3, #48	; 0x30
 800816a:	d0f8      	beq.n	800815e <_dtoa_r+0x62e>
 800816c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008170:	e04a      	b.n	8008208 <_dtoa_r+0x6d8>
 8008172:	bf00      	nop
 8008174:	0800a698 	.word	0x0800a698
 8008178:	0800a670 	.word	0x0800a670
 800817c:	3ff00000 	.word	0x3ff00000
 8008180:	40240000 	.word	0x40240000
 8008184:	401c0000 	.word	0x401c0000
 8008188:	40140000 	.word	0x40140000
 800818c:	3fe00000 	.word	0x3fe00000
 8008190:	4baf      	ldr	r3, [pc, #700]	; (8008450 <_dtoa_r+0x920>)
 8008192:	f7f8 fa51 	bl	8000638 <__aeabi_dmul>
 8008196:	4606      	mov	r6, r0
 8008198:	460f      	mov	r7, r1
 800819a:	e7ac      	b.n	80080f6 <_dtoa_r+0x5c6>
 800819c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80081a0:	9d00      	ldr	r5, [sp, #0]
 80081a2:	4642      	mov	r2, r8
 80081a4:	464b      	mov	r3, r9
 80081a6:	4630      	mov	r0, r6
 80081a8:	4639      	mov	r1, r7
 80081aa:	f7f8 fb6f 	bl	800088c <__aeabi_ddiv>
 80081ae:	f7f8 fcf3 	bl	8000b98 <__aeabi_d2iz>
 80081b2:	9002      	str	r0, [sp, #8]
 80081b4:	f7f8 f9d6 	bl	8000564 <__aeabi_i2d>
 80081b8:	4642      	mov	r2, r8
 80081ba:	464b      	mov	r3, r9
 80081bc:	f7f8 fa3c 	bl	8000638 <__aeabi_dmul>
 80081c0:	4602      	mov	r2, r0
 80081c2:	460b      	mov	r3, r1
 80081c4:	4630      	mov	r0, r6
 80081c6:	4639      	mov	r1, r7
 80081c8:	f7f8 f87e 	bl	80002c8 <__aeabi_dsub>
 80081cc:	9e02      	ldr	r6, [sp, #8]
 80081ce:	9f01      	ldr	r7, [sp, #4]
 80081d0:	3630      	adds	r6, #48	; 0x30
 80081d2:	f805 6b01 	strb.w	r6, [r5], #1
 80081d6:	9e00      	ldr	r6, [sp, #0]
 80081d8:	1bae      	subs	r6, r5, r6
 80081da:	42b7      	cmp	r7, r6
 80081dc:	4602      	mov	r2, r0
 80081de:	460b      	mov	r3, r1
 80081e0:	d137      	bne.n	8008252 <_dtoa_r+0x722>
 80081e2:	f7f8 f873 	bl	80002cc <__adddf3>
 80081e6:	4642      	mov	r2, r8
 80081e8:	464b      	mov	r3, r9
 80081ea:	4606      	mov	r6, r0
 80081ec:	460f      	mov	r7, r1
 80081ee:	f7f8 fcb3 	bl	8000b58 <__aeabi_dcmpgt>
 80081f2:	b9c8      	cbnz	r0, 8008228 <_dtoa_r+0x6f8>
 80081f4:	4642      	mov	r2, r8
 80081f6:	464b      	mov	r3, r9
 80081f8:	4630      	mov	r0, r6
 80081fa:	4639      	mov	r1, r7
 80081fc:	f7f8 fc84 	bl	8000b08 <__aeabi_dcmpeq>
 8008200:	b110      	cbz	r0, 8008208 <_dtoa_r+0x6d8>
 8008202:	9b02      	ldr	r3, [sp, #8]
 8008204:	07d9      	lsls	r1, r3, #31
 8008206:	d40f      	bmi.n	8008228 <_dtoa_r+0x6f8>
 8008208:	4620      	mov	r0, r4
 800820a:	4659      	mov	r1, fp
 800820c:	f001 f876 	bl	80092fc <_Bfree>
 8008210:	2300      	movs	r3, #0
 8008212:	702b      	strb	r3, [r5, #0]
 8008214:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008216:	f10a 0001 	add.w	r0, sl, #1
 800821a:	6018      	str	r0, [r3, #0]
 800821c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800821e:	2b00      	cmp	r3, #0
 8008220:	f43f acd8 	beq.w	8007bd4 <_dtoa_r+0xa4>
 8008224:	601d      	str	r5, [r3, #0]
 8008226:	e4d5      	b.n	8007bd4 <_dtoa_r+0xa4>
 8008228:	f8cd a01c 	str.w	sl, [sp, #28]
 800822c:	462b      	mov	r3, r5
 800822e:	461d      	mov	r5, r3
 8008230:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008234:	2a39      	cmp	r2, #57	; 0x39
 8008236:	d108      	bne.n	800824a <_dtoa_r+0x71a>
 8008238:	9a00      	ldr	r2, [sp, #0]
 800823a:	429a      	cmp	r2, r3
 800823c:	d1f7      	bne.n	800822e <_dtoa_r+0x6fe>
 800823e:	9a07      	ldr	r2, [sp, #28]
 8008240:	9900      	ldr	r1, [sp, #0]
 8008242:	3201      	adds	r2, #1
 8008244:	9207      	str	r2, [sp, #28]
 8008246:	2230      	movs	r2, #48	; 0x30
 8008248:	700a      	strb	r2, [r1, #0]
 800824a:	781a      	ldrb	r2, [r3, #0]
 800824c:	3201      	adds	r2, #1
 800824e:	701a      	strb	r2, [r3, #0]
 8008250:	e78c      	b.n	800816c <_dtoa_r+0x63c>
 8008252:	4b7f      	ldr	r3, [pc, #508]	; (8008450 <_dtoa_r+0x920>)
 8008254:	2200      	movs	r2, #0
 8008256:	f7f8 f9ef 	bl	8000638 <__aeabi_dmul>
 800825a:	2200      	movs	r2, #0
 800825c:	2300      	movs	r3, #0
 800825e:	4606      	mov	r6, r0
 8008260:	460f      	mov	r7, r1
 8008262:	f7f8 fc51 	bl	8000b08 <__aeabi_dcmpeq>
 8008266:	2800      	cmp	r0, #0
 8008268:	d09b      	beq.n	80081a2 <_dtoa_r+0x672>
 800826a:	e7cd      	b.n	8008208 <_dtoa_r+0x6d8>
 800826c:	9a08      	ldr	r2, [sp, #32]
 800826e:	2a00      	cmp	r2, #0
 8008270:	f000 80c4 	beq.w	80083fc <_dtoa_r+0x8cc>
 8008274:	9a05      	ldr	r2, [sp, #20]
 8008276:	2a01      	cmp	r2, #1
 8008278:	f300 80a8 	bgt.w	80083cc <_dtoa_r+0x89c>
 800827c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800827e:	2a00      	cmp	r2, #0
 8008280:	f000 80a0 	beq.w	80083c4 <_dtoa_r+0x894>
 8008284:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008288:	9e06      	ldr	r6, [sp, #24]
 800828a:	4645      	mov	r5, r8
 800828c:	9a04      	ldr	r2, [sp, #16]
 800828e:	2101      	movs	r1, #1
 8008290:	441a      	add	r2, r3
 8008292:	4620      	mov	r0, r4
 8008294:	4498      	add	r8, r3
 8008296:	9204      	str	r2, [sp, #16]
 8008298:	f001 f936 	bl	8009508 <__i2b>
 800829c:	4607      	mov	r7, r0
 800829e:	2d00      	cmp	r5, #0
 80082a0:	dd0b      	ble.n	80082ba <_dtoa_r+0x78a>
 80082a2:	9b04      	ldr	r3, [sp, #16]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	dd08      	ble.n	80082ba <_dtoa_r+0x78a>
 80082a8:	42ab      	cmp	r3, r5
 80082aa:	9a04      	ldr	r2, [sp, #16]
 80082ac:	bfa8      	it	ge
 80082ae:	462b      	movge	r3, r5
 80082b0:	eba8 0803 	sub.w	r8, r8, r3
 80082b4:	1aed      	subs	r5, r5, r3
 80082b6:	1ad3      	subs	r3, r2, r3
 80082b8:	9304      	str	r3, [sp, #16]
 80082ba:	9b06      	ldr	r3, [sp, #24]
 80082bc:	b1fb      	cbz	r3, 80082fe <_dtoa_r+0x7ce>
 80082be:	9b08      	ldr	r3, [sp, #32]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	f000 809f 	beq.w	8008404 <_dtoa_r+0x8d4>
 80082c6:	2e00      	cmp	r6, #0
 80082c8:	dd11      	ble.n	80082ee <_dtoa_r+0x7be>
 80082ca:	4639      	mov	r1, r7
 80082cc:	4632      	mov	r2, r6
 80082ce:	4620      	mov	r0, r4
 80082d0:	f001 f9d6 	bl	8009680 <__pow5mult>
 80082d4:	465a      	mov	r2, fp
 80082d6:	4601      	mov	r1, r0
 80082d8:	4607      	mov	r7, r0
 80082da:	4620      	mov	r0, r4
 80082dc:	f001 f92a 	bl	8009534 <__multiply>
 80082e0:	4659      	mov	r1, fp
 80082e2:	9007      	str	r0, [sp, #28]
 80082e4:	4620      	mov	r0, r4
 80082e6:	f001 f809 	bl	80092fc <_Bfree>
 80082ea:	9b07      	ldr	r3, [sp, #28]
 80082ec:	469b      	mov	fp, r3
 80082ee:	9b06      	ldr	r3, [sp, #24]
 80082f0:	1b9a      	subs	r2, r3, r6
 80082f2:	d004      	beq.n	80082fe <_dtoa_r+0x7ce>
 80082f4:	4659      	mov	r1, fp
 80082f6:	4620      	mov	r0, r4
 80082f8:	f001 f9c2 	bl	8009680 <__pow5mult>
 80082fc:	4683      	mov	fp, r0
 80082fe:	2101      	movs	r1, #1
 8008300:	4620      	mov	r0, r4
 8008302:	f001 f901 	bl	8009508 <__i2b>
 8008306:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008308:	2b00      	cmp	r3, #0
 800830a:	4606      	mov	r6, r0
 800830c:	dd7c      	ble.n	8008408 <_dtoa_r+0x8d8>
 800830e:	461a      	mov	r2, r3
 8008310:	4601      	mov	r1, r0
 8008312:	4620      	mov	r0, r4
 8008314:	f001 f9b4 	bl	8009680 <__pow5mult>
 8008318:	9b05      	ldr	r3, [sp, #20]
 800831a:	2b01      	cmp	r3, #1
 800831c:	4606      	mov	r6, r0
 800831e:	dd76      	ble.n	800840e <_dtoa_r+0x8de>
 8008320:	2300      	movs	r3, #0
 8008322:	9306      	str	r3, [sp, #24]
 8008324:	6933      	ldr	r3, [r6, #16]
 8008326:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800832a:	6918      	ldr	r0, [r3, #16]
 800832c:	f001 f89c 	bl	8009468 <__hi0bits>
 8008330:	f1c0 0020 	rsb	r0, r0, #32
 8008334:	9b04      	ldr	r3, [sp, #16]
 8008336:	4418      	add	r0, r3
 8008338:	f010 001f 	ands.w	r0, r0, #31
 800833c:	f000 8086 	beq.w	800844c <_dtoa_r+0x91c>
 8008340:	f1c0 0320 	rsb	r3, r0, #32
 8008344:	2b04      	cmp	r3, #4
 8008346:	dd7f      	ble.n	8008448 <_dtoa_r+0x918>
 8008348:	f1c0 001c 	rsb	r0, r0, #28
 800834c:	9b04      	ldr	r3, [sp, #16]
 800834e:	4403      	add	r3, r0
 8008350:	4480      	add	r8, r0
 8008352:	4405      	add	r5, r0
 8008354:	9304      	str	r3, [sp, #16]
 8008356:	f1b8 0f00 	cmp.w	r8, #0
 800835a:	dd05      	ble.n	8008368 <_dtoa_r+0x838>
 800835c:	4659      	mov	r1, fp
 800835e:	4642      	mov	r2, r8
 8008360:	4620      	mov	r0, r4
 8008362:	f001 f9e7 	bl	8009734 <__lshift>
 8008366:	4683      	mov	fp, r0
 8008368:	9b04      	ldr	r3, [sp, #16]
 800836a:	2b00      	cmp	r3, #0
 800836c:	dd05      	ble.n	800837a <_dtoa_r+0x84a>
 800836e:	4631      	mov	r1, r6
 8008370:	461a      	mov	r2, r3
 8008372:	4620      	mov	r0, r4
 8008374:	f001 f9de 	bl	8009734 <__lshift>
 8008378:	4606      	mov	r6, r0
 800837a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800837c:	2b00      	cmp	r3, #0
 800837e:	d069      	beq.n	8008454 <_dtoa_r+0x924>
 8008380:	4631      	mov	r1, r6
 8008382:	4658      	mov	r0, fp
 8008384:	f001 fa42 	bl	800980c <__mcmp>
 8008388:	2800      	cmp	r0, #0
 800838a:	da63      	bge.n	8008454 <_dtoa_r+0x924>
 800838c:	2300      	movs	r3, #0
 800838e:	4659      	mov	r1, fp
 8008390:	220a      	movs	r2, #10
 8008392:	4620      	mov	r0, r4
 8008394:	f000 ffd4 	bl	8009340 <__multadd>
 8008398:	9b08      	ldr	r3, [sp, #32]
 800839a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800839e:	4683      	mov	fp, r0
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	f000 818f 	beq.w	80086c4 <_dtoa_r+0xb94>
 80083a6:	4639      	mov	r1, r7
 80083a8:	2300      	movs	r3, #0
 80083aa:	220a      	movs	r2, #10
 80083ac:	4620      	mov	r0, r4
 80083ae:	f000 ffc7 	bl	8009340 <__multadd>
 80083b2:	f1b9 0f00 	cmp.w	r9, #0
 80083b6:	4607      	mov	r7, r0
 80083b8:	f300 808e 	bgt.w	80084d8 <_dtoa_r+0x9a8>
 80083bc:	9b05      	ldr	r3, [sp, #20]
 80083be:	2b02      	cmp	r3, #2
 80083c0:	dc50      	bgt.n	8008464 <_dtoa_r+0x934>
 80083c2:	e089      	b.n	80084d8 <_dtoa_r+0x9a8>
 80083c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80083c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80083ca:	e75d      	b.n	8008288 <_dtoa_r+0x758>
 80083cc:	9b01      	ldr	r3, [sp, #4]
 80083ce:	1e5e      	subs	r6, r3, #1
 80083d0:	9b06      	ldr	r3, [sp, #24]
 80083d2:	42b3      	cmp	r3, r6
 80083d4:	bfbf      	itttt	lt
 80083d6:	9b06      	ldrlt	r3, [sp, #24]
 80083d8:	9606      	strlt	r6, [sp, #24]
 80083da:	1af2      	sublt	r2, r6, r3
 80083dc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80083de:	bfb6      	itet	lt
 80083e0:	189b      	addlt	r3, r3, r2
 80083e2:	1b9e      	subge	r6, r3, r6
 80083e4:	930d      	strlt	r3, [sp, #52]	; 0x34
 80083e6:	9b01      	ldr	r3, [sp, #4]
 80083e8:	bfb8      	it	lt
 80083ea:	2600      	movlt	r6, #0
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	bfb5      	itete	lt
 80083f0:	eba8 0503 	sublt.w	r5, r8, r3
 80083f4:	9b01      	ldrge	r3, [sp, #4]
 80083f6:	2300      	movlt	r3, #0
 80083f8:	4645      	movge	r5, r8
 80083fa:	e747      	b.n	800828c <_dtoa_r+0x75c>
 80083fc:	9e06      	ldr	r6, [sp, #24]
 80083fe:	9f08      	ldr	r7, [sp, #32]
 8008400:	4645      	mov	r5, r8
 8008402:	e74c      	b.n	800829e <_dtoa_r+0x76e>
 8008404:	9a06      	ldr	r2, [sp, #24]
 8008406:	e775      	b.n	80082f4 <_dtoa_r+0x7c4>
 8008408:	9b05      	ldr	r3, [sp, #20]
 800840a:	2b01      	cmp	r3, #1
 800840c:	dc18      	bgt.n	8008440 <_dtoa_r+0x910>
 800840e:	9b02      	ldr	r3, [sp, #8]
 8008410:	b9b3      	cbnz	r3, 8008440 <_dtoa_r+0x910>
 8008412:	9b03      	ldr	r3, [sp, #12]
 8008414:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008418:	b9a3      	cbnz	r3, 8008444 <_dtoa_r+0x914>
 800841a:	9b03      	ldr	r3, [sp, #12]
 800841c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008420:	0d1b      	lsrs	r3, r3, #20
 8008422:	051b      	lsls	r3, r3, #20
 8008424:	b12b      	cbz	r3, 8008432 <_dtoa_r+0x902>
 8008426:	9b04      	ldr	r3, [sp, #16]
 8008428:	3301      	adds	r3, #1
 800842a:	9304      	str	r3, [sp, #16]
 800842c:	f108 0801 	add.w	r8, r8, #1
 8008430:	2301      	movs	r3, #1
 8008432:	9306      	str	r3, [sp, #24]
 8008434:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008436:	2b00      	cmp	r3, #0
 8008438:	f47f af74 	bne.w	8008324 <_dtoa_r+0x7f4>
 800843c:	2001      	movs	r0, #1
 800843e:	e779      	b.n	8008334 <_dtoa_r+0x804>
 8008440:	2300      	movs	r3, #0
 8008442:	e7f6      	b.n	8008432 <_dtoa_r+0x902>
 8008444:	9b02      	ldr	r3, [sp, #8]
 8008446:	e7f4      	b.n	8008432 <_dtoa_r+0x902>
 8008448:	d085      	beq.n	8008356 <_dtoa_r+0x826>
 800844a:	4618      	mov	r0, r3
 800844c:	301c      	adds	r0, #28
 800844e:	e77d      	b.n	800834c <_dtoa_r+0x81c>
 8008450:	40240000 	.word	0x40240000
 8008454:	9b01      	ldr	r3, [sp, #4]
 8008456:	2b00      	cmp	r3, #0
 8008458:	dc38      	bgt.n	80084cc <_dtoa_r+0x99c>
 800845a:	9b05      	ldr	r3, [sp, #20]
 800845c:	2b02      	cmp	r3, #2
 800845e:	dd35      	ble.n	80084cc <_dtoa_r+0x99c>
 8008460:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008464:	f1b9 0f00 	cmp.w	r9, #0
 8008468:	d10d      	bne.n	8008486 <_dtoa_r+0x956>
 800846a:	4631      	mov	r1, r6
 800846c:	464b      	mov	r3, r9
 800846e:	2205      	movs	r2, #5
 8008470:	4620      	mov	r0, r4
 8008472:	f000 ff65 	bl	8009340 <__multadd>
 8008476:	4601      	mov	r1, r0
 8008478:	4606      	mov	r6, r0
 800847a:	4658      	mov	r0, fp
 800847c:	f001 f9c6 	bl	800980c <__mcmp>
 8008480:	2800      	cmp	r0, #0
 8008482:	f73f adbd 	bgt.w	8008000 <_dtoa_r+0x4d0>
 8008486:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008488:	9d00      	ldr	r5, [sp, #0]
 800848a:	ea6f 0a03 	mvn.w	sl, r3
 800848e:	f04f 0800 	mov.w	r8, #0
 8008492:	4631      	mov	r1, r6
 8008494:	4620      	mov	r0, r4
 8008496:	f000 ff31 	bl	80092fc <_Bfree>
 800849a:	2f00      	cmp	r7, #0
 800849c:	f43f aeb4 	beq.w	8008208 <_dtoa_r+0x6d8>
 80084a0:	f1b8 0f00 	cmp.w	r8, #0
 80084a4:	d005      	beq.n	80084b2 <_dtoa_r+0x982>
 80084a6:	45b8      	cmp	r8, r7
 80084a8:	d003      	beq.n	80084b2 <_dtoa_r+0x982>
 80084aa:	4641      	mov	r1, r8
 80084ac:	4620      	mov	r0, r4
 80084ae:	f000 ff25 	bl	80092fc <_Bfree>
 80084b2:	4639      	mov	r1, r7
 80084b4:	4620      	mov	r0, r4
 80084b6:	f000 ff21 	bl	80092fc <_Bfree>
 80084ba:	e6a5      	b.n	8008208 <_dtoa_r+0x6d8>
 80084bc:	2600      	movs	r6, #0
 80084be:	4637      	mov	r7, r6
 80084c0:	e7e1      	b.n	8008486 <_dtoa_r+0x956>
 80084c2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80084c4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80084c8:	4637      	mov	r7, r6
 80084ca:	e599      	b.n	8008000 <_dtoa_r+0x4d0>
 80084cc:	9b08      	ldr	r3, [sp, #32]
 80084ce:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	f000 80fd 	beq.w	80086d2 <_dtoa_r+0xba2>
 80084d8:	2d00      	cmp	r5, #0
 80084da:	dd05      	ble.n	80084e8 <_dtoa_r+0x9b8>
 80084dc:	4639      	mov	r1, r7
 80084de:	462a      	mov	r2, r5
 80084e0:	4620      	mov	r0, r4
 80084e2:	f001 f927 	bl	8009734 <__lshift>
 80084e6:	4607      	mov	r7, r0
 80084e8:	9b06      	ldr	r3, [sp, #24]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d05c      	beq.n	80085a8 <_dtoa_r+0xa78>
 80084ee:	6879      	ldr	r1, [r7, #4]
 80084f0:	4620      	mov	r0, r4
 80084f2:	f000 fec3 	bl	800927c <_Balloc>
 80084f6:	4605      	mov	r5, r0
 80084f8:	b928      	cbnz	r0, 8008506 <_dtoa_r+0x9d6>
 80084fa:	4b80      	ldr	r3, [pc, #512]	; (80086fc <_dtoa_r+0xbcc>)
 80084fc:	4602      	mov	r2, r0
 80084fe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008502:	f7ff bb2e 	b.w	8007b62 <_dtoa_r+0x32>
 8008506:	693a      	ldr	r2, [r7, #16]
 8008508:	3202      	adds	r2, #2
 800850a:	0092      	lsls	r2, r2, #2
 800850c:	f107 010c 	add.w	r1, r7, #12
 8008510:	300c      	adds	r0, #12
 8008512:	f000 fea5 	bl	8009260 <memcpy>
 8008516:	2201      	movs	r2, #1
 8008518:	4629      	mov	r1, r5
 800851a:	4620      	mov	r0, r4
 800851c:	f001 f90a 	bl	8009734 <__lshift>
 8008520:	9b00      	ldr	r3, [sp, #0]
 8008522:	3301      	adds	r3, #1
 8008524:	9301      	str	r3, [sp, #4]
 8008526:	9b00      	ldr	r3, [sp, #0]
 8008528:	444b      	add	r3, r9
 800852a:	9307      	str	r3, [sp, #28]
 800852c:	9b02      	ldr	r3, [sp, #8]
 800852e:	f003 0301 	and.w	r3, r3, #1
 8008532:	46b8      	mov	r8, r7
 8008534:	9306      	str	r3, [sp, #24]
 8008536:	4607      	mov	r7, r0
 8008538:	9b01      	ldr	r3, [sp, #4]
 800853a:	4631      	mov	r1, r6
 800853c:	3b01      	subs	r3, #1
 800853e:	4658      	mov	r0, fp
 8008540:	9302      	str	r3, [sp, #8]
 8008542:	f7ff fa67 	bl	8007a14 <quorem>
 8008546:	4603      	mov	r3, r0
 8008548:	3330      	adds	r3, #48	; 0x30
 800854a:	9004      	str	r0, [sp, #16]
 800854c:	4641      	mov	r1, r8
 800854e:	4658      	mov	r0, fp
 8008550:	9308      	str	r3, [sp, #32]
 8008552:	f001 f95b 	bl	800980c <__mcmp>
 8008556:	463a      	mov	r2, r7
 8008558:	4681      	mov	r9, r0
 800855a:	4631      	mov	r1, r6
 800855c:	4620      	mov	r0, r4
 800855e:	f001 f971 	bl	8009844 <__mdiff>
 8008562:	68c2      	ldr	r2, [r0, #12]
 8008564:	9b08      	ldr	r3, [sp, #32]
 8008566:	4605      	mov	r5, r0
 8008568:	bb02      	cbnz	r2, 80085ac <_dtoa_r+0xa7c>
 800856a:	4601      	mov	r1, r0
 800856c:	4658      	mov	r0, fp
 800856e:	f001 f94d 	bl	800980c <__mcmp>
 8008572:	9b08      	ldr	r3, [sp, #32]
 8008574:	4602      	mov	r2, r0
 8008576:	4629      	mov	r1, r5
 8008578:	4620      	mov	r0, r4
 800857a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800857e:	f000 febd 	bl	80092fc <_Bfree>
 8008582:	9b05      	ldr	r3, [sp, #20]
 8008584:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008586:	9d01      	ldr	r5, [sp, #4]
 8008588:	ea43 0102 	orr.w	r1, r3, r2
 800858c:	9b06      	ldr	r3, [sp, #24]
 800858e:	430b      	orrs	r3, r1
 8008590:	9b08      	ldr	r3, [sp, #32]
 8008592:	d10d      	bne.n	80085b0 <_dtoa_r+0xa80>
 8008594:	2b39      	cmp	r3, #57	; 0x39
 8008596:	d029      	beq.n	80085ec <_dtoa_r+0xabc>
 8008598:	f1b9 0f00 	cmp.w	r9, #0
 800859c:	dd01      	ble.n	80085a2 <_dtoa_r+0xa72>
 800859e:	9b04      	ldr	r3, [sp, #16]
 80085a0:	3331      	adds	r3, #49	; 0x31
 80085a2:	9a02      	ldr	r2, [sp, #8]
 80085a4:	7013      	strb	r3, [r2, #0]
 80085a6:	e774      	b.n	8008492 <_dtoa_r+0x962>
 80085a8:	4638      	mov	r0, r7
 80085aa:	e7b9      	b.n	8008520 <_dtoa_r+0x9f0>
 80085ac:	2201      	movs	r2, #1
 80085ae:	e7e2      	b.n	8008576 <_dtoa_r+0xa46>
 80085b0:	f1b9 0f00 	cmp.w	r9, #0
 80085b4:	db06      	blt.n	80085c4 <_dtoa_r+0xa94>
 80085b6:	9905      	ldr	r1, [sp, #20]
 80085b8:	ea41 0909 	orr.w	r9, r1, r9
 80085bc:	9906      	ldr	r1, [sp, #24]
 80085be:	ea59 0101 	orrs.w	r1, r9, r1
 80085c2:	d120      	bne.n	8008606 <_dtoa_r+0xad6>
 80085c4:	2a00      	cmp	r2, #0
 80085c6:	ddec      	ble.n	80085a2 <_dtoa_r+0xa72>
 80085c8:	4659      	mov	r1, fp
 80085ca:	2201      	movs	r2, #1
 80085cc:	4620      	mov	r0, r4
 80085ce:	9301      	str	r3, [sp, #4]
 80085d0:	f001 f8b0 	bl	8009734 <__lshift>
 80085d4:	4631      	mov	r1, r6
 80085d6:	4683      	mov	fp, r0
 80085d8:	f001 f918 	bl	800980c <__mcmp>
 80085dc:	2800      	cmp	r0, #0
 80085de:	9b01      	ldr	r3, [sp, #4]
 80085e0:	dc02      	bgt.n	80085e8 <_dtoa_r+0xab8>
 80085e2:	d1de      	bne.n	80085a2 <_dtoa_r+0xa72>
 80085e4:	07da      	lsls	r2, r3, #31
 80085e6:	d5dc      	bpl.n	80085a2 <_dtoa_r+0xa72>
 80085e8:	2b39      	cmp	r3, #57	; 0x39
 80085ea:	d1d8      	bne.n	800859e <_dtoa_r+0xa6e>
 80085ec:	9a02      	ldr	r2, [sp, #8]
 80085ee:	2339      	movs	r3, #57	; 0x39
 80085f0:	7013      	strb	r3, [r2, #0]
 80085f2:	462b      	mov	r3, r5
 80085f4:	461d      	mov	r5, r3
 80085f6:	3b01      	subs	r3, #1
 80085f8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80085fc:	2a39      	cmp	r2, #57	; 0x39
 80085fe:	d050      	beq.n	80086a2 <_dtoa_r+0xb72>
 8008600:	3201      	adds	r2, #1
 8008602:	701a      	strb	r2, [r3, #0]
 8008604:	e745      	b.n	8008492 <_dtoa_r+0x962>
 8008606:	2a00      	cmp	r2, #0
 8008608:	dd03      	ble.n	8008612 <_dtoa_r+0xae2>
 800860a:	2b39      	cmp	r3, #57	; 0x39
 800860c:	d0ee      	beq.n	80085ec <_dtoa_r+0xabc>
 800860e:	3301      	adds	r3, #1
 8008610:	e7c7      	b.n	80085a2 <_dtoa_r+0xa72>
 8008612:	9a01      	ldr	r2, [sp, #4]
 8008614:	9907      	ldr	r1, [sp, #28]
 8008616:	f802 3c01 	strb.w	r3, [r2, #-1]
 800861a:	428a      	cmp	r2, r1
 800861c:	d02a      	beq.n	8008674 <_dtoa_r+0xb44>
 800861e:	4659      	mov	r1, fp
 8008620:	2300      	movs	r3, #0
 8008622:	220a      	movs	r2, #10
 8008624:	4620      	mov	r0, r4
 8008626:	f000 fe8b 	bl	8009340 <__multadd>
 800862a:	45b8      	cmp	r8, r7
 800862c:	4683      	mov	fp, r0
 800862e:	f04f 0300 	mov.w	r3, #0
 8008632:	f04f 020a 	mov.w	r2, #10
 8008636:	4641      	mov	r1, r8
 8008638:	4620      	mov	r0, r4
 800863a:	d107      	bne.n	800864c <_dtoa_r+0xb1c>
 800863c:	f000 fe80 	bl	8009340 <__multadd>
 8008640:	4680      	mov	r8, r0
 8008642:	4607      	mov	r7, r0
 8008644:	9b01      	ldr	r3, [sp, #4]
 8008646:	3301      	adds	r3, #1
 8008648:	9301      	str	r3, [sp, #4]
 800864a:	e775      	b.n	8008538 <_dtoa_r+0xa08>
 800864c:	f000 fe78 	bl	8009340 <__multadd>
 8008650:	4639      	mov	r1, r7
 8008652:	4680      	mov	r8, r0
 8008654:	2300      	movs	r3, #0
 8008656:	220a      	movs	r2, #10
 8008658:	4620      	mov	r0, r4
 800865a:	f000 fe71 	bl	8009340 <__multadd>
 800865e:	4607      	mov	r7, r0
 8008660:	e7f0      	b.n	8008644 <_dtoa_r+0xb14>
 8008662:	f1b9 0f00 	cmp.w	r9, #0
 8008666:	9a00      	ldr	r2, [sp, #0]
 8008668:	bfcc      	ite	gt
 800866a:	464d      	movgt	r5, r9
 800866c:	2501      	movle	r5, #1
 800866e:	4415      	add	r5, r2
 8008670:	f04f 0800 	mov.w	r8, #0
 8008674:	4659      	mov	r1, fp
 8008676:	2201      	movs	r2, #1
 8008678:	4620      	mov	r0, r4
 800867a:	9301      	str	r3, [sp, #4]
 800867c:	f001 f85a 	bl	8009734 <__lshift>
 8008680:	4631      	mov	r1, r6
 8008682:	4683      	mov	fp, r0
 8008684:	f001 f8c2 	bl	800980c <__mcmp>
 8008688:	2800      	cmp	r0, #0
 800868a:	dcb2      	bgt.n	80085f2 <_dtoa_r+0xac2>
 800868c:	d102      	bne.n	8008694 <_dtoa_r+0xb64>
 800868e:	9b01      	ldr	r3, [sp, #4]
 8008690:	07db      	lsls	r3, r3, #31
 8008692:	d4ae      	bmi.n	80085f2 <_dtoa_r+0xac2>
 8008694:	462b      	mov	r3, r5
 8008696:	461d      	mov	r5, r3
 8008698:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800869c:	2a30      	cmp	r2, #48	; 0x30
 800869e:	d0fa      	beq.n	8008696 <_dtoa_r+0xb66>
 80086a0:	e6f7      	b.n	8008492 <_dtoa_r+0x962>
 80086a2:	9a00      	ldr	r2, [sp, #0]
 80086a4:	429a      	cmp	r2, r3
 80086a6:	d1a5      	bne.n	80085f4 <_dtoa_r+0xac4>
 80086a8:	f10a 0a01 	add.w	sl, sl, #1
 80086ac:	2331      	movs	r3, #49	; 0x31
 80086ae:	e779      	b.n	80085a4 <_dtoa_r+0xa74>
 80086b0:	4b13      	ldr	r3, [pc, #76]	; (8008700 <_dtoa_r+0xbd0>)
 80086b2:	f7ff baaf 	b.w	8007c14 <_dtoa_r+0xe4>
 80086b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	f47f aa86 	bne.w	8007bca <_dtoa_r+0x9a>
 80086be:	4b11      	ldr	r3, [pc, #68]	; (8008704 <_dtoa_r+0xbd4>)
 80086c0:	f7ff baa8 	b.w	8007c14 <_dtoa_r+0xe4>
 80086c4:	f1b9 0f00 	cmp.w	r9, #0
 80086c8:	dc03      	bgt.n	80086d2 <_dtoa_r+0xba2>
 80086ca:	9b05      	ldr	r3, [sp, #20]
 80086cc:	2b02      	cmp	r3, #2
 80086ce:	f73f aec9 	bgt.w	8008464 <_dtoa_r+0x934>
 80086d2:	9d00      	ldr	r5, [sp, #0]
 80086d4:	4631      	mov	r1, r6
 80086d6:	4658      	mov	r0, fp
 80086d8:	f7ff f99c 	bl	8007a14 <quorem>
 80086dc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80086e0:	f805 3b01 	strb.w	r3, [r5], #1
 80086e4:	9a00      	ldr	r2, [sp, #0]
 80086e6:	1aaa      	subs	r2, r5, r2
 80086e8:	4591      	cmp	r9, r2
 80086ea:	ddba      	ble.n	8008662 <_dtoa_r+0xb32>
 80086ec:	4659      	mov	r1, fp
 80086ee:	2300      	movs	r3, #0
 80086f0:	220a      	movs	r2, #10
 80086f2:	4620      	mov	r0, r4
 80086f4:	f000 fe24 	bl	8009340 <__multadd>
 80086f8:	4683      	mov	fp, r0
 80086fa:	e7eb      	b.n	80086d4 <_dtoa_r+0xba4>
 80086fc:	0800a51b 	.word	0x0800a51b
 8008700:	0800a424 	.word	0x0800a424
 8008704:	0800a498 	.word	0x0800a498

08008708 <__sflush_r>:
 8008708:	898a      	ldrh	r2, [r1, #12]
 800870a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800870e:	4605      	mov	r5, r0
 8008710:	0710      	lsls	r0, r2, #28
 8008712:	460c      	mov	r4, r1
 8008714:	d458      	bmi.n	80087c8 <__sflush_r+0xc0>
 8008716:	684b      	ldr	r3, [r1, #4]
 8008718:	2b00      	cmp	r3, #0
 800871a:	dc05      	bgt.n	8008728 <__sflush_r+0x20>
 800871c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800871e:	2b00      	cmp	r3, #0
 8008720:	dc02      	bgt.n	8008728 <__sflush_r+0x20>
 8008722:	2000      	movs	r0, #0
 8008724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008728:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800872a:	2e00      	cmp	r6, #0
 800872c:	d0f9      	beq.n	8008722 <__sflush_r+0x1a>
 800872e:	2300      	movs	r3, #0
 8008730:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008734:	682f      	ldr	r7, [r5, #0]
 8008736:	602b      	str	r3, [r5, #0]
 8008738:	d032      	beq.n	80087a0 <__sflush_r+0x98>
 800873a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800873c:	89a3      	ldrh	r3, [r4, #12]
 800873e:	075a      	lsls	r2, r3, #29
 8008740:	d505      	bpl.n	800874e <__sflush_r+0x46>
 8008742:	6863      	ldr	r3, [r4, #4]
 8008744:	1ac0      	subs	r0, r0, r3
 8008746:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008748:	b10b      	cbz	r3, 800874e <__sflush_r+0x46>
 800874a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800874c:	1ac0      	subs	r0, r0, r3
 800874e:	2300      	movs	r3, #0
 8008750:	4602      	mov	r2, r0
 8008752:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008754:	6a21      	ldr	r1, [r4, #32]
 8008756:	4628      	mov	r0, r5
 8008758:	47b0      	blx	r6
 800875a:	1c43      	adds	r3, r0, #1
 800875c:	89a3      	ldrh	r3, [r4, #12]
 800875e:	d106      	bne.n	800876e <__sflush_r+0x66>
 8008760:	6829      	ldr	r1, [r5, #0]
 8008762:	291d      	cmp	r1, #29
 8008764:	d82c      	bhi.n	80087c0 <__sflush_r+0xb8>
 8008766:	4a2a      	ldr	r2, [pc, #168]	; (8008810 <__sflush_r+0x108>)
 8008768:	40ca      	lsrs	r2, r1
 800876a:	07d6      	lsls	r6, r2, #31
 800876c:	d528      	bpl.n	80087c0 <__sflush_r+0xb8>
 800876e:	2200      	movs	r2, #0
 8008770:	6062      	str	r2, [r4, #4]
 8008772:	04d9      	lsls	r1, r3, #19
 8008774:	6922      	ldr	r2, [r4, #16]
 8008776:	6022      	str	r2, [r4, #0]
 8008778:	d504      	bpl.n	8008784 <__sflush_r+0x7c>
 800877a:	1c42      	adds	r2, r0, #1
 800877c:	d101      	bne.n	8008782 <__sflush_r+0x7a>
 800877e:	682b      	ldr	r3, [r5, #0]
 8008780:	b903      	cbnz	r3, 8008784 <__sflush_r+0x7c>
 8008782:	6560      	str	r0, [r4, #84]	; 0x54
 8008784:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008786:	602f      	str	r7, [r5, #0]
 8008788:	2900      	cmp	r1, #0
 800878a:	d0ca      	beq.n	8008722 <__sflush_r+0x1a>
 800878c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008790:	4299      	cmp	r1, r3
 8008792:	d002      	beq.n	800879a <__sflush_r+0x92>
 8008794:	4628      	mov	r0, r5
 8008796:	f001 fa3b 	bl	8009c10 <_free_r>
 800879a:	2000      	movs	r0, #0
 800879c:	6360      	str	r0, [r4, #52]	; 0x34
 800879e:	e7c1      	b.n	8008724 <__sflush_r+0x1c>
 80087a0:	6a21      	ldr	r1, [r4, #32]
 80087a2:	2301      	movs	r3, #1
 80087a4:	4628      	mov	r0, r5
 80087a6:	47b0      	blx	r6
 80087a8:	1c41      	adds	r1, r0, #1
 80087aa:	d1c7      	bne.n	800873c <__sflush_r+0x34>
 80087ac:	682b      	ldr	r3, [r5, #0]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d0c4      	beq.n	800873c <__sflush_r+0x34>
 80087b2:	2b1d      	cmp	r3, #29
 80087b4:	d001      	beq.n	80087ba <__sflush_r+0xb2>
 80087b6:	2b16      	cmp	r3, #22
 80087b8:	d101      	bne.n	80087be <__sflush_r+0xb6>
 80087ba:	602f      	str	r7, [r5, #0]
 80087bc:	e7b1      	b.n	8008722 <__sflush_r+0x1a>
 80087be:	89a3      	ldrh	r3, [r4, #12]
 80087c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087c4:	81a3      	strh	r3, [r4, #12]
 80087c6:	e7ad      	b.n	8008724 <__sflush_r+0x1c>
 80087c8:	690f      	ldr	r7, [r1, #16]
 80087ca:	2f00      	cmp	r7, #0
 80087cc:	d0a9      	beq.n	8008722 <__sflush_r+0x1a>
 80087ce:	0793      	lsls	r3, r2, #30
 80087d0:	680e      	ldr	r6, [r1, #0]
 80087d2:	bf08      	it	eq
 80087d4:	694b      	ldreq	r3, [r1, #20]
 80087d6:	600f      	str	r7, [r1, #0]
 80087d8:	bf18      	it	ne
 80087da:	2300      	movne	r3, #0
 80087dc:	eba6 0807 	sub.w	r8, r6, r7
 80087e0:	608b      	str	r3, [r1, #8]
 80087e2:	f1b8 0f00 	cmp.w	r8, #0
 80087e6:	dd9c      	ble.n	8008722 <__sflush_r+0x1a>
 80087e8:	6a21      	ldr	r1, [r4, #32]
 80087ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80087ec:	4643      	mov	r3, r8
 80087ee:	463a      	mov	r2, r7
 80087f0:	4628      	mov	r0, r5
 80087f2:	47b0      	blx	r6
 80087f4:	2800      	cmp	r0, #0
 80087f6:	dc06      	bgt.n	8008806 <__sflush_r+0xfe>
 80087f8:	89a3      	ldrh	r3, [r4, #12]
 80087fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087fe:	81a3      	strh	r3, [r4, #12]
 8008800:	f04f 30ff 	mov.w	r0, #4294967295
 8008804:	e78e      	b.n	8008724 <__sflush_r+0x1c>
 8008806:	4407      	add	r7, r0
 8008808:	eba8 0800 	sub.w	r8, r8, r0
 800880c:	e7e9      	b.n	80087e2 <__sflush_r+0xda>
 800880e:	bf00      	nop
 8008810:	20400001 	.word	0x20400001

08008814 <_fflush_r>:
 8008814:	b538      	push	{r3, r4, r5, lr}
 8008816:	690b      	ldr	r3, [r1, #16]
 8008818:	4605      	mov	r5, r0
 800881a:	460c      	mov	r4, r1
 800881c:	b913      	cbnz	r3, 8008824 <_fflush_r+0x10>
 800881e:	2500      	movs	r5, #0
 8008820:	4628      	mov	r0, r5
 8008822:	bd38      	pop	{r3, r4, r5, pc}
 8008824:	b118      	cbz	r0, 800882e <_fflush_r+0x1a>
 8008826:	6983      	ldr	r3, [r0, #24]
 8008828:	b90b      	cbnz	r3, 800882e <_fflush_r+0x1a>
 800882a:	f000 f887 	bl	800893c <__sinit>
 800882e:	4b14      	ldr	r3, [pc, #80]	; (8008880 <_fflush_r+0x6c>)
 8008830:	429c      	cmp	r4, r3
 8008832:	d11b      	bne.n	800886c <_fflush_r+0x58>
 8008834:	686c      	ldr	r4, [r5, #4]
 8008836:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d0ef      	beq.n	800881e <_fflush_r+0xa>
 800883e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008840:	07d0      	lsls	r0, r2, #31
 8008842:	d404      	bmi.n	800884e <_fflush_r+0x3a>
 8008844:	0599      	lsls	r1, r3, #22
 8008846:	d402      	bmi.n	800884e <_fflush_r+0x3a>
 8008848:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800884a:	f000 fc88 	bl	800915e <__retarget_lock_acquire_recursive>
 800884e:	4628      	mov	r0, r5
 8008850:	4621      	mov	r1, r4
 8008852:	f7ff ff59 	bl	8008708 <__sflush_r>
 8008856:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008858:	07da      	lsls	r2, r3, #31
 800885a:	4605      	mov	r5, r0
 800885c:	d4e0      	bmi.n	8008820 <_fflush_r+0xc>
 800885e:	89a3      	ldrh	r3, [r4, #12]
 8008860:	059b      	lsls	r3, r3, #22
 8008862:	d4dd      	bmi.n	8008820 <_fflush_r+0xc>
 8008864:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008866:	f000 fc7b 	bl	8009160 <__retarget_lock_release_recursive>
 800886a:	e7d9      	b.n	8008820 <_fflush_r+0xc>
 800886c:	4b05      	ldr	r3, [pc, #20]	; (8008884 <_fflush_r+0x70>)
 800886e:	429c      	cmp	r4, r3
 8008870:	d101      	bne.n	8008876 <_fflush_r+0x62>
 8008872:	68ac      	ldr	r4, [r5, #8]
 8008874:	e7df      	b.n	8008836 <_fflush_r+0x22>
 8008876:	4b04      	ldr	r3, [pc, #16]	; (8008888 <_fflush_r+0x74>)
 8008878:	429c      	cmp	r4, r3
 800887a:	bf08      	it	eq
 800887c:	68ec      	ldreq	r4, [r5, #12]
 800887e:	e7da      	b.n	8008836 <_fflush_r+0x22>
 8008880:	0800a54c 	.word	0x0800a54c
 8008884:	0800a56c 	.word	0x0800a56c
 8008888:	0800a52c 	.word	0x0800a52c

0800888c <std>:
 800888c:	2300      	movs	r3, #0
 800888e:	b510      	push	{r4, lr}
 8008890:	4604      	mov	r4, r0
 8008892:	e9c0 3300 	strd	r3, r3, [r0]
 8008896:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800889a:	6083      	str	r3, [r0, #8]
 800889c:	8181      	strh	r1, [r0, #12]
 800889e:	6643      	str	r3, [r0, #100]	; 0x64
 80088a0:	81c2      	strh	r2, [r0, #14]
 80088a2:	6183      	str	r3, [r0, #24]
 80088a4:	4619      	mov	r1, r3
 80088a6:	2208      	movs	r2, #8
 80088a8:	305c      	adds	r0, #92	; 0x5c
 80088aa:	f7fd fcc1 	bl	8006230 <memset>
 80088ae:	4b05      	ldr	r3, [pc, #20]	; (80088c4 <std+0x38>)
 80088b0:	6263      	str	r3, [r4, #36]	; 0x24
 80088b2:	4b05      	ldr	r3, [pc, #20]	; (80088c8 <std+0x3c>)
 80088b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80088b6:	4b05      	ldr	r3, [pc, #20]	; (80088cc <std+0x40>)
 80088b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80088ba:	4b05      	ldr	r3, [pc, #20]	; (80088d0 <std+0x44>)
 80088bc:	6224      	str	r4, [r4, #32]
 80088be:	6323      	str	r3, [r4, #48]	; 0x30
 80088c0:	bd10      	pop	{r4, pc}
 80088c2:	bf00      	nop
 80088c4:	0800a049 	.word	0x0800a049
 80088c8:	0800a06b 	.word	0x0800a06b
 80088cc:	0800a0a3 	.word	0x0800a0a3
 80088d0:	0800a0c7 	.word	0x0800a0c7

080088d4 <_cleanup_r>:
 80088d4:	4901      	ldr	r1, [pc, #4]	; (80088dc <_cleanup_r+0x8>)
 80088d6:	f000 b8af 	b.w	8008a38 <_fwalk_reent>
 80088da:	bf00      	nop
 80088dc:	08008815 	.word	0x08008815

080088e0 <__sfmoreglue>:
 80088e0:	b570      	push	{r4, r5, r6, lr}
 80088e2:	1e4a      	subs	r2, r1, #1
 80088e4:	2568      	movs	r5, #104	; 0x68
 80088e6:	4355      	muls	r5, r2
 80088e8:	460e      	mov	r6, r1
 80088ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80088ee:	f001 f9df 	bl	8009cb0 <_malloc_r>
 80088f2:	4604      	mov	r4, r0
 80088f4:	b140      	cbz	r0, 8008908 <__sfmoreglue+0x28>
 80088f6:	2100      	movs	r1, #0
 80088f8:	e9c0 1600 	strd	r1, r6, [r0]
 80088fc:	300c      	adds	r0, #12
 80088fe:	60a0      	str	r0, [r4, #8]
 8008900:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008904:	f7fd fc94 	bl	8006230 <memset>
 8008908:	4620      	mov	r0, r4
 800890a:	bd70      	pop	{r4, r5, r6, pc}

0800890c <__sfp_lock_acquire>:
 800890c:	4801      	ldr	r0, [pc, #4]	; (8008914 <__sfp_lock_acquire+0x8>)
 800890e:	f000 bc26 	b.w	800915e <__retarget_lock_acquire_recursive>
 8008912:	bf00      	nop
 8008914:	20000728 	.word	0x20000728

08008918 <__sfp_lock_release>:
 8008918:	4801      	ldr	r0, [pc, #4]	; (8008920 <__sfp_lock_release+0x8>)
 800891a:	f000 bc21 	b.w	8009160 <__retarget_lock_release_recursive>
 800891e:	bf00      	nop
 8008920:	20000728 	.word	0x20000728

08008924 <__sinit_lock_acquire>:
 8008924:	4801      	ldr	r0, [pc, #4]	; (800892c <__sinit_lock_acquire+0x8>)
 8008926:	f000 bc1a 	b.w	800915e <__retarget_lock_acquire_recursive>
 800892a:	bf00      	nop
 800892c:	20000723 	.word	0x20000723

08008930 <__sinit_lock_release>:
 8008930:	4801      	ldr	r0, [pc, #4]	; (8008938 <__sinit_lock_release+0x8>)
 8008932:	f000 bc15 	b.w	8009160 <__retarget_lock_release_recursive>
 8008936:	bf00      	nop
 8008938:	20000723 	.word	0x20000723

0800893c <__sinit>:
 800893c:	b510      	push	{r4, lr}
 800893e:	4604      	mov	r4, r0
 8008940:	f7ff fff0 	bl	8008924 <__sinit_lock_acquire>
 8008944:	69a3      	ldr	r3, [r4, #24]
 8008946:	b11b      	cbz	r3, 8008950 <__sinit+0x14>
 8008948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800894c:	f7ff bff0 	b.w	8008930 <__sinit_lock_release>
 8008950:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008954:	6523      	str	r3, [r4, #80]	; 0x50
 8008956:	4b13      	ldr	r3, [pc, #76]	; (80089a4 <__sinit+0x68>)
 8008958:	4a13      	ldr	r2, [pc, #76]	; (80089a8 <__sinit+0x6c>)
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	62a2      	str	r2, [r4, #40]	; 0x28
 800895e:	42a3      	cmp	r3, r4
 8008960:	bf04      	itt	eq
 8008962:	2301      	moveq	r3, #1
 8008964:	61a3      	streq	r3, [r4, #24]
 8008966:	4620      	mov	r0, r4
 8008968:	f000 f820 	bl	80089ac <__sfp>
 800896c:	6060      	str	r0, [r4, #4]
 800896e:	4620      	mov	r0, r4
 8008970:	f000 f81c 	bl	80089ac <__sfp>
 8008974:	60a0      	str	r0, [r4, #8]
 8008976:	4620      	mov	r0, r4
 8008978:	f000 f818 	bl	80089ac <__sfp>
 800897c:	2200      	movs	r2, #0
 800897e:	60e0      	str	r0, [r4, #12]
 8008980:	2104      	movs	r1, #4
 8008982:	6860      	ldr	r0, [r4, #4]
 8008984:	f7ff ff82 	bl	800888c <std>
 8008988:	68a0      	ldr	r0, [r4, #8]
 800898a:	2201      	movs	r2, #1
 800898c:	2109      	movs	r1, #9
 800898e:	f7ff ff7d 	bl	800888c <std>
 8008992:	68e0      	ldr	r0, [r4, #12]
 8008994:	2202      	movs	r2, #2
 8008996:	2112      	movs	r1, #18
 8008998:	f7ff ff78 	bl	800888c <std>
 800899c:	2301      	movs	r3, #1
 800899e:	61a3      	str	r3, [r4, #24]
 80089a0:	e7d2      	b.n	8008948 <__sinit+0xc>
 80089a2:	bf00      	nop
 80089a4:	0800a410 	.word	0x0800a410
 80089a8:	080088d5 	.word	0x080088d5

080089ac <__sfp>:
 80089ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089ae:	4607      	mov	r7, r0
 80089b0:	f7ff ffac 	bl	800890c <__sfp_lock_acquire>
 80089b4:	4b1e      	ldr	r3, [pc, #120]	; (8008a30 <__sfp+0x84>)
 80089b6:	681e      	ldr	r6, [r3, #0]
 80089b8:	69b3      	ldr	r3, [r6, #24]
 80089ba:	b913      	cbnz	r3, 80089c2 <__sfp+0x16>
 80089bc:	4630      	mov	r0, r6
 80089be:	f7ff ffbd 	bl	800893c <__sinit>
 80089c2:	3648      	adds	r6, #72	; 0x48
 80089c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80089c8:	3b01      	subs	r3, #1
 80089ca:	d503      	bpl.n	80089d4 <__sfp+0x28>
 80089cc:	6833      	ldr	r3, [r6, #0]
 80089ce:	b30b      	cbz	r3, 8008a14 <__sfp+0x68>
 80089d0:	6836      	ldr	r6, [r6, #0]
 80089d2:	e7f7      	b.n	80089c4 <__sfp+0x18>
 80089d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80089d8:	b9d5      	cbnz	r5, 8008a10 <__sfp+0x64>
 80089da:	4b16      	ldr	r3, [pc, #88]	; (8008a34 <__sfp+0x88>)
 80089dc:	60e3      	str	r3, [r4, #12]
 80089de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80089e2:	6665      	str	r5, [r4, #100]	; 0x64
 80089e4:	f000 fbba 	bl	800915c <__retarget_lock_init_recursive>
 80089e8:	f7ff ff96 	bl	8008918 <__sfp_lock_release>
 80089ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80089f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80089f4:	6025      	str	r5, [r4, #0]
 80089f6:	61a5      	str	r5, [r4, #24]
 80089f8:	2208      	movs	r2, #8
 80089fa:	4629      	mov	r1, r5
 80089fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008a00:	f7fd fc16 	bl	8006230 <memset>
 8008a04:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008a08:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008a0c:	4620      	mov	r0, r4
 8008a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a10:	3468      	adds	r4, #104	; 0x68
 8008a12:	e7d9      	b.n	80089c8 <__sfp+0x1c>
 8008a14:	2104      	movs	r1, #4
 8008a16:	4638      	mov	r0, r7
 8008a18:	f7ff ff62 	bl	80088e0 <__sfmoreglue>
 8008a1c:	4604      	mov	r4, r0
 8008a1e:	6030      	str	r0, [r6, #0]
 8008a20:	2800      	cmp	r0, #0
 8008a22:	d1d5      	bne.n	80089d0 <__sfp+0x24>
 8008a24:	f7ff ff78 	bl	8008918 <__sfp_lock_release>
 8008a28:	230c      	movs	r3, #12
 8008a2a:	603b      	str	r3, [r7, #0]
 8008a2c:	e7ee      	b.n	8008a0c <__sfp+0x60>
 8008a2e:	bf00      	nop
 8008a30:	0800a410 	.word	0x0800a410
 8008a34:	ffff0001 	.word	0xffff0001

08008a38 <_fwalk_reent>:
 8008a38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a3c:	4606      	mov	r6, r0
 8008a3e:	4688      	mov	r8, r1
 8008a40:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008a44:	2700      	movs	r7, #0
 8008a46:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008a4a:	f1b9 0901 	subs.w	r9, r9, #1
 8008a4e:	d505      	bpl.n	8008a5c <_fwalk_reent+0x24>
 8008a50:	6824      	ldr	r4, [r4, #0]
 8008a52:	2c00      	cmp	r4, #0
 8008a54:	d1f7      	bne.n	8008a46 <_fwalk_reent+0xe>
 8008a56:	4638      	mov	r0, r7
 8008a58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a5c:	89ab      	ldrh	r3, [r5, #12]
 8008a5e:	2b01      	cmp	r3, #1
 8008a60:	d907      	bls.n	8008a72 <_fwalk_reent+0x3a>
 8008a62:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a66:	3301      	adds	r3, #1
 8008a68:	d003      	beq.n	8008a72 <_fwalk_reent+0x3a>
 8008a6a:	4629      	mov	r1, r5
 8008a6c:	4630      	mov	r0, r6
 8008a6e:	47c0      	blx	r8
 8008a70:	4307      	orrs	r7, r0
 8008a72:	3568      	adds	r5, #104	; 0x68
 8008a74:	e7e9      	b.n	8008a4a <_fwalk_reent+0x12>

08008a76 <rshift>:
 8008a76:	6903      	ldr	r3, [r0, #16]
 8008a78:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008a7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008a80:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008a84:	f100 0414 	add.w	r4, r0, #20
 8008a88:	dd45      	ble.n	8008b16 <rshift+0xa0>
 8008a8a:	f011 011f 	ands.w	r1, r1, #31
 8008a8e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008a92:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008a96:	d10c      	bne.n	8008ab2 <rshift+0x3c>
 8008a98:	f100 0710 	add.w	r7, r0, #16
 8008a9c:	4629      	mov	r1, r5
 8008a9e:	42b1      	cmp	r1, r6
 8008aa0:	d334      	bcc.n	8008b0c <rshift+0x96>
 8008aa2:	1a9b      	subs	r3, r3, r2
 8008aa4:	009b      	lsls	r3, r3, #2
 8008aa6:	1eea      	subs	r2, r5, #3
 8008aa8:	4296      	cmp	r6, r2
 8008aaa:	bf38      	it	cc
 8008aac:	2300      	movcc	r3, #0
 8008aae:	4423      	add	r3, r4
 8008ab0:	e015      	b.n	8008ade <rshift+0x68>
 8008ab2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008ab6:	f1c1 0820 	rsb	r8, r1, #32
 8008aba:	40cf      	lsrs	r7, r1
 8008abc:	f105 0e04 	add.w	lr, r5, #4
 8008ac0:	46a1      	mov	r9, r4
 8008ac2:	4576      	cmp	r6, lr
 8008ac4:	46f4      	mov	ip, lr
 8008ac6:	d815      	bhi.n	8008af4 <rshift+0x7e>
 8008ac8:	1a9b      	subs	r3, r3, r2
 8008aca:	009a      	lsls	r2, r3, #2
 8008acc:	3a04      	subs	r2, #4
 8008ace:	3501      	adds	r5, #1
 8008ad0:	42ae      	cmp	r6, r5
 8008ad2:	bf38      	it	cc
 8008ad4:	2200      	movcc	r2, #0
 8008ad6:	18a3      	adds	r3, r4, r2
 8008ad8:	50a7      	str	r7, [r4, r2]
 8008ada:	b107      	cbz	r7, 8008ade <rshift+0x68>
 8008adc:	3304      	adds	r3, #4
 8008ade:	1b1a      	subs	r2, r3, r4
 8008ae0:	42a3      	cmp	r3, r4
 8008ae2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008ae6:	bf08      	it	eq
 8008ae8:	2300      	moveq	r3, #0
 8008aea:	6102      	str	r2, [r0, #16]
 8008aec:	bf08      	it	eq
 8008aee:	6143      	streq	r3, [r0, #20]
 8008af0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008af4:	f8dc c000 	ldr.w	ip, [ip]
 8008af8:	fa0c fc08 	lsl.w	ip, ip, r8
 8008afc:	ea4c 0707 	orr.w	r7, ip, r7
 8008b00:	f849 7b04 	str.w	r7, [r9], #4
 8008b04:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008b08:	40cf      	lsrs	r7, r1
 8008b0a:	e7da      	b.n	8008ac2 <rshift+0x4c>
 8008b0c:	f851 cb04 	ldr.w	ip, [r1], #4
 8008b10:	f847 cf04 	str.w	ip, [r7, #4]!
 8008b14:	e7c3      	b.n	8008a9e <rshift+0x28>
 8008b16:	4623      	mov	r3, r4
 8008b18:	e7e1      	b.n	8008ade <rshift+0x68>

08008b1a <__hexdig_fun>:
 8008b1a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008b1e:	2b09      	cmp	r3, #9
 8008b20:	d802      	bhi.n	8008b28 <__hexdig_fun+0xe>
 8008b22:	3820      	subs	r0, #32
 8008b24:	b2c0      	uxtb	r0, r0
 8008b26:	4770      	bx	lr
 8008b28:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008b2c:	2b05      	cmp	r3, #5
 8008b2e:	d801      	bhi.n	8008b34 <__hexdig_fun+0x1a>
 8008b30:	3847      	subs	r0, #71	; 0x47
 8008b32:	e7f7      	b.n	8008b24 <__hexdig_fun+0xa>
 8008b34:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008b38:	2b05      	cmp	r3, #5
 8008b3a:	d801      	bhi.n	8008b40 <__hexdig_fun+0x26>
 8008b3c:	3827      	subs	r0, #39	; 0x27
 8008b3e:	e7f1      	b.n	8008b24 <__hexdig_fun+0xa>
 8008b40:	2000      	movs	r0, #0
 8008b42:	4770      	bx	lr

08008b44 <__gethex>:
 8008b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b48:	ed2d 8b02 	vpush	{d8}
 8008b4c:	b089      	sub	sp, #36	; 0x24
 8008b4e:	ee08 0a10 	vmov	s16, r0
 8008b52:	9304      	str	r3, [sp, #16]
 8008b54:	4bbc      	ldr	r3, [pc, #752]	; (8008e48 <__gethex+0x304>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	9301      	str	r3, [sp, #4]
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	468b      	mov	fp, r1
 8008b5e:	4690      	mov	r8, r2
 8008b60:	f7f7 fb56 	bl	8000210 <strlen>
 8008b64:	9b01      	ldr	r3, [sp, #4]
 8008b66:	f8db 2000 	ldr.w	r2, [fp]
 8008b6a:	4403      	add	r3, r0
 8008b6c:	4682      	mov	sl, r0
 8008b6e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008b72:	9305      	str	r3, [sp, #20]
 8008b74:	1c93      	adds	r3, r2, #2
 8008b76:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008b7a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008b7e:	32fe      	adds	r2, #254	; 0xfe
 8008b80:	18d1      	adds	r1, r2, r3
 8008b82:	461f      	mov	r7, r3
 8008b84:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008b88:	9100      	str	r1, [sp, #0]
 8008b8a:	2830      	cmp	r0, #48	; 0x30
 8008b8c:	d0f8      	beq.n	8008b80 <__gethex+0x3c>
 8008b8e:	f7ff ffc4 	bl	8008b1a <__hexdig_fun>
 8008b92:	4604      	mov	r4, r0
 8008b94:	2800      	cmp	r0, #0
 8008b96:	d13a      	bne.n	8008c0e <__gethex+0xca>
 8008b98:	9901      	ldr	r1, [sp, #4]
 8008b9a:	4652      	mov	r2, sl
 8008b9c:	4638      	mov	r0, r7
 8008b9e:	f001 fa96 	bl	800a0ce <strncmp>
 8008ba2:	4605      	mov	r5, r0
 8008ba4:	2800      	cmp	r0, #0
 8008ba6:	d168      	bne.n	8008c7a <__gethex+0x136>
 8008ba8:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008bac:	eb07 060a 	add.w	r6, r7, sl
 8008bb0:	f7ff ffb3 	bl	8008b1a <__hexdig_fun>
 8008bb4:	2800      	cmp	r0, #0
 8008bb6:	d062      	beq.n	8008c7e <__gethex+0x13a>
 8008bb8:	4633      	mov	r3, r6
 8008bba:	7818      	ldrb	r0, [r3, #0]
 8008bbc:	2830      	cmp	r0, #48	; 0x30
 8008bbe:	461f      	mov	r7, r3
 8008bc0:	f103 0301 	add.w	r3, r3, #1
 8008bc4:	d0f9      	beq.n	8008bba <__gethex+0x76>
 8008bc6:	f7ff ffa8 	bl	8008b1a <__hexdig_fun>
 8008bca:	2301      	movs	r3, #1
 8008bcc:	fab0 f480 	clz	r4, r0
 8008bd0:	0964      	lsrs	r4, r4, #5
 8008bd2:	4635      	mov	r5, r6
 8008bd4:	9300      	str	r3, [sp, #0]
 8008bd6:	463a      	mov	r2, r7
 8008bd8:	4616      	mov	r6, r2
 8008bda:	3201      	adds	r2, #1
 8008bdc:	7830      	ldrb	r0, [r6, #0]
 8008bde:	f7ff ff9c 	bl	8008b1a <__hexdig_fun>
 8008be2:	2800      	cmp	r0, #0
 8008be4:	d1f8      	bne.n	8008bd8 <__gethex+0x94>
 8008be6:	9901      	ldr	r1, [sp, #4]
 8008be8:	4652      	mov	r2, sl
 8008bea:	4630      	mov	r0, r6
 8008bec:	f001 fa6f 	bl	800a0ce <strncmp>
 8008bf0:	b980      	cbnz	r0, 8008c14 <__gethex+0xd0>
 8008bf2:	b94d      	cbnz	r5, 8008c08 <__gethex+0xc4>
 8008bf4:	eb06 050a 	add.w	r5, r6, sl
 8008bf8:	462a      	mov	r2, r5
 8008bfa:	4616      	mov	r6, r2
 8008bfc:	3201      	adds	r2, #1
 8008bfe:	7830      	ldrb	r0, [r6, #0]
 8008c00:	f7ff ff8b 	bl	8008b1a <__hexdig_fun>
 8008c04:	2800      	cmp	r0, #0
 8008c06:	d1f8      	bne.n	8008bfa <__gethex+0xb6>
 8008c08:	1bad      	subs	r5, r5, r6
 8008c0a:	00ad      	lsls	r5, r5, #2
 8008c0c:	e004      	b.n	8008c18 <__gethex+0xd4>
 8008c0e:	2400      	movs	r4, #0
 8008c10:	4625      	mov	r5, r4
 8008c12:	e7e0      	b.n	8008bd6 <__gethex+0x92>
 8008c14:	2d00      	cmp	r5, #0
 8008c16:	d1f7      	bne.n	8008c08 <__gethex+0xc4>
 8008c18:	7833      	ldrb	r3, [r6, #0]
 8008c1a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008c1e:	2b50      	cmp	r3, #80	; 0x50
 8008c20:	d13b      	bne.n	8008c9a <__gethex+0x156>
 8008c22:	7873      	ldrb	r3, [r6, #1]
 8008c24:	2b2b      	cmp	r3, #43	; 0x2b
 8008c26:	d02c      	beq.n	8008c82 <__gethex+0x13e>
 8008c28:	2b2d      	cmp	r3, #45	; 0x2d
 8008c2a:	d02e      	beq.n	8008c8a <__gethex+0x146>
 8008c2c:	1c71      	adds	r1, r6, #1
 8008c2e:	f04f 0900 	mov.w	r9, #0
 8008c32:	7808      	ldrb	r0, [r1, #0]
 8008c34:	f7ff ff71 	bl	8008b1a <__hexdig_fun>
 8008c38:	1e43      	subs	r3, r0, #1
 8008c3a:	b2db      	uxtb	r3, r3
 8008c3c:	2b18      	cmp	r3, #24
 8008c3e:	d82c      	bhi.n	8008c9a <__gethex+0x156>
 8008c40:	f1a0 0210 	sub.w	r2, r0, #16
 8008c44:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008c48:	f7ff ff67 	bl	8008b1a <__hexdig_fun>
 8008c4c:	1e43      	subs	r3, r0, #1
 8008c4e:	b2db      	uxtb	r3, r3
 8008c50:	2b18      	cmp	r3, #24
 8008c52:	d91d      	bls.n	8008c90 <__gethex+0x14c>
 8008c54:	f1b9 0f00 	cmp.w	r9, #0
 8008c58:	d000      	beq.n	8008c5c <__gethex+0x118>
 8008c5a:	4252      	negs	r2, r2
 8008c5c:	4415      	add	r5, r2
 8008c5e:	f8cb 1000 	str.w	r1, [fp]
 8008c62:	b1e4      	cbz	r4, 8008c9e <__gethex+0x15a>
 8008c64:	9b00      	ldr	r3, [sp, #0]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	bf14      	ite	ne
 8008c6a:	2700      	movne	r7, #0
 8008c6c:	2706      	moveq	r7, #6
 8008c6e:	4638      	mov	r0, r7
 8008c70:	b009      	add	sp, #36	; 0x24
 8008c72:	ecbd 8b02 	vpop	{d8}
 8008c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c7a:	463e      	mov	r6, r7
 8008c7c:	4625      	mov	r5, r4
 8008c7e:	2401      	movs	r4, #1
 8008c80:	e7ca      	b.n	8008c18 <__gethex+0xd4>
 8008c82:	f04f 0900 	mov.w	r9, #0
 8008c86:	1cb1      	adds	r1, r6, #2
 8008c88:	e7d3      	b.n	8008c32 <__gethex+0xee>
 8008c8a:	f04f 0901 	mov.w	r9, #1
 8008c8e:	e7fa      	b.n	8008c86 <__gethex+0x142>
 8008c90:	230a      	movs	r3, #10
 8008c92:	fb03 0202 	mla	r2, r3, r2, r0
 8008c96:	3a10      	subs	r2, #16
 8008c98:	e7d4      	b.n	8008c44 <__gethex+0x100>
 8008c9a:	4631      	mov	r1, r6
 8008c9c:	e7df      	b.n	8008c5e <__gethex+0x11a>
 8008c9e:	1bf3      	subs	r3, r6, r7
 8008ca0:	3b01      	subs	r3, #1
 8008ca2:	4621      	mov	r1, r4
 8008ca4:	2b07      	cmp	r3, #7
 8008ca6:	dc0b      	bgt.n	8008cc0 <__gethex+0x17c>
 8008ca8:	ee18 0a10 	vmov	r0, s16
 8008cac:	f000 fae6 	bl	800927c <_Balloc>
 8008cb0:	4604      	mov	r4, r0
 8008cb2:	b940      	cbnz	r0, 8008cc6 <__gethex+0x182>
 8008cb4:	4b65      	ldr	r3, [pc, #404]	; (8008e4c <__gethex+0x308>)
 8008cb6:	4602      	mov	r2, r0
 8008cb8:	21de      	movs	r1, #222	; 0xde
 8008cba:	4865      	ldr	r0, [pc, #404]	; (8008e50 <__gethex+0x30c>)
 8008cbc:	f001 fa38 	bl	800a130 <__assert_func>
 8008cc0:	3101      	adds	r1, #1
 8008cc2:	105b      	asrs	r3, r3, #1
 8008cc4:	e7ee      	b.n	8008ca4 <__gethex+0x160>
 8008cc6:	f100 0914 	add.w	r9, r0, #20
 8008cca:	f04f 0b00 	mov.w	fp, #0
 8008cce:	f1ca 0301 	rsb	r3, sl, #1
 8008cd2:	f8cd 9008 	str.w	r9, [sp, #8]
 8008cd6:	f8cd b000 	str.w	fp, [sp]
 8008cda:	9306      	str	r3, [sp, #24]
 8008cdc:	42b7      	cmp	r7, r6
 8008cde:	d340      	bcc.n	8008d62 <__gethex+0x21e>
 8008ce0:	9802      	ldr	r0, [sp, #8]
 8008ce2:	9b00      	ldr	r3, [sp, #0]
 8008ce4:	f840 3b04 	str.w	r3, [r0], #4
 8008ce8:	eba0 0009 	sub.w	r0, r0, r9
 8008cec:	1080      	asrs	r0, r0, #2
 8008cee:	0146      	lsls	r6, r0, #5
 8008cf0:	6120      	str	r0, [r4, #16]
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	f000 fbb8 	bl	8009468 <__hi0bits>
 8008cf8:	1a30      	subs	r0, r6, r0
 8008cfa:	f8d8 6000 	ldr.w	r6, [r8]
 8008cfe:	42b0      	cmp	r0, r6
 8008d00:	dd63      	ble.n	8008dca <__gethex+0x286>
 8008d02:	1b87      	subs	r7, r0, r6
 8008d04:	4639      	mov	r1, r7
 8008d06:	4620      	mov	r0, r4
 8008d08:	f000 ff52 	bl	8009bb0 <__any_on>
 8008d0c:	4682      	mov	sl, r0
 8008d0e:	b1a8      	cbz	r0, 8008d3c <__gethex+0x1f8>
 8008d10:	1e7b      	subs	r3, r7, #1
 8008d12:	1159      	asrs	r1, r3, #5
 8008d14:	f003 021f 	and.w	r2, r3, #31
 8008d18:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008d1c:	f04f 0a01 	mov.w	sl, #1
 8008d20:	fa0a f202 	lsl.w	r2, sl, r2
 8008d24:	420a      	tst	r2, r1
 8008d26:	d009      	beq.n	8008d3c <__gethex+0x1f8>
 8008d28:	4553      	cmp	r3, sl
 8008d2a:	dd05      	ble.n	8008d38 <__gethex+0x1f4>
 8008d2c:	1eb9      	subs	r1, r7, #2
 8008d2e:	4620      	mov	r0, r4
 8008d30:	f000 ff3e 	bl	8009bb0 <__any_on>
 8008d34:	2800      	cmp	r0, #0
 8008d36:	d145      	bne.n	8008dc4 <__gethex+0x280>
 8008d38:	f04f 0a02 	mov.w	sl, #2
 8008d3c:	4639      	mov	r1, r7
 8008d3e:	4620      	mov	r0, r4
 8008d40:	f7ff fe99 	bl	8008a76 <rshift>
 8008d44:	443d      	add	r5, r7
 8008d46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008d4a:	42ab      	cmp	r3, r5
 8008d4c:	da4c      	bge.n	8008de8 <__gethex+0x2a4>
 8008d4e:	ee18 0a10 	vmov	r0, s16
 8008d52:	4621      	mov	r1, r4
 8008d54:	f000 fad2 	bl	80092fc <_Bfree>
 8008d58:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	6013      	str	r3, [r2, #0]
 8008d5e:	27a3      	movs	r7, #163	; 0xa3
 8008d60:	e785      	b.n	8008c6e <__gethex+0x12a>
 8008d62:	1e73      	subs	r3, r6, #1
 8008d64:	9a05      	ldr	r2, [sp, #20]
 8008d66:	9303      	str	r3, [sp, #12]
 8008d68:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d019      	beq.n	8008da4 <__gethex+0x260>
 8008d70:	f1bb 0f20 	cmp.w	fp, #32
 8008d74:	d107      	bne.n	8008d86 <__gethex+0x242>
 8008d76:	9b02      	ldr	r3, [sp, #8]
 8008d78:	9a00      	ldr	r2, [sp, #0]
 8008d7a:	f843 2b04 	str.w	r2, [r3], #4
 8008d7e:	9302      	str	r3, [sp, #8]
 8008d80:	2300      	movs	r3, #0
 8008d82:	9300      	str	r3, [sp, #0]
 8008d84:	469b      	mov	fp, r3
 8008d86:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008d8a:	f7ff fec6 	bl	8008b1a <__hexdig_fun>
 8008d8e:	9b00      	ldr	r3, [sp, #0]
 8008d90:	f000 000f 	and.w	r0, r0, #15
 8008d94:	fa00 f00b 	lsl.w	r0, r0, fp
 8008d98:	4303      	orrs	r3, r0
 8008d9a:	9300      	str	r3, [sp, #0]
 8008d9c:	f10b 0b04 	add.w	fp, fp, #4
 8008da0:	9b03      	ldr	r3, [sp, #12]
 8008da2:	e00d      	b.n	8008dc0 <__gethex+0x27c>
 8008da4:	9b03      	ldr	r3, [sp, #12]
 8008da6:	9a06      	ldr	r2, [sp, #24]
 8008da8:	4413      	add	r3, r2
 8008daa:	42bb      	cmp	r3, r7
 8008dac:	d3e0      	bcc.n	8008d70 <__gethex+0x22c>
 8008dae:	4618      	mov	r0, r3
 8008db0:	9901      	ldr	r1, [sp, #4]
 8008db2:	9307      	str	r3, [sp, #28]
 8008db4:	4652      	mov	r2, sl
 8008db6:	f001 f98a 	bl	800a0ce <strncmp>
 8008dba:	9b07      	ldr	r3, [sp, #28]
 8008dbc:	2800      	cmp	r0, #0
 8008dbe:	d1d7      	bne.n	8008d70 <__gethex+0x22c>
 8008dc0:	461e      	mov	r6, r3
 8008dc2:	e78b      	b.n	8008cdc <__gethex+0x198>
 8008dc4:	f04f 0a03 	mov.w	sl, #3
 8008dc8:	e7b8      	b.n	8008d3c <__gethex+0x1f8>
 8008dca:	da0a      	bge.n	8008de2 <__gethex+0x29e>
 8008dcc:	1a37      	subs	r7, r6, r0
 8008dce:	4621      	mov	r1, r4
 8008dd0:	ee18 0a10 	vmov	r0, s16
 8008dd4:	463a      	mov	r2, r7
 8008dd6:	f000 fcad 	bl	8009734 <__lshift>
 8008dda:	1bed      	subs	r5, r5, r7
 8008ddc:	4604      	mov	r4, r0
 8008dde:	f100 0914 	add.w	r9, r0, #20
 8008de2:	f04f 0a00 	mov.w	sl, #0
 8008de6:	e7ae      	b.n	8008d46 <__gethex+0x202>
 8008de8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008dec:	42a8      	cmp	r0, r5
 8008dee:	dd72      	ble.n	8008ed6 <__gethex+0x392>
 8008df0:	1b45      	subs	r5, r0, r5
 8008df2:	42ae      	cmp	r6, r5
 8008df4:	dc36      	bgt.n	8008e64 <__gethex+0x320>
 8008df6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008dfa:	2b02      	cmp	r3, #2
 8008dfc:	d02a      	beq.n	8008e54 <__gethex+0x310>
 8008dfe:	2b03      	cmp	r3, #3
 8008e00:	d02c      	beq.n	8008e5c <__gethex+0x318>
 8008e02:	2b01      	cmp	r3, #1
 8008e04:	d115      	bne.n	8008e32 <__gethex+0x2ee>
 8008e06:	42ae      	cmp	r6, r5
 8008e08:	d113      	bne.n	8008e32 <__gethex+0x2ee>
 8008e0a:	2e01      	cmp	r6, #1
 8008e0c:	d10b      	bne.n	8008e26 <__gethex+0x2e2>
 8008e0e:	9a04      	ldr	r2, [sp, #16]
 8008e10:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008e14:	6013      	str	r3, [r2, #0]
 8008e16:	2301      	movs	r3, #1
 8008e18:	6123      	str	r3, [r4, #16]
 8008e1a:	f8c9 3000 	str.w	r3, [r9]
 8008e1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008e20:	2762      	movs	r7, #98	; 0x62
 8008e22:	601c      	str	r4, [r3, #0]
 8008e24:	e723      	b.n	8008c6e <__gethex+0x12a>
 8008e26:	1e71      	subs	r1, r6, #1
 8008e28:	4620      	mov	r0, r4
 8008e2a:	f000 fec1 	bl	8009bb0 <__any_on>
 8008e2e:	2800      	cmp	r0, #0
 8008e30:	d1ed      	bne.n	8008e0e <__gethex+0x2ca>
 8008e32:	ee18 0a10 	vmov	r0, s16
 8008e36:	4621      	mov	r1, r4
 8008e38:	f000 fa60 	bl	80092fc <_Bfree>
 8008e3c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008e3e:	2300      	movs	r3, #0
 8008e40:	6013      	str	r3, [r2, #0]
 8008e42:	2750      	movs	r7, #80	; 0x50
 8008e44:	e713      	b.n	8008c6e <__gethex+0x12a>
 8008e46:	bf00      	nop
 8008e48:	0800a5f8 	.word	0x0800a5f8
 8008e4c:	0800a51b 	.word	0x0800a51b
 8008e50:	0800a58c 	.word	0x0800a58c
 8008e54:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d1eb      	bne.n	8008e32 <__gethex+0x2ee>
 8008e5a:	e7d8      	b.n	8008e0e <__gethex+0x2ca>
 8008e5c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d1d5      	bne.n	8008e0e <__gethex+0x2ca>
 8008e62:	e7e6      	b.n	8008e32 <__gethex+0x2ee>
 8008e64:	1e6f      	subs	r7, r5, #1
 8008e66:	f1ba 0f00 	cmp.w	sl, #0
 8008e6a:	d131      	bne.n	8008ed0 <__gethex+0x38c>
 8008e6c:	b127      	cbz	r7, 8008e78 <__gethex+0x334>
 8008e6e:	4639      	mov	r1, r7
 8008e70:	4620      	mov	r0, r4
 8008e72:	f000 fe9d 	bl	8009bb0 <__any_on>
 8008e76:	4682      	mov	sl, r0
 8008e78:	117b      	asrs	r3, r7, #5
 8008e7a:	2101      	movs	r1, #1
 8008e7c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008e80:	f007 071f 	and.w	r7, r7, #31
 8008e84:	fa01 f707 	lsl.w	r7, r1, r7
 8008e88:	421f      	tst	r7, r3
 8008e8a:	4629      	mov	r1, r5
 8008e8c:	4620      	mov	r0, r4
 8008e8e:	bf18      	it	ne
 8008e90:	f04a 0a02 	orrne.w	sl, sl, #2
 8008e94:	1b76      	subs	r6, r6, r5
 8008e96:	f7ff fdee 	bl	8008a76 <rshift>
 8008e9a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008e9e:	2702      	movs	r7, #2
 8008ea0:	f1ba 0f00 	cmp.w	sl, #0
 8008ea4:	d048      	beq.n	8008f38 <__gethex+0x3f4>
 8008ea6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008eaa:	2b02      	cmp	r3, #2
 8008eac:	d015      	beq.n	8008eda <__gethex+0x396>
 8008eae:	2b03      	cmp	r3, #3
 8008eb0:	d017      	beq.n	8008ee2 <__gethex+0x39e>
 8008eb2:	2b01      	cmp	r3, #1
 8008eb4:	d109      	bne.n	8008eca <__gethex+0x386>
 8008eb6:	f01a 0f02 	tst.w	sl, #2
 8008eba:	d006      	beq.n	8008eca <__gethex+0x386>
 8008ebc:	f8d9 0000 	ldr.w	r0, [r9]
 8008ec0:	ea4a 0a00 	orr.w	sl, sl, r0
 8008ec4:	f01a 0f01 	tst.w	sl, #1
 8008ec8:	d10e      	bne.n	8008ee8 <__gethex+0x3a4>
 8008eca:	f047 0710 	orr.w	r7, r7, #16
 8008ece:	e033      	b.n	8008f38 <__gethex+0x3f4>
 8008ed0:	f04f 0a01 	mov.w	sl, #1
 8008ed4:	e7d0      	b.n	8008e78 <__gethex+0x334>
 8008ed6:	2701      	movs	r7, #1
 8008ed8:	e7e2      	b.n	8008ea0 <__gethex+0x35c>
 8008eda:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008edc:	f1c3 0301 	rsb	r3, r3, #1
 8008ee0:	9315      	str	r3, [sp, #84]	; 0x54
 8008ee2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d0f0      	beq.n	8008eca <__gethex+0x386>
 8008ee8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008eec:	f104 0314 	add.w	r3, r4, #20
 8008ef0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008ef4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008ef8:	f04f 0c00 	mov.w	ip, #0
 8008efc:	4618      	mov	r0, r3
 8008efe:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f02:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008f06:	d01c      	beq.n	8008f42 <__gethex+0x3fe>
 8008f08:	3201      	adds	r2, #1
 8008f0a:	6002      	str	r2, [r0, #0]
 8008f0c:	2f02      	cmp	r7, #2
 8008f0e:	f104 0314 	add.w	r3, r4, #20
 8008f12:	d13f      	bne.n	8008f94 <__gethex+0x450>
 8008f14:	f8d8 2000 	ldr.w	r2, [r8]
 8008f18:	3a01      	subs	r2, #1
 8008f1a:	42b2      	cmp	r2, r6
 8008f1c:	d10a      	bne.n	8008f34 <__gethex+0x3f0>
 8008f1e:	1171      	asrs	r1, r6, #5
 8008f20:	2201      	movs	r2, #1
 8008f22:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008f26:	f006 061f 	and.w	r6, r6, #31
 8008f2a:	fa02 f606 	lsl.w	r6, r2, r6
 8008f2e:	421e      	tst	r6, r3
 8008f30:	bf18      	it	ne
 8008f32:	4617      	movne	r7, r2
 8008f34:	f047 0720 	orr.w	r7, r7, #32
 8008f38:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008f3a:	601c      	str	r4, [r3, #0]
 8008f3c:	9b04      	ldr	r3, [sp, #16]
 8008f3e:	601d      	str	r5, [r3, #0]
 8008f40:	e695      	b.n	8008c6e <__gethex+0x12a>
 8008f42:	4299      	cmp	r1, r3
 8008f44:	f843 cc04 	str.w	ip, [r3, #-4]
 8008f48:	d8d8      	bhi.n	8008efc <__gethex+0x3b8>
 8008f4a:	68a3      	ldr	r3, [r4, #8]
 8008f4c:	459b      	cmp	fp, r3
 8008f4e:	db19      	blt.n	8008f84 <__gethex+0x440>
 8008f50:	6861      	ldr	r1, [r4, #4]
 8008f52:	ee18 0a10 	vmov	r0, s16
 8008f56:	3101      	adds	r1, #1
 8008f58:	f000 f990 	bl	800927c <_Balloc>
 8008f5c:	4681      	mov	r9, r0
 8008f5e:	b918      	cbnz	r0, 8008f68 <__gethex+0x424>
 8008f60:	4b1a      	ldr	r3, [pc, #104]	; (8008fcc <__gethex+0x488>)
 8008f62:	4602      	mov	r2, r0
 8008f64:	2184      	movs	r1, #132	; 0x84
 8008f66:	e6a8      	b.n	8008cba <__gethex+0x176>
 8008f68:	6922      	ldr	r2, [r4, #16]
 8008f6a:	3202      	adds	r2, #2
 8008f6c:	f104 010c 	add.w	r1, r4, #12
 8008f70:	0092      	lsls	r2, r2, #2
 8008f72:	300c      	adds	r0, #12
 8008f74:	f000 f974 	bl	8009260 <memcpy>
 8008f78:	4621      	mov	r1, r4
 8008f7a:	ee18 0a10 	vmov	r0, s16
 8008f7e:	f000 f9bd 	bl	80092fc <_Bfree>
 8008f82:	464c      	mov	r4, r9
 8008f84:	6923      	ldr	r3, [r4, #16]
 8008f86:	1c5a      	adds	r2, r3, #1
 8008f88:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008f8c:	6122      	str	r2, [r4, #16]
 8008f8e:	2201      	movs	r2, #1
 8008f90:	615a      	str	r2, [r3, #20]
 8008f92:	e7bb      	b.n	8008f0c <__gethex+0x3c8>
 8008f94:	6922      	ldr	r2, [r4, #16]
 8008f96:	455a      	cmp	r2, fp
 8008f98:	dd0b      	ble.n	8008fb2 <__gethex+0x46e>
 8008f9a:	2101      	movs	r1, #1
 8008f9c:	4620      	mov	r0, r4
 8008f9e:	f7ff fd6a 	bl	8008a76 <rshift>
 8008fa2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008fa6:	3501      	adds	r5, #1
 8008fa8:	42ab      	cmp	r3, r5
 8008faa:	f6ff aed0 	blt.w	8008d4e <__gethex+0x20a>
 8008fae:	2701      	movs	r7, #1
 8008fb0:	e7c0      	b.n	8008f34 <__gethex+0x3f0>
 8008fb2:	f016 061f 	ands.w	r6, r6, #31
 8008fb6:	d0fa      	beq.n	8008fae <__gethex+0x46a>
 8008fb8:	449a      	add	sl, r3
 8008fba:	f1c6 0620 	rsb	r6, r6, #32
 8008fbe:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008fc2:	f000 fa51 	bl	8009468 <__hi0bits>
 8008fc6:	42b0      	cmp	r0, r6
 8008fc8:	dbe7      	blt.n	8008f9a <__gethex+0x456>
 8008fca:	e7f0      	b.n	8008fae <__gethex+0x46a>
 8008fcc:	0800a51b 	.word	0x0800a51b

08008fd0 <L_shift>:
 8008fd0:	f1c2 0208 	rsb	r2, r2, #8
 8008fd4:	0092      	lsls	r2, r2, #2
 8008fd6:	b570      	push	{r4, r5, r6, lr}
 8008fd8:	f1c2 0620 	rsb	r6, r2, #32
 8008fdc:	6843      	ldr	r3, [r0, #4]
 8008fde:	6804      	ldr	r4, [r0, #0]
 8008fe0:	fa03 f506 	lsl.w	r5, r3, r6
 8008fe4:	432c      	orrs	r4, r5
 8008fe6:	40d3      	lsrs	r3, r2
 8008fe8:	6004      	str	r4, [r0, #0]
 8008fea:	f840 3f04 	str.w	r3, [r0, #4]!
 8008fee:	4288      	cmp	r0, r1
 8008ff0:	d3f4      	bcc.n	8008fdc <L_shift+0xc>
 8008ff2:	bd70      	pop	{r4, r5, r6, pc}

08008ff4 <__match>:
 8008ff4:	b530      	push	{r4, r5, lr}
 8008ff6:	6803      	ldr	r3, [r0, #0]
 8008ff8:	3301      	adds	r3, #1
 8008ffa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ffe:	b914      	cbnz	r4, 8009006 <__match+0x12>
 8009000:	6003      	str	r3, [r0, #0]
 8009002:	2001      	movs	r0, #1
 8009004:	bd30      	pop	{r4, r5, pc}
 8009006:	f813 2b01 	ldrb.w	r2, [r3], #1
 800900a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800900e:	2d19      	cmp	r5, #25
 8009010:	bf98      	it	ls
 8009012:	3220      	addls	r2, #32
 8009014:	42a2      	cmp	r2, r4
 8009016:	d0f0      	beq.n	8008ffa <__match+0x6>
 8009018:	2000      	movs	r0, #0
 800901a:	e7f3      	b.n	8009004 <__match+0x10>

0800901c <__hexnan>:
 800901c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009020:	680b      	ldr	r3, [r1, #0]
 8009022:	6801      	ldr	r1, [r0, #0]
 8009024:	115e      	asrs	r6, r3, #5
 8009026:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800902a:	f013 031f 	ands.w	r3, r3, #31
 800902e:	b087      	sub	sp, #28
 8009030:	bf18      	it	ne
 8009032:	3604      	addne	r6, #4
 8009034:	2500      	movs	r5, #0
 8009036:	1f37      	subs	r7, r6, #4
 8009038:	4682      	mov	sl, r0
 800903a:	4690      	mov	r8, r2
 800903c:	9301      	str	r3, [sp, #4]
 800903e:	f846 5c04 	str.w	r5, [r6, #-4]
 8009042:	46b9      	mov	r9, r7
 8009044:	463c      	mov	r4, r7
 8009046:	9502      	str	r5, [sp, #8]
 8009048:	46ab      	mov	fp, r5
 800904a:	784a      	ldrb	r2, [r1, #1]
 800904c:	1c4b      	adds	r3, r1, #1
 800904e:	9303      	str	r3, [sp, #12]
 8009050:	b342      	cbz	r2, 80090a4 <__hexnan+0x88>
 8009052:	4610      	mov	r0, r2
 8009054:	9105      	str	r1, [sp, #20]
 8009056:	9204      	str	r2, [sp, #16]
 8009058:	f7ff fd5f 	bl	8008b1a <__hexdig_fun>
 800905c:	2800      	cmp	r0, #0
 800905e:	d14f      	bne.n	8009100 <__hexnan+0xe4>
 8009060:	9a04      	ldr	r2, [sp, #16]
 8009062:	9905      	ldr	r1, [sp, #20]
 8009064:	2a20      	cmp	r2, #32
 8009066:	d818      	bhi.n	800909a <__hexnan+0x7e>
 8009068:	9b02      	ldr	r3, [sp, #8]
 800906a:	459b      	cmp	fp, r3
 800906c:	dd13      	ble.n	8009096 <__hexnan+0x7a>
 800906e:	454c      	cmp	r4, r9
 8009070:	d206      	bcs.n	8009080 <__hexnan+0x64>
 8009072:	2d07      	cmp	r5, #7
 8009074:	dc04      	bgt.n	8009080 <__hexnan+0x64>
 8009076:	462a      	mov	r2, r5
 8009078:	4649      	mov	r1, r9
 800907a:	4620      	mov	r0, r4
 800907c:	f7ff ffa8 	bl	8008fd0 <L_shift>
 8009080:	4544      	cmp	r4, r8
 8009082:	d950      	bls.n	8009126 <__hexnan+0x10a>
 8009084:	2300      	movs	r3, #0
 8009086:	f1a4 0904 	sub.w	r9, r4, #4
 800908a:	f844 3c04 	str.w	r3, [r4, #-4]
 800908e:	f8cd b008 	str.w	fp, [sp, #8]
 8009092:	464c      	mov	r4, r9
 8009094:	461d      	mov	r5, r3
 8009096:	9903      	ldr	r1, [sp, #12]
 8009098:	e7d7      	b.n	800904a <__hexnan+0x2e>
 800909a:	2a29      	cmp	r2, #41	; 0x29
 800909c:	d156      	bne.n	800914c <__hexnan+0x130>
 800909e:	3102      	adds	r1, #2
 80090a0:	f8ca 1000 	str.w	r1, [sl]
 80090a4:	f1bb 0f00 	cmp.w	fp, #0
 80090a8:	d050      	beq.n	800914c <__hexnan+0x130>
 80090aa:	454c      	cmp	r4, r9
 80090ac:	d206      	bcs.n	80090bc <__hexnan+0xa0>
 80090ae:	2d07      	cmp	r5, #7
 80090b0:	dc04      	bgt.n	80090bc <__hexnan+0xa0>
 80090b2:	462a      	mov	r2, r5
 80090b4:	4649      	mov	r1, r9
 80090b6:	4620      	mov	r0, r4
 80090b8:	f7ff ff8a 	bl	8008fd0 <L_shift>
 80090bc:	4544      	cmp	r4, r8
 80090be:	d934      	bls.n	800912a <__hexnan+0x10e>
 80090c0:	f1a8 0204 	sub.w	r2, r8, #4
 80090c4:	4623      	mov	r3, r4
 80090c6:	f853 1b04 	ldr.w	r1, [r3], #4
 80090ca:	f842 1f04 	str.w	r1, [r2, #4]!
 80090ce:	429f      	cmp	r7, r3
 80090d0:	d2f9      	bcs.n	80090c6 <__hexnan+0xaa>
 80090d2:	1b3b      	subs	r3, r7, r4
 80090d4:	f023 0303 	bic.w	r3, r3, #3
 80090d8:	3304      	adds	r3, #4
 80090da:	3401      	adds	r4, #1
 80090dc:	3e03      	subs	r6, #3
 80090de:	42b4      	cmp	r4, r6
 80090e0:	bf88      	it	hi
 80090e2:	2304      	movhi	r3, #4
 80090e4:	4443      	add	r3, r8
 80090e6:	2200      	movs	r2, #0
 80090e8:	f843 2b04 	str.w	r2, [r3], #4
 80090ec:	429f      	cmp	r7, r3
 80090ee:	d2fb      	bcs.n	80090e8 <__hexnan+0xcc>
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	b91b      	cbnz	r3, 80090fc <__hexnan+0xe0>
 80090f4:	4547      	cmp	r7, r8
 80090f6:	d127      	bne.n	8009148 <__hexnan+0x12c>
 80090f8:	2301      	movs	r3, #1
 80090fa:	603b      	str	r3, [r7, #0]
 80090fc:	2005      	movs	r0, #5
 80090fe:	e026      	b.n	800914e <__hexnan+0x132>
 8009100:	3501      	adds	r5, #1
 8009102:	2d08      	cmp	r5, #8
 8009104:	f10b 0b01 	add.w	fp, fp, #1
 8009108:	dd06      	ble.n	8009118 <__hexnan+0xfc>
 800910a:	4544      	cmp	r4, r8
 800910c:	d9c3      	bls.n	8009096 <__hexnan+0x7a>
 800910e:	2300      	movs	r3, #0
 8009110:	f844 3c04 	str.w	r3, [r4, #-4]
 8009114:	2501      	movs	r5, #1
 8009116:	3c04      	subs	r4, #4
 8009118:	6822      	ldr	r2, [r4, #0]
 800911a:	f000 000f 	and.w	r0, r0, #15
 800911e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009122:	6022      	str	r2, [r4, #0]
 8009124:	e7b7      	b.n	8009096 <__hexnan+0x7a>
 8009126:	2508      	movs	r5, #8
 8009128:	e7b5      	b.n	8009096 <__hexnan+0x7a>
 800912a:	9b01      	ldr	r3, [sp, #4]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d0df      	beq.n	80090f0 <__hexnan+0xd4>
 8009130:	f04f 32ff 	mov.w	r2, #4294967295
 8009134:	f1c3 0320 	rsb	r3, r3, #32
 8009138:	fa22 f303 	lsr.w	r3, r2, r3
 800913c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009140:	401a      	ands	r2, r3
 8009142:	f846 2c04 	str.w	r2, [r6, #-4]
 8009146:	e7d3      	b.n	80090f0 <__hexnan+0xd4>
 8009148:	3f04      	subs	r7, #4
 800914a:	e7d1      	b.n	80090f0 <__hexnan+0xd4>
 800914c:	2004      	movs	r0, #4
 800914e:	b007      	add	sp, #28
 8009150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009154 <_localeconv_r>:
 8009154:	4800      	ldr	r0, [pc, #0]	; (8009158 <_localeconv_r+0x4>)
 8009156:	4770      	bx	lr
 8009158:	20000180 	.word	0x20000180

0800915c <__retarget_lock_init_recursive>:
 800915c:	4770      	bx	lr

0800915e <__retarget_lock_acquire_recursive>:
 800915e:	4770      	bx	lr

08009160 <__retarget_lock_release_recursive>:
 8009160:	4770      	bx	lr

08009162 <__swhatbuf_r>:
 8009162:	b570      	push	{r4, r5, r6, lr}
 8009164:	460e      	mov	r6, r1
 8009166:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800916a:	2900      	cmp	r1, #0
 800916c:	b096      	sub	sp, #88	; 0x58
 800916e:	4614      	mov	r4, r2
 8009170:	461d      	mov	r5, r3
 8009172:	da07      	bge.n	8009184 <__swhatbuf_r+0x22>
 8009174:	2300      	movs	r3, #0
 8009176:	602b      	str	r3, [r5, #0]
 8009178:	89b3      	ldrh	r3, [r6, #12]
 800917a:	061a      	lsls	r2, r3, #24
 800917c:	d410      	bmi.n	80091a0 <__swhatbuf_r+0x3e>
 800917e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009182:	e00e      	b.n	80091a2 <__swhatbuf_r+0x40>
 8009184:	466a      	mov	r2, sp
 8009186:	f001 f813 	bl	800a1b0 <_fstat_r>
 800918a:	2800      	cmp	r0, #0
 800918c:	dbf2      	blt.n	8009174 <__swhatbuf_r+0x12>
 800918e:	9a01      	ldr	r2, [sp, #4]
 8009190:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009194:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009198:	425a      	negs	r2, r3
 800919a:	415a      	adcs	r2, r3
 800919c:	602a      	str	r2, [r5, #0]
 800919e:	e7ee      	b.n	800917e <__swhatbuf_r+0x1c>
 80091a0:	2340      	movs	r3, #64	; 0x40
 80091a2:	2000      	movs	r0, #0
 80091a4:	6023      	str	r3, [r4, #0]
 80091a6:	b016      	add	sp, #88	; 0x58
 80091a8:	bd70      	pop	{r4, r5, r6, pc}
	...

080091ac <__smakebuf_r>:
 80091ac:	898b      	ldrh	r3, [r1, #12]
 80091ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80091b0:	079d      	lsls	r5, r3, #30
 80091b2:	4606      	mov	r6, r0
 80091b4:	460c      	mov	r4, r1
 80091b6:	d507      	bpl.n	80091c8 <__smakebuf_r+0x1c>
 80091b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80091bc:	6023      	str	r3, [r4, #0]
 80091be:	6123      	str	r3, [r4, #16]
 80091c0:	2301      	movs	r3, #1
 80091c2:	6163      	str	r3, [r4, #20]
 80091c4:	b002      	add	sp, #8
 80091c6:	bd70      	pop	{r4, r5, r6, pc}
 80091c8:	ab01      	add	r3, sp, #4
 80091ca:	466a      	mov	r2, sp
 80091cc:	f7ff ffc9 	bl	8009162 <__swhatbuf_r>
 80091d0:	9900      	ldr	r1, [sp, #0]
 80091d2:	4605      	mov	r5, r0
 80091d4:	4630      	mov	r0, r6
 80091d6:	f000 fd6b 	bl	8009cb0 <_malloc_r>
 80091da:	b948      	cbnz	r0, 80091f0 <__smakebuf_r+0x44>
 80091dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091e0:	059a      	lsls	r2, r3, #22
 80091e2:	d4ef      	bmi.n	80091c4 <__smakebuf_r+0x18>
 80091e4:	f023 0303 	bic.w	r3, r3, #3
 80091e8:	f043 0302 	orr.w	r3, r3, #2
 80091ec:	81a3      	strh	r3, [r4, #12]
 80091ee:	e7e3      	b.n	80091b8 <__smakebuf_r+0xc>
 80091f0:	4b0d      	ldr	r3, [pc, #52]	; (8009228 <__smakebuf_r+0x7c>)
 80091f2:	62b3      	str	r3, [r6, #40]	; 0x28
 80091f4:	89a3      	ldrh	r3, [r4, #12]
 80091f6:	6020      	str	r0, [r4, #0]
 80091f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80091fc:	81a3      	strh	r3, [r4, #12]
 80091fe:	9b00      	ldr	r3, [sp, #0]
 8009200:	6163      	str	r3, [r4, #20]
 8009202:	9b01      	ldr	r3, [sp, #4]
 8009204:	6120      	str	r0, [r4, #16]
 8009206:	b15b      	cbz	r3, 8009220 <__smakebuf_r+0x74>
 8009208:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800920c:	4630      	mov	r0, r6
 800920e:	f000 ffe1 	bl	800a1d4 <_isatty_r>
 8009212:	b128      	cbz	r0, 8009220 <__smakebuf_r+0x74>
 8009214:	89a3      	ldrh	r3, [r4, #12]
 8009216:	f023 0303 	bic.w	r3, r3, #3
 800921a:	f043 0301 	orr.w	r3, r3, #1
 800921e:	81a3      	strh	r3, [r4, #12]
 8009220:	89a0      	ldrh	r0, [r4, #12]
 8009222:	4305      	orrs	r5, r0
 8009224:	81a5      	strh	r5, [r4, #12]
 8009226:	e7cd      	b.n	80091c4 <__smakebuf_r+0x18>
 8009228:	080088d5 	.word	0x080088d5

0800922c <malloc>:
 800922c:	4b02      	ldr	r3, [pc, #8]	; (8009238 <malloc+0xc>)
 800922e:	4601      	mov	r1, r0
 8009230:	6818      	ldr	r0, [r3, #0]
 8009232:	f000 bd3d 	b.w	8009cb0 <_malloc_r>
 8009236:	bf00      	nop
 8009238:	20000028 	.word	0x20000028

0800923c <__ascii_mbtowc>:
 800923c:	b082      	sub	sp, #8
 800923e:	b901      	cbnz	r1, 8009242 <__ascii_mbtowc+0x6>
 8009240:	a901      	add	r1, sp, #4
 8009242:	b142      	cbz	r2, 8009256 <__ascii_mbtowc+0x1a>
 8009244:	b14b      	cbz	r3, 800925a <__ascii_mbtowc+0x1e>
 8009246:	7813      	ldrb	r3, [r2, #0]
 8009248:	600b      	str	r3, [r1, #0]
 800924a:	7812      	ldrb	r2, [r2, #0]
 800924c:	1e10      	subs	r0, r2, #0
 800924e:	bf18      	it	ne
 8009250:	2001      	movne	r0, #1
 8009252:	b002      	add	sp, #8
 8009254:	4770      	bx	lr
 8009256:	4610      	mov	r0, r2
 8009258:	e7fb      	b.n	8009252 <__ascii_mbtowc+0x16>
 800925a:	f06f 0001 	mvn.w	r0, #1
 800925e:	e7f8      	b.n	8009252 <__ascii_mbtowc+0x16>

08009260 <memcpy>:
 8009260:	440a      	add	r2, r1
 8009262:	4291      	cmp	r1, r2
 8009264:	f100 33ff 	add.w	r3, r0, #4294967295
 8009268:	d100      	bne.n	800926c <memcpy+0xc>
 800926a:	4770      	bx	lr
 800926c:	b510      	push	{r4, lr}
 800926e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009272:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009276:	4291      	cmp	r1, r2
 8009278:	d1f9      	bne.n	800926e <memcpy+0xe>
 800927a:	bd10      	pop	{r4, pc}

0800927c <_Balloc>:
 800927c:	b570      	push	{r4, r5, r6, lr}
 800927e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009280:	4604      	mov	r4, r0
 8009282:	460d      	mov	r5, r1
 8009284:	b976      	cbnz	r6, 80092a4 <_Balloc+0x28>
 8009286:	2010      	movs	r0, #16
 8009288:	f7ff ffd0 	bl	800922c <malloc>
 800928c:	4602      	mov	r2, r0
 800928e:	6260      	str	r0, [r4, #36]	; 0x24
 8009290:	b920      	cbnz	r0, 800929c <_Balloc+0x20>
 8009292:	4b18      	ldr	r3, [pc, #96]	; (80092f4 <_Balloc+0x78>)
 8009294:	4818      	ldr	r0, [pc, #96]	; (80092f8 <_Balloc+0x7c>)
 8009296:	2166      	movs	r1, #102	; 0x66
 8009298:	f000 ff4a 	bl	800a130 <__assert_func>
 800929c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80092a0:	6006      	str	r6, [r0, #0]
 80092a2:	60c6      	str	r6, [r0, #12]
 80092a4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80092a6:	68f3      	ldr	r3, [r6, #12]
 80092a8:	b183      	cbz	r3, 80092cc <_Balloc+0x50>
 80092aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092ac:	68db      	ldr	r3, [r3, #12]
 80092ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80092b2:	b9b8      	cbnz	r0, 80092e4 <_Balloc+0x68>
 80092b4:	2101      	movs	r1, #1
 80092b6:	fa01 f605 	lsl.w	r6, r1, r5
 80092ba:	1d72      	adds	r2, r6, #5
 80092bc:	0092      	lsls	r2, r2, #2
 80092be:	4620      	mov	r0, r4
 80092c0:	f000 fc97 	bl	8009bf2 <_calloc_r>
 80092c4:	b160      	cbz	r0, 80092e0 <_Balloc+0x64>
 80092c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80092ca:	e00e      	b.n	80092ea <_Balloc+0x6e>
 80092cc:	2221      	movs	r2, #33	; 0x21
 80092ce:	2104      	movs	r1, #4
 80092d0:	4620      	mov	r0, r4
 80092d2:	f000 fc8e 	bl	8009bf2 <_calloc_r>
 80092d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092d8:	60f0      	str	r0, [r6, #12]
 80092da:	68db      	ldr	r3, [r3, #12]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d1e4      	bne.n	80092aa <_Balloc+0x2e>
 80092e0:	2000      	movs	r0, #0
 80092e2:	bd70      	pop	{r4, r5, r6, pc}
 80092e4:	6802      	ldr	r2, [r0, #0]
 80092e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80092ea:	2300      	movs	r3, #0
 80092ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80092f0:	e7f7      	b.n	80092e2 <_Balloc+0x66>
 80092f2:	bf00      	nop
 80092f4:	0800a4a5 	.word	0x0800a4a5
 80092f8:	0800a60c 	.word	0x0800a60c

080092fc <_Bfree>:
 80092fc:	b570      	push	{r4, r5, r6, lr}
 80092fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009300:	4605      	mov	r5, r0
 8009302:	460c      	mov	r4, r1
 8009304:	b976      	cbnz	r6, 8009324 <_Bfree+0x28>
 8009306:	2010      	movs	r0, #16
 8009308:	f7ff ff90 	bl	800922c <malloc>
 800930c:	4602      	mov	r2, r0
 800930e:	6268      	str	r0, [r5, #36]	; 0x24
 8009310:	b920      	cbnz	r0, 800931c <_Bfree+0x20>
 8009312:	4b09      	ldr	r3, [pc, #36]	; (8009338 <_Bfree+0x3c>)
 8009314:	4809      	ldr	r0, [pc, #36]	; (800933c <_Bfree+0x40>)
 8009316:	218a      	movs	r1, #138	; 0x8a
 8009318:	f000 ff0a 	bl	800a130 <__assert_func>
 800931c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009320:	6006      	str	r6, [r0, #0]
 8009322:	60c6      	str	r6, [r0, #12]
 8009324:	b13c      	cbz	r4, 8009336 <_Bfree+0x3a>
 8009326:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009328:	6862      	ldr	r2, [r4, #4]
 800932a:	68db      	ldr	r3, [r3, #12]
 800932c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009330:	6021      	str	r1, [r4, #0]
 8009332:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009336:	bd70      	pop	{r4, r5, r6, pc}
 8009338:	0800a4a5 	.word	0x0800a4a5
 800933c:	0800a60c 	.word	0x0800a60c

08009340 <__multadd>:
 8009340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009344:	690e      	ldr	r6, [r1, #16]
 8009346:	4607      	mov	r7, r0
 8009348:	4698      	mov	r8, r3
 800934a:	460c      	mov	r4, r1
 800934c:	f101 0014 	add.w	r0, r1, #20
 8009350:	2300      	movs	r3, #0
 8009352:	6805      	ldr	r5, [r0, #0]
 8009354:	b2a9      	uxth	r1, r5
 8009356:	fb02 8101 	mla	r1, r2, r1, r8
 800935a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800935e:	0c2d      	lsrs	r5, r5, #16
 8009360:	fb02 c505 	mla	r5, r2, r5, ip
 8009364:	b289      	uxth	r1, r1
 8009366:	3301      	adds	r3, #1
 8009368:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800936c:	429e      	cmp	r6, r3
 800936e:	f840 1b04 	str.w	r1, [r0], #4
 8009372:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009376:	dcec      	bgt.n	8009352 <__multadd+0x12>
 8009378:	f1b8 0f00 	cmp.w	r8, #0
 800937c:	d022      	beq.n	80093c4 <__multadd+0x84>
 800937e:	68a3      	ldr	r3, [r4, #8]
 8009380:	42b3      	cmp	r3, r6
 8009382:	dc19      	bgt.n	80093b8 <__multadd+0x78>
 8009384:	6861      	ldr	r1, [r4, #4]
 8009386:	4638      	mov	r0, r7
 8009388:	3101      	adds	r1, #1
 800938a:	f7ff ff77 	bl	800927c <_Balloc>
 800938e:	4605      	mov	r5, r0
 8009390:	b928      	cbnz	r0, 800939e <__multadd+0x5e>
 8009392:	4602      	mov	r2, r0
 8009394:	4b0d      	ldr	r3, [pc, #52]	; (80093cc <__multadd+0x8c>)
 8009396:	480e      	ldr	r0, [pc, #56]	; (80093d0 <__multadd+0x90>)
 8009398:	21b5      	movs	r1, #181	; 0xb5
 800939a:	f000 fec9 	bl	800a130 <__assert_func>
 800939e:	6922      	ldr	r2, [r4, #16]
 80093a0:	3202      	adds	r2, #2
 80093a2:	f104 010c 	add.w	r1, r4, #12
 80093a6:	0092      	lsls	r2, r2, #2
 80093a8:	300c      	adds	r0, #12
 80093aa:	f7ff ff59 	bl	8009260 <memcpy>
 80093ae:	4621      	mov	r1, r4
 80093b0:	4638      	mov	r0, r7
 80093b2:	f7ff ffa3 	bl	80092fc <_Bfree>
 80093b6:	462c      	mov	r4, r5
 80093b8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80093bc:	3601      	adds	r6, #1
 80093be:	f8c3 8014 	str.w	r8, [r3, #20]
 80093c2:	6126      	str	r6, [r4, #16]
 80093c4:	4620      	mov	r0, r4
 80093c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093ca:	bf00      	nop
 80093cc:	0800a51b 	.word	0x0800a51b
 80093d0:	0800a60c 	.word	0x0800a60c

080093d4 <__s2b>:
 80093d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093d8:	460c      	mov	r4, r1
 80093da:	4615      	mov	r5, r2
 80093dc:	461f      	mov	r7, r3
 80093de:	2209      	movs	r2, #9
 80093e0:	3308      	adds	r3, #8
 80093e2:	4606      	mov	r6, r0
 80093e4:	fb93 f3f2 	sdiv	r3, r3, r2
 80093e8:	2100      	movs	r1, #0
 80093ea:	2201      	movs	r2, #1
 80093ec:	429a      	cmp	r2, r3
 80093ee:	db09      	blt.n	8009404 <__s2b+0x30>
 80093f0:	4630      	mov	r0, r6
 80093f2:	f7ff ff43 	bl	800927c <_Balloc>
 80093f6:	b940      	cbnz	r0, 800940a <__s2b+0x36>
 80093f8:	4602      	mov	r2, r0
 80093fa:	4b19      	ldr	r3, [pc, #100]	; (8009460 <__s2b+0x8c>)
 80093fc:	4819      	ldr	r0, [pc, #100]	; (8009464 <__s2b+0x90>)
 80093fe:	21ce      	movs	r1, #206	; 0xce
 8009400:	f000 fe96 	bl	800a130 <__assert_func>
 8009404:	0052      	lsls	r2, r2, #1
 8009406:	3101      	adds	r1, #1
 8009408:	e7f0      	b.n	80093ec <__s2b+0x18>
 800940a:	9b08      	ldr	r3, [sp, #32]
 800940c:	6143      	str	r3, [r0, #20]
 800940e:	2d09      	cmp	r5, #9
 8009410:	f04f 0301 	mov.w	r3, #1
 8009414:	6103      	str	r3, [r0, #16]
 8009416:	dd16      	ble.n	8009446 <__s2b+0x72>
 8009418:	f104 0909 	add.w	r9, r4, #9
 800941c:	46c8      	mov	r8, r9
 800941e:	442c      	add	r4, r5
 8009420:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009424:	4601      	mov	r1, r0
 8009426:	3b30      	subs	r3, #48	; 0x30
 8009428:	220a      	movs	r2, #10
 800942a:	4630      	mov	r0, r6
 800942c:	f7ff ff88 	bl	8009340 <__multadd>
 8009430:	45a0      	cmp	r8, r4
 8009432:	d1f5      	bne.n	8009420 <__s2b+0x4c>
 8009434:	f1a5 0408 	sub.w	r4, r5, #8
 8009438:	444c      	add	r4, r9
 800943a:	1b2d      	subs	r5, r5, r4
 800943c:	1963      	adds	r3, r4, r5
 800943e:	42bb      	cmp	r3, r7
 8009440:	db04      	blt.n	800944c <__s2b+0x78>
 8009442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009446:	340a      	adds	r4, #10
 8009448:	2509      	movs	r5, #9
 800944a:	e7f6      	b.n	800943a <__s2b+0x66>
 800944c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009450:	4601      	mov	r1, r0
 8009452:	3b30      	subs	r3, #48	; 0x30
 8009454:	220a      	movs	r2, #10
 8009456:	4630      	mov	r0, r6
 8009458:	f7ff ff72 	bl	8009340 <__multadd>
 800945c:	e7ee      	b.n	800943c <__s2b+0x68>
 800945e:	bf00      	nop
 8009460:	0800a51b 	.word	0x0800a51b
 8009464:	0800a60c 	.word	0x0800a60c

08009468 <__hi0bits>:
 8009468:	0c03      	lsrs	r3, r0, #16
 800946a:	041b      	lsls	r3, r3, #16
 800946c:	b9d3      	cbnz	r3, 80094a4 <__hi0bits+0x3c>
 800946e:	0400      	lsls	r0, r0, #16
 8009470:	2310      	movs	r3, #16
 8009472:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009476:	bf04      	itt	eq
 8009478:	0200      	lsleq	r0, r0, #8
 800947a:	3308      	addeq	r3, #8
 800947c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009480:	bf04      	itt	eq
 8009482:	0100      	lsleq	r0, r0, #4
 8009484:	3304      	addeq	r3, #4
 8009486:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800948a:	bf04      	itt	eq
 800948c:	0080      	lsleq	r0, r0, #2
 800948e:	3302      	addeq	r3, #2
 8009490:	2800      	cmp	r0, #0
 8009492:	db05      	blt.n	80094a0 <__hi0bits+0x38>
 8009494:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009498:	f103 0301 	add.w	r3, r3, #1
 800949c:	bf08      	it	eq
 800949e:	2320      	moveq	r3, #32
 80094a0:	4618      	mov	r0, r3
 80094a2:	4770      	bx	lr
 80094a4:	2300      	movs	r3, #0
 80094a6:	e7e4      	b.n	8009472 <__hi0bits+0xa>

080094a8 <__lo0bits>:
 80094a8:	6803      	ldr	r3, [r0, #0]
 80094aa:	f013 0207 	ands.w	r2, r3, #7
 80094ae:	4601      	mov	r1, r0
 80094b0:	d00b      	beq.n	80094ca <__lo0bits+0x22>
 80094b2:	07da      	lsls	r2, r3, #31
 80094b4:	d424      	bmi.n	8009500 <__lo0bits+0x58>
 80094b6:	0798      	lsls	r0, r3, #30
 80094b8:	bf49      	itett	mi
 80094ba:	085b      	lsrmi	r3, r3, #1
 80094bc:	089b      	lsrpl	r3, r3, #2
 80094be:	2001      	movmi	r0, #1
 80094c0:	600b      	strmi	r3, [r1, #0]
 80094c2:	bf5c      	itt	pl
 80094c4:	600b      	strpl	r3, [r1, #0]
 80094c6:	2002      	movpl	r0, #2
 80094c8:	4770      	bx	lr
 80094ca:	b298      	uxth	r0, r3
 80094cc:	b9b0      	cbnz	r0, 80094fc <__lo0bits+0x54>
 80094ce:	0c1b      	lsrs	r3, r3, #16
 80094d0:	2010      	movs	r0, #16
 80094d2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80094d6:	bf04      	itt	eq
 80094d8:	0a1b      	lsreq	r3, r3, #8
 80094da:	3008      	addeq	r0, #8
 80094dc:	071a      	lsls	r2, r3, #28
 80094de:	bf04      	itt	eq
 80094e0:	091b      	lsreq	r3, r3, #4
 80094e2:	3004      	addeq	r0, #4
 80094e4:	079a      	lsls	r2, r3, #30
 80094e6:	bf04      	itt	eq
 80094e8:	089b      	lsreq	r3, r3, #2
 80094ea:	3002      	addeq	r0, #2
 80094ec:	07da      	lsls	r2, r3, #31
 80094ee:	d403      	bmi.n	80094f8 <__lo0bits+0x50>
 80094f0:	085b      	lsrs	r3, r3, #1
 80094f2:	f100 0001 	add.w	r0, r0, #1
 80094f6:	d005      	beq.n	8009504 <__lo0bits+0x5c>
 80094f8:	600b      	str	r3, [r1, #0]
 80094fa:	4770      	bx	lr
 80094fc:	4610      	mov	r0, r2
 80094fe:	e7e8      	b.n	80094d2 <__lo0bits+0x2a>
 8009500:	2000      	movs	r0, #0
 8009502:	4770      	bx	lr
 8009504:	2020      	movs	r0, #32
 8009506:	4770      	bx	lr

08009508 <__i2b>:
 8009508:	b510      	push	{r4, lr}
 800950a:	460c      	mov	r4, r1
 800950c:	2101      	movs	r1, #1
 800950e:	f7ff feb5 	bl	800927c <_Balloc>
 8009512:	4602      	mov	r2, r0
 8009514:	b928      	cbnz	r0, 8009522 <__i2b+0x1a>
 8009516:	4b05      	ldr	r3, [pc, #20]	; (800952c <__i2b+0x24>)
 8009518:	4805      	ldr	r0, [pc, #20]	; (8009530 <__i2b+0x28>)
 800951a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800951e:	f000 fe07 	bl	800a130 <__assert_func>
 8009522:	2301      	movs	r3, #1
 8009524:	6144      	str	r4, [r0, #20]
 8009526:	6103      	str	r3, [r0, #16]
 8009528:	bd10      	pop	{r4, pc}
 800952a:	bf00      	nop
 800952c:	0800a51b 	.word	0x0800a51b
 8009530:	0800a60c 	.word	0x0800a60c

08009534 <__multiply>:
 8009534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009538:	4614      	mov	r4, r2
 800953a:	690a      	ldr	r2, [r1, #16]
 800953c:	6923      	ldr	r3, [r4, #16]
 800953e:	429a      	cmp	r2, r3
 8009540:	bfb8      	it	lt
 8009542:	460b      	movlt	r3, r1
 8009544:	460d      	mov	r5, r1
 8009546:	bfbc      	itt	lt
 8009548:	4625      	movlt	r5, r4
 800954a:	461c      	movlt	r4, r3
 800954c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009550:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009554:	68ab      	ldr	r3, [r5, #8]
 8009556:	6869      	ldr	r1, [r5, #4]
 8009558:	eb0a 0709 	add.w	r7, sl, r9
 800955c:	42bb      	cmp	r3, r7
 800955e:	b085      	sub	sp, #20
 8009560:	bfb8      	it	lt
 8009562:	3101      	addlt	r1, #1
 8009564:	f7ff fe8a 	bl	800927c <_Balloc>
 8009568:	b930      	cbnz	r0, 8009578 <__multiply+0x44>
 800956a:	4602      	mov	r2, r0
 800956c:	4b42      	ldr	r3, [pc, #264]	; (8009678 <__multiply+0x144>)
 800956e:	4843      	ldr	r0, [pc, #268]	; (800967c <__multiply+0x148>)
 8009570:	f240 115d 	movw	r1, #349	; 0x15d
 8009574:	f000 fddc 	bl	800a130 <__assert_func>
 8009578:	f100 0614 	add.w	r6, r0, #20
 800957c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009580:	4633      	mov	r3, r6
 8009582:	2200      	movs	r2, #0
 8009584:	4543      	cmp	r3, r8
 8009586:	d31e      	bcc.n	80095c6 <__multiply+0x92>
 8009588:	f105 0c14 	add.w	ip, r5, #20
 800958c:	f104 0314 	add.w	r3, r4, #20
 8009590:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009594:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009598:	9202      	str	r2, [sp, #8]
 800959a:	ebac 0205 	sub.w	r2, ip, r5
 800959e:	3a15      	subs	r2, #21
 80095a0:	f022 0203 	bic.w	r2, r2, #3
 80095a4:	3204      	adds	r2, #4
 80095a6:	f105 0115 	add.w	r1, r5, #21
 80095aa:	458c      	cmp	ip, r1
 80095ac:	bf38      	it	cc
 80095ae:	2204      	movcc	r2, #4
 80095b0:	9201      	str	r2, [sp, #4]
 80095b2:	9a02      	ldr	r2, [sp, #8]
 80095b4:	9303      	str	r3, [sp, #12]
 80095b6:	429a      	cmp	r2, r3
 80095b8:	d808      	bhi.n	80095cc <__multiply+0x98>
 80095ba:	2f00      	cmp	r7, #0
 80095bc:	dc55      	bgt.n	800966a <__multiply+0x136>
 80095be:	6107      	str	r7, [r0, #16]
 80095c0:	b005      	add	sp, #20
 80095c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095c6:	f843 2b04 	str.w	r2, [r3], #4
 80095ca:	e7db      	b.n	8009584 <__multiply+0x50>
 80095cc:	f8b3 a000 	ldrh.w	sl, [r3]
 80095d0:	f1ba 0f00 	cmp.w	sl, #0
 80095d4:	d020      	beq.n	8009618 <__multiply+0xe4>
 80095d6:	f105 0e14 	add.w	lr, r5, #20
 80095da:	46b1      	mov	r9, r6
 80095dc:	2200      	movs	r2, #0
 80095de:	f85e 4b04 	ldr.w	r4, [lr], #4
 80095e2:	f8d9 b000 	ldr.w	fp, [r9]
 80095e6:	b2a1      	uxth	r1, r4
 80095e8:	fa1f fb8b 	uxth.w	fp, fp
 80095ec:	fb0a b101 	mla	r1, sl, r1, fp
 80095f0:	4411      	add	r1, r2
 80095f2:	f8d9 2000 	ldr.w	r2, [r9]
 80095f6:	0c24      	lsrs	r4, r4, #16
 80095f8:	0c12      	lsrs	r2, r2, #16
 80095fa:	fb0a 2404 	mla	r4, sl, r4, r2
 80095fe:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009602:	b289      	uxth	r1, r1
 8009604:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009608:	45f4      	cmp	ip, lr
 800960a:	f849 1b04 	str.w	r1, [r9], #4
 800960e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009612:	d8e4      	bhi.n	80095de <__multiply+0xaa>
 8009614:	9901      	ldr	r1, [sp, #4]
 8009616:	5072      	str	r2, [r6, r1]
 8009618:	9a03      	ldr	r2, [sp, #12]
 800961a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800961e:	3304      	adds	r3, #4
 8009620:	f1b9 0f00 	cmp.w	r9, #0
 8009624:	d01f      	beq.n	8009666 <__multiply+0x132>
 8009626:	6834      	ldr	r4, [r6, #0]
 8009628:	f105 0114 	add.w	r1, r5, #20
 800962c:	46b6      	mov	lr, r6
 800962e:	f04f 0a00 	mov.w	sl, #0
 8009632:	880a      	ldrh	r2, [r1, #0]
 8009634:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009638:	fb09 b202 	mla	r2, r9, r2, fp
 800963c:	4492      	add	sl, r2
 800963e:	b2a4      	uxth	r4, r4
 8009640:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009644:	f84e 4b04 	str.w	r4, [lr], #4
 8009648:	f851 4b04 	ldr.w	r4, [r1], #4
 800964c:	f8be 2000 	ldrh.w	r2, [lr]
 8009650:	0c24      	lsrs	r4, r4, #16
 8009652:	fb09 2404 	mla	r4, r9, r4, r2
 8009656:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800965a:	458c      	cmp	ip, r1
 800965c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009660:	d8e7      	bhi.n	8009632 <__multiply+0xfe>
 8009662:	9a01      	ldr	r2, [sp, #4]
 8009664:	50b4      	str	r4, [r6, r2]
 8009666:	3604      	adds	r6, #4
 8009668:	e7a3      	b.n	80095b2 <__multiply+0x7e>
 800966a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800966e:	2b00      	cmp	r3, #0
 8009670:	d1a5      	bne.n	80095be <__multiply+0x8a>
 8009672:	3f01      	subs	r7, #1
 8009674:	e7a1      	b.n	80095ba <__multiply+0x86>
 8009676:	bf00      	nop
 8009678:	0800a51b 	.word	0x0800a51b
 800967c:	0800a60c 	.word	0x0800a60c

08009680 <__pow5mult>:
 8009680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009684:	4615      	mov	r5, r2
 8009686:	f012 0203 	ands.w	r2, r2, #3
 800968a:	4606      	mov	r6, r0
 800968c:	460f      	mov	r7, r1
 800968e:	d007      	beq.n	80096a0 <__pow5mult+0x20>
 8009690:	4c25      	ldr	r4, [pc, #148]	; (8009728 <__pow5mult+0xa8>)
 8009692:	3a01      	subs	r2, #1
 8009694:	2300      	movs	r3, #0
 8009696:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800969a:	f7ff fe51 	bl	8009340 <__multadd>
 800969e:	4607      	mov	r7, r0
 80096a0:	10ad      	asrs	r5, r5, #2
 80096a2:	d03d      	beq.n	8009720 <__pow5mult+0xa0>
 80096a4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80096a6:	b97c      	cbnz	r4, 80096c8 <__pow5mult+0x48>
 80096a8:	2010      	movs	r0, #16
 80096aa:	f7ff fdbf 	bl	800922c <malloc>
 80096ae:	4602      	mov	r2, r0
 80096b0:	6270      	str	r0, [r6, #36]	; 0x24
 80096b2:	b928      	cbnz	r0, 80096c0 <__pow5mult+0x40>
 80096b4:	4b1d      	ldr	r3, [pc, #116]	; (800972c <__pow5mult+0xac>)
 80096b6:	481e      	ldr	r0, [pc, #120]	; (8009730 <__pow5mult+0xb0>)
 80096b8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80096bc:	f000 fd38 	bl	800a130 <__assert_func>
 80096c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80096c4:	6004      	str	r4, [r0, #0]
 80096c6:	60c4      	str	r4, [r0, #12]
 80096c8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80096cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80096d0:	b94c      	cbnz	r4, 80096e6 <__pow5mult+0x66>
 80096d2:	f240 2171 	movw	r1, #625	; 0x271
 80096d6:	4630      	mov	r0, r6
 80096d8:	f7ff ff16 	bl	8009508 <__i2b>
 80096dc:	2300      	movs	r3, #0
 80096de:	f8c8 0008 	str.w	r0, [r8, #8]
 80096e2:	4604      	mov	r4, r0
 80096e4:	6003      	str	r3, [r0, #0]
 80096e6:	f04f 0900 	mov.w	r9, #0
 80096ea:	07eb      	lsls	r3, r5, #31
 80096ec:	d50a      	bpl.n	8009704 <__pow5mult+0x84>
 80096ee:	4639      	mov	r1, r7
 80096f0:	4622      	mov	r2, r4
 80096f2:	4630      	mov	r0, r6
 80096f4:	f7ff ff1e 	bl	8009534 <__multiply>
 80096f8:	4639      	mov	r1, r7
 80096fa:	4680      	mov	r8, r0
 80096fc:	4630      	mov	r0, r6
 80096fe:	f7ff fdfd 	bl	80092fc <_Bfree>
 8009702:	4647      	mov	r7, r8
 8009704:	106d      	asrs	r5, r5, #1
 8009706:	d00b      	beq.n	8009720 <__pow5mult+0xa0>
 8009708:	6820      	ldr	r0, [r4, #0]
 800970a:	b938      	cbnz	r0, 800971c <__pow5mult+0x9c>
 800970c:	4622      	mov	r2, r4
 800970e:	4621      	mov	r1, r4
 8009710:	4630      	mov	r0, r6
 8009712:	f7ff ff0f 	bl	8009534 <__multiply>
 8009716:	6020      	str	r0, [r4, #0]
 8009718:	f8c0 9000 	str.w	r9, [r0]
 800971c:	4604      	mov	r4, r0
 800971e:	e7e4      	b.n	80096ea <__pow5mult+0x6a>
 8009720:	4638      	mov	r0, r7
 8009722:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009726:	bf00      	nop
 8009728:	0800a760 	.word	0x0800a760
 800972c:	0800a4a5 	.word	0x0800a4a5
 8009730:	0800a60c 	.word	0x0800a60c

08009734 <__lshift>:
 8009734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009738:	460c      	mov	r4, r1
 800973a:	6849      	ldr	r1, [r1, #4]
 800973c:	6923      	ldr	r3, [r4, #16]
 800973e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009742:	68a3      	ldr	r3, [r4, #8]
 8009744:	4607      	mov	r7, r0
 8009746:	4691      	mov	r9, r2
 8009748:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800974c:	f108 0601 	add.w	r6, r8, #1
 8009750:	42b3      	cmp	r3, r6
 8009752:	db0b      	blt.n	800976c <__lshift+0x38>
 8009754:	4638      	mov	r0, r7
 8009756:	f7ff fd91 	bl	800927c <_Balloc>
 800975a:	4605      	mov	r5, r0
 800975c:	b948      	cbnz	r0, 8009772 <__lshift+0x3e>
 800975e:	4602      	mov	r2, r0
 8009760:	4b28      	ldr	r3, [pc, #160]	; (8009804 <__lshift+0xd0>)
 8009762:	4829      	ldr	r0, [pc, #164]	; (8009808 <__lshift+0xd4>)
 8009764:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009768:	f000 fce2 	bl	800a130 <__assert_func>
 800976c:	3101      	adds	r1, #1
 800976e:	005b      	lsls	r3, r3, #1
 8009770:	e7ee      	b.n	8009750 <__lshift+0x1c>
 8009772:	2300      	movs	r3, #0
 8009774:	f100 0114 	add.w	r1, r0, #20
 8009778:	f100 0210 	add.w	r2, r0, #16
 800977c:	4618      	mov	r0, r3
 800977e:	4553      	cmp	r3, sl
 8009780:	db33      	blt.n	80097ea <__lshift+0xb6>
 8009782:	6920      	ldr	r0, [r4, #16]
 8009784:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009788:	f104 0314 	add.w	r3, r4, #20
 800978c:	f019 091f 	ands.w	r9, r9, #31
 8009790:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009794:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009798:	d02b      	beq.n	80097f2 <__lshift+0xbe>
 800979a:	f1c9 0e20 	rsb	lr, r9, #32
 800979e:	468a      	mov	sl, r1
 80097a0:	2200      	movs	r2, #0
 80097a2:	6818      	ldr	r0, [r3, #0]
 80097a4:	fa00 f009 	lsl.w	r0, r0, r9
 80097a8:	4302      	orrs	r2, r0
 80097aa:	f84a 2b04 	str.w	r2, [sl], #4
 80097ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80097b2:	459c      	cmp	ip, r3
 80097b4:	fa22 f20e 	lsr.w	r2, r2, lr
 80097b8:	d8f3      	bhi.n	80097a2 <__lshift+0x6e>
 80097ba:	ebac 0304 	sub.w	r3, ip, r4
 80097be:	3b15      	subs	r3, #21
 80097c0:	f023 0303 	bic.w	r3, r3, #3
 80097c4:	3304      	adds	r3, #4
 80097c6:	f104 0015 	add.w	r0, r4, #21
 80097ca:	4584      	cmp	ip, r0
 80097cc:	bf38      	it	cc
 80097ce:	2304      	movcc	r3, #4
 80097d0:	50ca      	str	r2, [r1, r3]
 80097d2:	b10a      	cbz	r2, 80097d8 <__lshift+0xa4>
 80097d4:	f108 0602 	add.w	r6, r8, #2
 80097d8:	3e01      	subs	r6, #1
 80097da:	4638      	mov	r0, r7
 80097dc:	612e      	str	r6, [r5, #16]
 80097de:	4621      	mov	r1, r4
 80097e0:	f7ff fd8c 	bl	80092fc <_Bfree>
 80097e4:	4628      	mov	r0, r5
 80097e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80097ee:	3301      	adds	r3, #1
 80097f0:	e7c5      	b.n	800977e <__lshift+0x4a>
 80097f2:	3904      	subs	r1, #4
 80097f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80097f8:	f841 2f04 	str.w	r2, [r1, #4]!
 80097fc:	459c      	cmp	ip, r3
 80097fe:	d8f9      	bhi.n	80097f4 <__lshift+0xc0>
 8009800:	e7ea      	b.n	80097d8 <__lshift+0xa4>
 8009802:	bf00      	nop
 8009804:	0800a51b 	.word	0x0800a51b
 8009808:	0800a60c 	.word	0x0800a60c

0800980c <__mcmp>:
 800980c:	b530      	push	{r4, r5, lr}
 800980e:	6902      	ldr	r2, [r0, #16]
 8009810:	690c      	ldr	r4, [r1, #16]
 8009812:	1b12      	subs	r2, r2, r4
 8009814:	d10e      	bne.n	8009834 <__mcmp+0x28>
 8009816:	f100 0314 	add.w	r3, r0, #20
 800981a:	3114      	adds	r1, #20
 800981c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009820:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009824:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009828:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800982c:	42a5      	cmp	r5, r4
 800982e:	d003      	beq.n	8009838 <__mcmp+0x2c>
 8009830:	d305      	bcc.n	800983e <__mcmp+0x32>
 8009832:	2201      	movs	r2, #1
 8009834:	4610      	mov	r0, r2
 8009836:	bd30      	pop	{r4, r5, pc}
 8009838:	4283      	cmp	r3, r0
 800983a:	d3f3      	bcc.n	8009824 <__mcmp+0x18>
 800983c:	e7fa      	b.n	8009834 <__mcmp+0x28>
 800983e:	f04f 32ff 	mov.w	r2, #4294967295
 8009842:	e7f7      	b.n	8009834 <__mcmp+0x28>

08009844 <__mdiff>:
 8009844:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009848:	460c      	mov	r4, r1
 800984a:	4606      	mov	r6, r0
 800984c:	4611      	mov	r1, r2
 800984e:	4620      	mov	r0, r4
 8009850:	4617      	mov	r7, r2
 8009852:	f7ff ffdb 	bl	800980c <__mcmp>
 8009856:	1e05      	subs	r5, r0, #0
 8009858:	d110      	bne.n	800987c <__mdiff+0x38>
 800985a:	4629      	mov	r1, r5
 800985c:	4630      	mov	r0, r6
 800985e:	f7ff fd0d 	bl	800927c <_Balloc>
 8009862:	b930      	cbnz	r0, 8009872 <__mdiff+0x2e>
 8009864:	4b39      	ldr	r3, [pc, #228]	; (800994c <__mdiff+0x108>)
 8009866:	4602      	mov	r2, r0
 8009868:	f240 2132 	movw	r1, #562	; 0x232
 800986c:	4838      	ldr	r0, [pc, #224]	; (8009950 <__mdiff+0x10c>)
 800986e:	f000 fc5f 	bl	800a130 <__assert_func>
 8009872:	2301      	movs	r3, #1
 8009874:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009878:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800987c:	bfa4      	itt	ge
 800987e:	463b      	movge	r3, r7
 8009880:	4627      	movge	r7, r4
 8009882:	4630      	mov	r0, r6
 8009884:	6879      	ldr	r1, [r7, #4]
 8009886:	bfa6      	itte	ge
 8009888:	461c      	movge	r4, r3
 800988a:	2500      	movge	r5, #0
 800988c:	2501      	movlt	r5, #1
 800988e:	f7ff fcf5 	bl	800927c <_Balloc>
 8009892:	b920      	cbnz	r0, 800989e <__mdiff+0x5a>
 8009894:	4b2d      	ldr	r3, [pc, #180]	; (800994c <__mdiff+0x108>)
 8009896:	4602      	mov	r2, r0
 8009898:	f44f 7110 	mov.w	r1, #576	; 0x240
 800989c:	e7e6      	b.n	800986c <__mdiff+0x28>
 800989e:	693e      	ldr	r6, [r7, #16]
 80098a0:	60c5      	str	r5, [r0, #12]
 80098a2:	6925      	ldr	r5, [r4, #16]
 80098a4:	f107 0114 	add.w	r1, r7, #20
 80098a8:	f104 0914 	add.w	r9, r4, #20
 80098ac:	f100 0e14 	add.w	lr, r0, #20
 80098b0:	f107 0210 	add.w	r2, r7, #16
 80098b4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80098b8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80098bc:	46f2      	mov	sl, lr
 80098be:	2700      	movs	r7, #0
 80098c0:	f859 3b04 	ldr.w	r3, [r9], #4
 80098c4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80098c8:	fa1f f883 	uxth.w	r8, r3
 80098cc:	fa17 f78b 	uxtah	r7, r7, fp
 80098d0:	0c1b      	lsrs	r3, r3, #16
 80098d2:	eba7 0808 	sub.w	r8, r7, r8
 80098d6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80098da:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80098de:	fa1f f888 	uxth.w	r8, r8
 80098e2:	141f      	asrs	r7, r3, #16
 80098e4:	454d      	cmp	r5, r9
 80098e6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80098ea:	f84a 3b04 	str.w	r3, [sl], #4
 80098ee:	d8e7      	bhi.n	80098c0 <__mdiff+0x7c>
 80098f0:	1b2b      	subs	r3, r5, r4
 80098f2:	3b15      	subs	r3, #21
 80098f4:	f023 0303 	bic.w	r3, r3, #3
 80098f8:	3304      	adds	r3, #4
 80098fa:	3415      	adds	r4, #21
 80098fc:	42a5      	cmp	r5, r4
 80098fe:	bf38      	it	cc
 8009900:	2304      	movcc	r3, #4
 8009902:	4419      	add	r1, r3
 8009904:	4473      	add	r3, lr
 8009906:	469e      	mov	lr, r3
 8009908:	460d      	mov	r5, r1
 800990a:	4565      	cmp	r5, ip
 800990c:	d30e      	bcc.n	800992c <__mdiff+0xe8>
 800990e:	f10c 0203 	add.w	r2, ip, #3
 8009912:	1a52      	subs	r2, r2, r1
 8009914:	f022 0203 	bic.w	r2, r2, #3
 8009918:	3903      	subs	r1, #3
 800991a:	458c      	cmp	ip, r1
 800991c:	bf38      	it	cc
 800991e:	2200      	movcc	r2, #0
 8009920:	441a      	add	r2, r3
 8009922:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009926:	b17b      	cbz	r3, 8009948 <__mdiff+0x104>
 8009928:	6106      	str	r6, [r0, #16]
 800992a:	e7a5      	b.n	8009878 <__mdiff+0x34>
 800992c:	f855 8b04 	ldr.w	r8, [r5], #4
 8009930:	fa17 f488 	uxtah	r4, r7, r8
 8009934:	1422      	asrs	r2, r4, #16
 8009936:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800993a:	b2a4      	uxth	r4, r4
 800993c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009940:	f84e 4b04 	str.w	r4, [lr], #4
 8009944:	1417      	asrs	r7, r2, #16
 8009946:	e7e0      	b.n	800990a <__mdiff+0xc6>
 8009948:	3e01      	subs	r6, #1
 800994a:	e7ea      	b.n	8009922 <__mdiff+0xde>
 800994c:	0800a51b 	.word	0x0800a51b
 8009950:	0800a60c 	.word	0x0800a60c

08009954 <__ulp>:
 8009954:	b082      	sub	sp, #8
 8009956:	ed8d 0b00 	vstr	d0, [sp]
 800995a:	9b01      	ldr	r3, [sp, #4]
 800995c:	4912      	ldr	r1, [pc, #72]	; (80099a8 <__ulp+0x54>)
 800995e:	4019      	ands	r1, r3
 8009960:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009964:	2900      	cmp	r1, #0
 8009966:	dd05      	ble.n	8009974 <__ulp+0x20>
 8009968:	2200      	movs	r2, #0
 800996a:	460b      	mov	r3, r1
 800996c:	ec43 2b10 	vmov	d0, r2, r3
 8009970:	b002      	add	sp, #8
 8009972:	4770      	bx	lr
 8009974:	4249      	negs	r1, r1
 8009976:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800997a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800997e:	f04f 0200 	mov.w	r2, #0
 8009982:	f04f 0300 	mov.w	r3, #0
 8009986:	da04      	bge.n	8009992 <__ulp+0x3e>
 8009988:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800998c:	fa41 f300 	asr.w	r3, r1, r0
 8009990:	e7ec      	b.n	800996c <__ulp+0x18>
 8009992:	f1a0 0114 	sub.w	r1, r0, #20
 8009996:	291e      	cmp	r1, #30
 8009998:	bfda      	itte	le
 800999a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800999e:	fa20 f101 	lsrle.w	r1, r0, r1
 80099a2:	2101      	movgt	r1, #1
 80099a4:	460a      	mov	r2, r1
 80099a6:	e7e1      	b.n	800996c <__ulp+0x18>
 80099a8:	7ff00000 	.word	0x7ff00000

080099ac <__b2d>:
 80099ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099ae:	6905      	ldr	r5, [r0, #16]
 80099b0:	f100 0714 	add.w	r7, r0, #20
 80099b4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80099b8:	1f2e      	subs	r6, r5, #4
 80099ba:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80099be:	4620      	mov	r0, r4
 80099c0:	f7ff fd52 	bl	8009468 <__hi0bits>
 80099c4:	f1c0 0320 	rsb	r3, r0, #32
 80099c8:	280a      	cmp	r0, #10
 80099ca:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009a48 <__b2d+0x9c>
 80099ce:	600b      	str	r3, [r1, #0]
 80099d0:	dc14      	bgt.n	80099fc <__b2d+0x50>
 80099d2:	f1c0 0e0b 	rsb	lr, r0, #11
 80099d6:	fa24 f10e 	lsr.w	r1, r4, lr
 80099da:	42b7      	cmp	r7, r6
 80099dc:	ea41 030c 	orr.w	r3, r1, ip
 80099e0:	bf34      	ite	cc
 80099e2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80099e6:	2100      	movcs	r1, #0
 80099e8:	3015      	adds	r0, #21
 80099ea:	fa04 f000 	lsl.w	r0, r4, r0
 80099ee:	fa21 f10e 	lsr.w	r1, r1, lr
 80099f2:	ea40 0201 	orr.w	r2, r0, r1
 80099f6:	ec43 2b10 	vmov	d0, r2, r3
 80099fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099fc:	42b7      	cmp	r7, r6
 80099fe:	bf3a      	itte	cc
 8009a00:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009a04:	f1a5 0608 	subcc.w	r6, r5, #8
 8009a08:	2100      	movcs	r1, #0
 8009a0a:	380b      	subs	r0, #11
 8009a0c:	d017      	beq.n	8009a3e <__b2d+0x92>
 8009a0e:	f1c0 0c20 	rsb	ip, r0, #32
 8009a12:	fa04 f500 	lsl.w	r5, r4, r0
 8009a16:	42be      	cmp	r6, r7
 8009a18:	fa21 f40c 	lsr.w	r4, r1, ip
 8009a1c:	ea45 0504 	orr.w	r5, r5, r4
 8009a20:	bf8c      	ite	hi
 8009a22:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009a26:	2400      	movls	r4, #0
 8009a28:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009a2c:	fa01 f000 	lsl.w	r0, r1, r0
 8009a30:	fa24 f40c 	lsr.w	r4, r4, ip
 8009a34:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009a38:	ea40 0204 	orr.w	r2, r0, r4
 8009a3c:	e7db      	b.n	80099f6 <__b2d+0x4a>
 8009a3e:	ea44 030c 	orr.w	r3, r4, ip
 8009a42:	460a      	mov	r2, r1
 8009a44:	e7d7      	b.n	80099f6 <__b2d+0x4a>
 8009a46:	bf00      	nop
 8009a48:	3ff00000 	.word	0x3ff00000

08009a4c <__d2b>:
 8009a4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009a50:	4689      	mov	r9, r1
 8009a52:	2101      	movs	r1, #1
 8009a54:	ec57 6b10 	vmov	r6, r7, d0
 8009a58:	4690      	mov	r8, r2
 8009a5a:	f7ff fc0f 	bl	800927c <_Balloc>
 8009a5e:	4604      	mov	r4, r0
 8009a60:	b930      	cbnz	r0, 8009a70 <__d2b+0x24>
 8009a62:	4602      	mov	r2, r0
 8009a64:	4b25      	ldr	r3, [pc, #148]	; (8009afc <__d2b+0xb0>)
 8009a66:	4826      	ldr	r0, [pc, #152]	; (8009b00 <__d2b+0xb4>)
 8009a68:	f240 310a 	movw	r1, #778	; 0x30a
 8009a6c:	f000 fb60 	bl	800a130 <__assert_func>
 8009a70:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009a74:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009a78:	bb35      	cbnz	r5, 8009ac8 <__d2b+0x7c>
 8009a7a:	2e00      	cmp	r6, #0
 8009a7c:	9301      	str	r3, [sp, #4]
 8009a7e:	d028      	beq.n	8009ad2 <__d2b+0x86>
 8009a80:	4668      	mov	r0, sp
 8009a82:	9600      	str	r6, [sp, #0]
 8009a84:	f7ff fd10 	bl	80094a8 <__lo0bits>
 8009a88:	9900      	ldr	r1, [sp, #0]
 8009a8a:	b300      	cbz	r0, 8009ace <__d2b+0x82>
 8009a8c:	9a01      	ldr	r2, [sp, #4]
 8009a8e:	f1c0 0320 	rsb	r3, r0, #32
 8009a92:	fa02 f303 	lsl.w	r3, r2, r3
 8009a96:	430b      	orrs	r3, r1
 8009a98:	40c2      	lsrs	r2, r0
 8009a9a:	6163      	str	r3, [r4, #20]
 8009a9c:	9201      	str	r2, [sp, #4]
 8009a9e:	9b01      	ldr	r3, [sp, #4]
 8009aa0:	61a3      	str	r3, [r4, #24]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	bf14      	ite	ne
 8009aa6:	2202      	movne	r2, #2
 8009aa8:	2201      	moveq	r2, #1
 8009aaa:	6122      	str	r2, [r4, #16]
 8009aac:	b1d5      	cbz	r5, 8009ae4 <__d2b+0x98>
 8009aae:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009ab2:	4405      	add	r5, r0
 8009ab4:	f8c9 5000 	str.w	r5, [r9]
 8009ab8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009abc:	f8c8 0000 	str.w	r0, [r8]
 8009ac0:	4620      	mov	r0, r4
 8009ac2:	b003      	add	sp, #12
 8009ac4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ac8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009acc:	e7d5      	b.n	8009a7a <__d2b+0x2e>
 8009ace:	6161      	str	r1, [r4, #20]
 8009ad0:	e7e5      	b.n	8009a9e <__d2b+0x52>
 8009ad2:	a801      	add	r0, sp, #4
 8009ad4:	f7ff fce8 	bl	80094a8 <__lo0bits>
 8009ad8:	9b01      	ldr	r3, [sp, #4]
 8009ada:	6163      	str	r3, [r4, #20]
 8009adc:	2201      	movs	r2, #1
 8009ade:	6122      	str	r2, [r4, #16]
 8009ae0:	3020      	adds	r0, #32
 8009ae2:	e7e3      	b.n	8009aac <__d2b+0x60>
 8009ae4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009ae8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009aec:	f8c9 0000 	str.w	r0, [r9]
 8009af0:	6918      	ldr	r0, [r3, #16]
 8009af2:	f7ff fcb9 	bl	8009468 <__hi0bits>
 8009af6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009afa:	e7df      	b.n	8009abc <__d2b+0x70>
 8009afc:	0800a51b 	.word	0x0800a51b
 8009b00:	0800a60c 	.word	0x0800a60c

08009b04 <__ratio>:
 8009b04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b08:	4688      	mov	r8, r1
 8009b0a:	4669      	mov	r1, sp
 8009b0c:	4681      	mov	r9, r0
 8009b0e:	f7ff ff4d 	bl	80099ac <__b2d>
 8009b12:	a901      	add	r1, sp, #4
 8009b14:	4640      	mov	r0, r8
 8009b16:	ec55 4b10 	vmov	r4, r5, d0
 8009b1a:	f7ff ff47 	bl	80099ac <__b2d>
 8009b1e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009b22:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009b26:	eba3 0c02 	sub.w	ip, r3, r2
 8009b2a:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009b2e:	1a9b      	subs	r3, r3, r2
 8009b30:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009b34:	ec51 0b10 	vmov	r0, r1, d0
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	bfd6      	itet	le
 8009b3c:	460a      	movle	r2, r1
 8009b3e:	462a      	movgt	r2, r5
 8009b40:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009b44:	468b      	mov	fp, r1
 8009b46:	462f      	mov	r7, r5
 8009b48:	bfd4      	ite	le
 8009b4a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009b4e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009b52:	4620      	mov	r0, r4
 8009b54:	ee10 2a10 	vmov	r2, s0
 8009b58:	465b      	mov	r3, fp
 8009b5a:	4639      	mov	r1, r7
 8009b5c:	f7f6 fe96 	bl	800088c <__aeabi_ddiv>
 8009b60:	ec41 0b10 	vmov	d0, r0, r1
 8009b64:	b003      	add	sp, #12
 8009b66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009b6a <__copybits>:
 8009b6a:	3901      	subs	r1, #1
 8009b6c:	b570      	push	{r4, r5, r6, lr}
 8009b6e:	1149      	asrs	r1, r1, #5
 8009b70:	6914      	ldr	r4, [r2, #16]
 8009b72:	3101      	adds	r1, #1
 8009b74:	f102 0314 	add.w	r3, r2, #20
 8009b78:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009b7c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009b80:	1f05      	subs	r5, r0, #4
 8009b82:	42a3      	cmp	r3, r4
 8009b84:	d30c      	bcc.n	8009ba0 <__copybits+0x36>
 8009b86:	1aa3      	subs	r3, r4, r2
 8009b88:	3b11      	subs	r3, #17
 8009b8a:	f023 0303 	bic.w	r3, r3, #3
 8009b8e:	3211      	adds	r2, #17
 8009b90:	42a2      	cmp	r2, r4
 8009b92:	bf88      	it	hi
 8009b94:	2300      	movhi	r3, #0
 8009b96:	4418      	add	r0, r3
 8009b98:	2300      	movs	r3, #0
 8009b9a:	4288      	cmp	r0, r1
 8009b9c:	d305      	bcc.n	8009baa <__copybits+0x40>
 8009b9e:	bd70      	pop	{r4, r5, r6, pc}
 8009ba0:	f853 6b04 	ldr.w	r6, [r3], #4
 8009ba4:	f845 6f04 	str.w	r6, [r5, #4]!
 8009ba8:	e7eb      	b.n	8009b82 <__copybits+0x18>
 8009baa:	f840 3b04 	str.w	r3, [r0], #4
 8009bae:	e7f4      	b.n	8009b9a <__copybits+0x30>

08009bb0 <__any_on>:
 8009bb0:	f100 0214 	add.w	r2, r0, #20
 8009bb4:	6900      	ldr	r0, [r0, #16]
 8009bb6:	114b      	asrs	r3, r1, #5
 8009bb8:	4298      	cmp	r0, r3
 8009bba:	b510      	push	{r4, lr}
 8009bbc:	db11      	blt.n	8009be2 <__any_on+0x32>
 8009bbe:	dd0a      	ble.n	8009bd6 <__any_on+0x26>
 8009bc0:	f011 011f 	ands.w	r1, r1, #31
 8009bc4:	d007      	beq.n	8009bd6 <__any_on+0x26>
 8009bc6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009bca:	fa24 f001 	lsr.w	r0, r4, r1
 8009bce:	fa00 f101 	lsl.w	r1, r0, r1
 8009bd2:	428c      	cmp	r4, r1
 8009bd4:	d10b      	bne.n	8009bee <__any_on+0x3e>
 8009bd6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d803      	bhi.n	8009be6 <__any_on+0x36>
 8009bde:	2000      	movs	r0, #0
 8009be0:	bd10      	pop	{r4, pc}
 8009be2:	4603      	mov	r3, r0
 8009be4:	e7f7      	b.n	8009bd6 <__any_on+0x26>
 8009be6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009bea:	2900      	cmp	r1, #0
 8009bec:	d0f5      	beq.n	8009bda <__any_on+0x2a>
 8009bee:	2001      	movs	r0, #1
 8009bf0:	e7f6      	b.n	8009be0 <__any_on+0x30>

08009bf2 <_calloc_r>:
 8009bf2:	b513      	push	{r0, r1, r4, lr}
 8009bf4:	434a      	muls	r2, r1
 8009bf6:	4611      	mov	r1, r2
 8009bf8:	9201      	str	r2, [sp, #4]
 8009bfa:	f000 f859 	bl	8009cb0 <_malloc_r>
 8009bfe:	4604      	mov	r4, r0
 8009c00:	b118      	cbz	r0, 8009c0a <_calloc_r+0x18>
 8009c02:	9a01      	ldr	r2, [sp, #4]
 8009c04:	2100      	movs	r1, #0
 8009c06:	f7fc fb13 	bl	8006230 <memset>
 8009c0a:	4620      	mov	r0, r4
 8009c0c:	b002      	add	sp, #8
 8009c0e:	bd10      	pop	{r4, pc}

08009c10 <_free_r>:
 8009c10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009c12:	2900      	cmp	r1, #0
 8009c14:	d048      	beq.n	8009ca8 <_free_r+0x98>
 8009c16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c1a:	9001      	str	r0, [sp, #4]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	f1a1 0404 	sub.w	r4, r1, #4
 8009c22:	bfb8      	it	lt
 8009c24:	18e4      	addlt	r4, r4, r3
 8009c26:	f000 faf7 	bl	800a218 <__malloc_lock>
 8009c2a:	4a20      	ldr	r2, [pc, #128]	; (8009cac <_free_r+0x9c>)
 8009c2c:	9801      	ldr	r0, [sp, #4]
 8009c2e:	6813      	ldr	r3, [r2, #0]
 8009c30:	4615      	mov	r5, r2
 8009c32:	b933      	cbnz	r3, 8009c42 <_free_r+0x32>
 8009c34:	6063      	str	r3, [r4, #4]
 8009c36:	6014      	str	r4, [r2, #0]
 8009c38:	b003      	add	sp, #12
 8009c3a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009c3e:	f000 baf1 	b.w	800a224 <__malloc_unlock>
 8009c42:	42a3      	cmp	r3, r4
 8009c44:	d90b      	bls.n	8009c5e <_free_r+0x4e>
 8009c46:	6821      	ldr	r1, [r4, #0]
 8009c48:	1862      	adds	r2, r4, r1
 8009c4a:	4293      	cmp	r3, r2
 8009c4c:	bf04      	itt	eq
 8009c4e:	681a      	ldreq	r2, [r3, #0]
 8009c50:	685b      	ldreq	r3, [r3, #4]
 8009c52:	6063      	str	r3, [r4, #4]
 8009c54:	bf04      	itt	eq
 8009c56:	1852      	addeq	r2, r2, r1
 8009c58:	6022      	streq	r2, [r4, #0]
 8009c5a:	602c      	str	r4, [r5, #0]
 8009c5c:	e7ec      	b.n	8009c38 <_free_r+0x28>
 8009c5e:	461a      	mov	r2, r3
 8009c60:	685b      	ldr	r3, [r3, #4]
 8009c62:	b10b      	cbz	r3, 8009c68 <_free_r+0x58>
 8009c64:	42a3      	cmp	r3, r4
 8009c66:	d9fa      	bls.n	8009c5e <_free_r+0x4e>
 8009c68:	6811      	ldr	r1, [r2, #0]
 8009c6a:	1855      	adds	r5, r2, r1
 8009c6c:	42a5      	cmp	r5, r4
 8009c6e:	d10b      	bne.n	8009c88 <_free_r+0x78>
 8009c70:	6824      	ldr	r4, [r4, #0]
 8009c72:	4421      	add	r1, r4
 8009c74:	1854      	adds	r4, r2, r1
 8009c76:	42a3      	cmp	r3, r4
 8009c78:	6011      	str	r1, [r2, #0]
 8009c7a:	d1dd      	bne.n	8009c38 <_free_r+0x28>
 8009c7c:	681c      	ldr	r4, [r3, #0]
 8009c7e:	685b      	ldr	r3, [r3, #4]
 8009c80:	6053      	str	r3, [r2, #4]
 8009c82:	4421      	add	r1, r4
 8009c84:	6011      	str	r1, [r2, #0]
 8009c86:	e7d7      	b.n	8009c38 <_free_r+0x28>
 8009c88:	d902      	bls.n	8009c90 <_free_r+0x80>
 8009c8a:	230c      	movs	r3, #12
 8009c8c:	6003      	str	r3, [r0, #0]
 8009c8e:	e7d3      	b.n	8009c38 <_free_r+0x28>
 8009c90:	6825      	ldr	r5, [r4, #0]
 8009c92:	1961      	adds	r1, r4, r5
 8009c94:	428b      	cmp	r3, r1
 8009c96:	bf04      	itt	eq
 8009c98:	6819      	ldreq	r1, [r3, #0]
 8009c9a:	685b      	ldreq	r3, [r3, #4]
 8009c9c:	6063      	str	r3, [r4, #4]
 8009c9e:	bf04      	itt	eq
 8009ca0:	1949      	addeq	r1, r1, r5
 8009ca2:	6021      	streq	r1, [r4, #0]
 8009ca4:	6054      	str	r4, [r2, #4]
 8009ca6:	e7c7      	b.n	8009c38 <_free_r+0x28>
 8009ca8:	b003      	add	sp, #12
 8009caa:	bd30      	pop	{r4, r5, pc}
 8009cac:	20000560 	.word	0x20000560

08009cb0 <_malloc_r>:
 8009cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cb2:	1ccd      	adds	r5, r1, #3
 8009cb4:	f025 0503 	bic.w	r5, r5, #3
 8009cb8:	3508      	adds	r5, #8
 8009cba:	2d0c      	cmp	r5, #12
 8009cbc:	bf38      	it	cc
 8009cbe:	250c      	movcc	r5, #12
 8009cc0:	2d00      	cmp	r5, #0
 8009cc2:	4606      	mov	r6, r0
 8009cc4:	db01      	blt.n	8009cca <_malloc_r+0x1a>
 8009cc6:	42a9      	cmp	r1, r5
 8009cc8:	d903      	bls.n	8009cd2 <_malloc_r+0x22>
 8009cca:	230c      	movs	r3, #12
 8009ccc:	6033      	str	r3, [r6, #0]
 8009cce:	2000      	movs	r0, #0
 8009cd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cd2:	f000 faa1 	bl	800a218 <__malloc_lock>
 8009cd6:	4921      	ldr	r1, [pc, #132]	; (8009d5c <_malloc_r+0xac>)
 8009cd8:	680a      	ldr	r2, [r1, #0]
 8009cda:	4614      	mov	r4, r2
 8009cdc:	b99c      	cbnz	r4, 8009d06 <_malloc_r+0x56>
 8009cde:	4f20      	ldr	r7, [pc, #128]	; (8009d60 <_malloc_r+0xb0>)
 8009ce0:	683b      	ldr	r3, [r7, #0]
 8009ce2:	b923      	cbnz	r3, 8009cee <_malloc_r+0x3e>
 8009ce4:	4621      	mov	r1, r4
 8009ce6:	4630      	mov	r0, r6
 8009ce8:	f000 f99e 	bl	800a028 <_sbrk_r>
 8009cec:	6038      	str	r0, [r7, #0]
 8009cee:	4629      	mov	r1, r5
 8009cf0:	4630      	mov	r0, r6
 8009cf2:	f000 f999 	bl	800a028 <_sbrk_r>
 8009cf6:	1c43      	adds	r3, r0, #1
 8009cf8:	d123      	bne.n	8009d42 <_malloc_r+0x92>
 8009cfa:	230c      	movs	r3, #12
 8009cfc:	6033      	str	r3, [r6, #0]
 8009cfe:	4630      	mov	r0, r6
 8009d00:	f000 fa90 	bl	800a224 <__malloc_unlock>
 8009d04:	e7e3      	b.n	8009cce <_malloc_r+0x1e>
 8009d06:	6823      	ldr	r3, [r4, #0]
 8009d08:	1b5b      	subs	r3, r3, r5
 8009d0a:	d417      	bmi.n	8009d3c <_malloc_r+0x8c>
 8009d0c:	2b0b      	cmp	r3, #11
 8009d0e:	d903      	bls.n	8009d18 <_malloc_r+0x68>
 8009d10:	6023      	str	r3, [r4, #0]
 8009d12:	441c      	add	r4, r3
 8009d14:	6025      	str	r5, [r4, #0]
 8009d16:	e004      	b.n	8009d22 <_malloc_r+0x72>
 8009d18:	6863      	ldr	r3, [r4, #4]
 8009d1a:	42a2      	cmp	r2, r4
 8009d1c:	bf0c      	ite	eq
 8009d1e:	600b      	streq	r3, [r1, #0]
 8009d20:	6053      	strne	r3, [r2, #4]
 8009d22:	4630      	mov	r0, r6
 8009d24:	f000 fa7e 	bl	800a224 <__malloc_unlock>
 8009d28:	f104 000b 	add.w	r0, r4, #11
 8009d2c:	1d23      	adds	r3, r4, #4
 8009d2e:	f020 0007 	bic.w	r0, r0, #7
 8009d32:	1ac2      	subs	r2, r0, r3
 8009d34:	d0cc      	beq.n	8009cd0 <_malloc_r+0x20>
 8009d36:	1a1b      	subs	r3, r3, r0
 8009d38:	50a3      	str	r3, [r4, r2]
 8009d3a:	e7c9      	b.n	8009cd0 <_malloc_r+0x20>
 8009d3c:	4622      	mov	r2, r4
 8009d3e:	6864      	ldr	r4, [r4, #4]
 8009d40:	e7cc      	b.n	8009cdc <_malloc_r+0x2c>
 8009d42:	1cc4      	adds	r4, r0, #3
 8009d44:	f024 0403 	bic.w	r4, r4, #3
 8009d48:	42a0      	cmp	r0, r4
 8009d4a:	d0e3      	beq.n	8009d14 <_malloc_r+0x64>
 8009d4c:	1a21      	subs	r1, r4, r0
 8009d4e:	4630      	mov	r0, r6
 8009d50:	f000 f96a 	bl	800a028 <_sbrk_r>
 8009d54:	3001      	adds	r0, #1
 8009d56:	d1dd      	bne.n	8009d14 <_malloc_r+0x64>
 8009d58:	e7cf      	b.n	8009cfa <_malloc_r+0x4a>
 8009d5a:	bf00      	nop
 8009d5c:	20000560 	.word	0x20000560
 8009d60:	20000564 	.word	0x20000564

08009d64 <__sfputc_r>:
 8009d64:	6893      	ldr	r3, [r2, #8]
 8009d66:	3b01      	subs	r3, #1
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	b410      	push	{r4}
 8009d6c:	6093      	str	r3, [r2, #8]
 8009d6e:	da08      	bge.n	8009d82 <__sfputc_r+0x1e>
 8009d70:	6994      	ldr	r4, [r2, #24]
 8009d72:	42a3      	cmp	r3, r4
 8009d74:	db01      	blt.n	8009d7a <__sfputc_r+0x16>
 8009d76:	290a      	cmp	r1, #10
 8009d78:	d103      	bne.n	8009d82 <__sfputc_r+0x1e>
 8009d7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d7e:	f7fd bd89 	b.w	8007894 <__swbuf_r>
 8009d82:	6813      	ldr	r3, [r2, #0]
 8009d84:	1c58      	adds	r0, r3, #1
 8009d86:	6010      	str	r0, [r2, #0]
 8009d88:	7019      	strb	r1, [r3, #0]
 8009d8a:	4608      	mov	r0, r1
 8009d8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d90:	4770      	bx	lr

08009d92 <__sfputs_r>:
 8009d92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d94:	4606      	mov	r6, r0
 8009d96:	460f      	mov	r7, r1
 8009d98:	4614      	mov	r4, r2
 8009d9a:	18d5      	adds	r5, r2, r3
 8009d9c:	42ac      	cmp	r4, r5
 8009d9e:	d101      	bne.n	8009da4 <__sfputs_r+0x12>
 8009da0:	2000      	movs	r0, #0
 8009da2:	e007      	b.n	8009db4 <__sfputs_r+0x22>
 8009da4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009da8:	463a      	mov	r2, r7
 8009daa:	4630      	mov	r0, r6
 8009dac:	f7ff ffda 	bl	8009d64 <__sfputc_r>
 8009db0:	1c43      	adds	r3, r0, #1
 8009db2:	d1f3      	bne.n	8009d9c <__sfputs_r+0xa>
 8009db4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009db8 <_vfiprintf_r>:
 8009db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dbc:	460d      	mov	r5, r1
 8009dbe:	b09d      	sub	sp, #116	; 0x74
 8009dc0:	4614      	mov	r4, r2
 8009dc2:	4698      	mov	r8, r3
 8009dc4:	4606      	mov	r6, r0
 8009dc6:	b118      	cbz	r0, 8009dd0 <_vfiprintf_r+0x18>
 8009dc8:	6983      	ldr	r3, [r0, #24]
 8009dca:	b90b      	cbnz	r3, 8009dd0 <_vfiprintf_r+0x18>
 8009dcc:	f7fe fdb6 	bl	800893c <__sinit>
 8009dd0:	4b89      	ldr	r3, [pc, #548]	; (8009ff8 <_vfiprintf_r+0x240>)
 8009dd2:	429d      	cmp	r5, r3
 8009dd4:	d11b      	bne.n	8009e0e <_vfiprintf_r+0x56>
 8009dd6:	6875      	ldr	r5, [r6, #4]
 8009dd8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009dda:	07d9      	lsls	r1, r3, #31
 8009ddc:	d405      	bmi.n	8009dea <_vfiprintf_r+0x32>
 8009dde:	89ab      	ldrh	r3, [r5, #12]
 8009de0:	059a      	lsls	r2, r3, #22
 8009de2:	d402      	bmi.n	8009dea <_vfiprintf_r+0x32>
 8009de4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009de6:	f7ff f9ba 	bl	800915e <__retarget_lock_acquire_recursive>
 8009dea:	89ab      	ldrh	r3, [r5, #12]
 8009dec:	071b      	lsls	r3, r3, #28
 8009dee:	d501      	bpl.n	8009df4 <_vfiprintf_r+0x3c>
 8009df0:	692b      	ldr	r3, [r5, #16]
 8009df2:	b9eb      	cbnz	r3, 8009e30 <_vfiprintf_r+0x78>
 8009df4:	4629      	mov	r1, r5
 8009df6:	4630      	mov	r0, r6
 8009df8:	f7fd fd9e 	bl	8007938 <__swsetup_r>
 8009dfc:	b1c0      	cbz	r0, 8009e30 <_vfiprintf_r+0x78>
 8009dfe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e00:	07dc      	lsls	r4, r3, #31
 8009e02:	d50e      	bpl.n	8009e22 <_vfiprintf_r+0x6a>
 8009e04:	f04f 30ff 	mov.w	r0, #4294967295
 8009e08:	b01d      	add	sp, #116	; 0x74
 8009e0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e0e:	4b7b      	ldr	r3, [pc, #492]	; (8009ffc <_vfiprintf_r+0x244>)
 8009e10:	429d      	cmp	r5, r3
 8009e12:	d101      	bne.n	8009e18 <_vfiprintf_r+0x60>
 8009e14:	68b5      	ldr	r5, [r6, #8]
 8009e16:	e7df      	b.n	8009dd8 <_vfiprintf_r+0x20>
 8009e18:	4b79      	ldr	r3, [pc, #484]	; (800a000 <_vfiprintf_r+0x248>)
 8009e1a:	429d      	cmp	r5, r3
 8009e1c:	bf08      	it	eq
 8009e1e:	68f5      	ldreq	r5, [r6, #12]
 8009e20:	e7da      	b.n	8009dd8 <_vfiprintf_r+0x20>
 8009e22:	89ab      	ldrh	r3, [r5, #12]
 8009e24:	0598      	lsls	r0, r3, #22
 8009e26:	d4ed      	bmi.n	8009e04 <_vfiprintf_r+0x4c>
 8009e28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009e2a:	f7ff f999 	bl	8009160 <__retarget_lock_release_recursive>
 8009e2e:	e7e9      	b.n	8009e04 <_vfiprintf_r+0x4c>
 8009e30:	2300      	movs	r3, #0
 8009e32:	9309      	str	r3, [sp, #36]	; 0x24
 8009e34:	2320      	movs	r3, #32
 8009e36:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009e3a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e3e:	2330      	movs	r3, #48	; 0x30
 8009e40:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a004 <_vfiprintf_r+0x24c>
 8009e44:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009e48:	f04f 0901 	mov.w	r9, #1
 8009e4c:	4623      	mov	r3, r4
 8009e4e:	469a      	mov	sl, r3
 8009e50:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e54:	b10a      	cbz	r2, 8009e5a <_vfiprintf_r+0xa2>
 8009e56:	2a25      	cmp	r2, #37	; 0x25
 8009e58:	d1f9      	bne.n	8009e4e <_vfiprintf_r+0x96>
 8009e5a:	ebba 0b04 	subs.w	fp, sl, r4
 8009e5e:	d00b      	beq.n	8009e78 <_vfiprintf_r+0xc0>
 8009e60:	465b      	mov	r3, fp
 8009e62:	4622      	mov	r2, r4
 8009e64:	4629      	mov	r1, r5
 8009e66:	4630      	mov	r0, r6
 8009e68:	f7ff ff93 	bl	8009d92 <__sfputs_r>
 8009e6c:	3001      	adds	r0, #1
 8009e6e:	f000 80aa 	beq.w	8009fc6 <_vfiprintf_r+0x20e>
 8009e72:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e74:	445a      	add	r2, fp
 8009e76:	9209      	str	r2, [sp, #36]	; 0x24
 8009e78:	f89a 3000 	ldrb.w	r3, [sl]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	f000 80a2 	beq.w	8009fc6 <_vfiprintf_r+0x20e>
 8009e82:	2300      	movs	r3, #0
 8009e84:	f04f 32ff 	mov.w	r2, #4294967295
 8009e88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e8c:	f10a 0a01 	add.w	sl, sl, #1
 8009e90:	9304      	str	r3, [sp, #16]
 8009e92:	9307      	str	r3, [sp, #28]
 8009e94:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009e98:	931a      	str	r3, [sp, #104]	; 0x68
 8009e9a:	4654      	mov	r4, sl
 8009e9c:	2205      	movs	r2, #5
 8009e9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ea2:	4858      	ldr	r0, [pc, #352]	; (800a004 <_vfiprintf_r+0x24c>)
 8009ea4:	f7f6 f9bc 	bl	8000220 <memchr>
 8009ea8:	9a04      	ldr	r2, [sp, #16]
 8009eaa:	b9d8      	cbnz	r0, 8009ee4 <_vfiprintf_r+0x12c>
 8009eac:	06d1      	lsls	r1, r2, #27
 8009eae:	bf44      	itt	mi
 8009eb0:	2320      	movmi	r3, #32
 8009eb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009eb6:	0713      	lsls	r3, r2, #28
 8009eb8:	bf44      	itt	mi
 8009eba:	232b      	movmi	r3, #43	; 0x2b
 8009ebc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ec0:	f89a 3000 	ldrb.w	r3, [sl]
 8009ec4:	2b2a      	cmp	r3, #42	; 0x2a
 8009ec6:	d015      	beq.n	8009ef4 <_vfiprintf_r+0x13c>
 8009ec8:	9a07      	ldr	r2, [sp, #28]
 8009eca:	4654      	mov	r4, sl
 8009ecc:	2000      	movs	r0, #0
 8009ece:	f04f 0c0a 	mov.w	ip, #10
 8009ed2:	4621      	mov	r1, r4
 8009ed4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ed8:	3b30      	subs	r3, #48	; 0x30
 8009eda:	2b09      	cmp	r3, #9
 8009edc:	d94e      	bls.n	8009f7c <_vfiprintf_r+0x1c4>
 8009ede:	b1b0      	cbz	r0, 8009f0e <_vfiprintf_r+0x156>
 8009ee0:	9207      	str	r2, [sp, #28]
 8009ee2:	e014      	b.n	8009f0e <_vfiprintf_r+0x156>
 8009ee4:	eba0 0308 	sub.w	r3, r0, r8
 8009ee8:	fa09 f303 	lsl.w	r3, r9, r3
 8009eec:	4313      	orrs	r3, r2
 8009eee:	9304      	str	r3, [sp, #16]
 8009ef0:	46a2      	mov	sl, r4
 8009ef2:	e7d2      	b.n	8009e9a <_vfiprintf_r+0xe2>
 8009ef4:	9b03      	ldr	r3, [sp, #12]
 8009ef6:	1d19      	adds	r1, r3, #4
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	9103      	str	r1, [sp, #12]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	bfbb      	ittet	lt
 8009f00:	425b      	neglt	r3, r3
 8009f02:	f042 0202 	orrlt.w	r2, r2, #2
 8009f06:	9307      	strge	r3, [sp, #28]
 8009f08:	9307      	strlt	r3, [sp, #28]
 8009f0a:	bfb8      	it	lt
 8009f0c:	9204      	strlt	r2, [sp, #16]
 8009f0e:	7823      	ldrb	r3, [r4, #0]
 8009f10:	2b2e      	cmp	r3, #46	; 0x2e
 8009f12:	d10c      	bne.n	8009f2e <_vfiprintf_r+0x176>
 8009f14:	7863      	ldrb	r3, [r4, #1]
 8009f16:	2b2a      	cmp	r3, #42	; 0x2a
 8009f18:	d135      	bne.n	8009f86 <_vfiprintf_r+0x1ce>
 8009f1a:	9b03      	ldr	r3, [sp, #12]
 8009f1c:	1d1a      	adds	r2, r3, #4
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	9203      	str	r2, [sp, #12]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	bfb8      	it	lt
 8009f26:	f04f 33ff 	movlt.w	r3, #4294967295
 8009f2a:	3402      	adds	r4, #2
 8009f2c:	9305      	str	r3, [sp, #20]
 8009f2e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a014 <_vfiprintf_r+0x25c>
 8009f32:	7821      	ldrb	r1, [r4, #0]
 8009f34:	2203      	movs	r2, #3
 8009f36:	4650      	mov	r0, sl
 8009f38:	f7f6 f972 	bl	8000220 <memchr>
 8009f3c:	b140      	cbz	r0, 8009f50 <_vfiprintf_r+0x198>
 8009f3e:	2340      	movs	r3, #64	; 0x40
 8009f40:	eba0 000a 	sub.w	r0, r0, sl
 8009f44:	fa03 f000 	lsl.w	r0, r3, r0
 8009f48:	9b04      	ldr	r3, [sp, #16]
 8009f4a:	4303      	orrs	r3, r0
 8009f4c:	3401      	adds	r4, #1
 8009f4e:	9304      	str	r3, [sp, #16]
 8009f50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f54:	482c      	ldr	r0, [pc, #176]	; (800a008 <_vfiprintf_r+0x250>)
 8009f56:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009f5a:	2206      	movs	r2, #6
 8009f5c:	f7f6 f960 	bl	8000220 <memchr>
 8009f60:	2800      	cmp	r0, #0
 8009f62:	d03f      	beq.n	8009fe4 <_vfiprintf_r+0x22c>
 8009f64:	4b29      	ldr	r3, [pc, #164]	; (800a00c <_vfiprintf_r+0x254>)
 8009f66:	bb1b      	cbnz	r3, 8009fb0 <_vfiprintf_r+0x1f8>
 8009f68:	9b03      	ldr	r3, [sp, #12]
 8009f6a:	3307      	adds	r3, #7
 8009f6c:	f023 0307 	bic.w	r3, r3, #7
 8009f70:	3308      	adds	r3, #8
 8009f72:	9303      	str	r3, [sp, #12]
 8009f74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f76:	443b      	add	r3, r7
 8009f78:	9309      	str	r3, [sp, #36]	; 0x24
 8009f7a:	e767      	b.n	8009e4c <_vfiprintf_r+0x94>
 8009f7c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f80:	460c      	mov	r4, r1
 8009f82:	2001      	movs	r0, #1
 8009f84:	e7a5      	b.n	8009ed2 <_vfiprintf_r+0x11a>
 8009f86:	2300      	movs	r3, #0
 8009f88:	3401      	adds	r4, #1
 8009f8a:	9305      	str	r3, [sp, #20]
 8009f8c:	4619      	mov	r1, r3
 8009f8e:	f04f 0c0a 	mov.w	ip, #10
 8009f92:	4620      	mov	r0, r4
 8009f94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f98:	3a30      	subs	r2, #48	; 0x30
 8009f9a:	2a09      	cmp	r2, #9
 8009f9c:	d903      	bls.n	8009fa6 <_vfiprintf_r+0x1ee>
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d0c5      	beq.n	8009f2e <_vfiprintf_r+0x176>
 8009fa2:	9105      	str	r1, [sp, #20]
 8009fa4:	e7c3      	b.n	8009f2e <_vfiprintf_r+0x176>
 8009fa6:	fb0c 2101 	mla	r1, ip, r1, r2
 8009faa:	4604      	mov	r4, r0
 8009fac:	2301      	movs	r3, #1
 8009fae:	e7f0      	b.n	8009f92 <_vfiprintf_r+0x1da>
 8009fb0:	ab03      	add	r3, sp, #12
 8009fb2:	9300      	str	r3, [sp, #0]
 8009fb4:	462a      	mov	r2, r5
 8009fb6:	4b16      	ldr	r3, [pc, #88]	; (800a010 <_vfiprintf_r+0x258>)
 8009fb8:	a904      	add	r1, sp, #16
 8009fba:	4630      	mov	r0, r6
 8009fbc:	f7fc f9e0 	bl	8006380 <_printf_float>
 8009fc0:	4607      	mov	r7, r0
 8009fc2:	1c78      	adds	r0, r7, #1
 8009fc4:	d1d6      	bne.n	8009f74 <_vfiprintf_r+0x1bc>
 8009fc6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009fc8:	07d9      	lsls	r1, r3, #31
 8009fca:	d405      	bmi.n	8009fd8 <_vfiprintf_r+0x220>
 8009fcc:	89ab      	ldrh	r3, [r5, #12]
 8009fce:	059a      	lsls	r2, r3, #22
 8009fd0:	d402      	bmi.n	8009fd8 <_vfiprintf_r+0x220>
 8009fd2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009fd4:	f7ff f8c4 	bl	8009160 <__retarget_lock_release_recursive>
 8009fd8:	89ab      	ldrh	r3, [r5, #12]
 8009fda:	065b      	lsls	r3, r3, #25
 8009fdc:	f53f af12 	bmi.w	8009e04 <_vfiprintf_r+0x4c>
 8009fe0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009fe2:	e711      	b.n	8009e08 <_vfiprintf_r+0x50>
 8009fe4:	ab03      	add	r3, sp, #12
 8009fe6:	9300      	str	r3, [sp, #0]
 8009fe8:	462a      	mov	r2, r5
 8009fea:	4b09      	ldr	r3, [pc, #36]	; (800a010 <_vfiprintf_r+0x258>)
 8009fec:	a904      	add	r1, sp, #16
 8009fee:	4630      	mov	r0, r6
 8009ff0:	f7fc fc6a 	bl	80068c8 <_printf_i>
 8009ff4:	e7e4      	b.n	8009fc0 <_vfiprintf_r+0x208>
 8009ff6:	bf00      	nop
 8009ff8:	0800a54c 	.word	0x0800a54c
 8009ffc:	0800a56c 	.word	0x0800a56c
 800a000:	0800a52c 	.word	0x0800a52c
 800a004:	0800a76c 	.word	0x0800a76c
 800a008:	0800a776 	.word	0x0800a776
 800a00c:	08006381 	.word	0x08006381
 800a010:	08009d93 	.word	0x08009d93
 800a014:	0800a772 	.word	0x0800a772

0800a018 <nan>:
 800a018:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a020 <nan+0x8>
 800a01c:	4770      	bx	lr
 800a01e:	bf00      	nop
 800a020:	00000000 	.word	0x00000000
 800a024:	7ff80000 	.word	0x7ff80000

0800a028 <_sbrk_r>:
 800a028:	b538      	push	{r3, r4, r5, lr}
 800a02a:	4d06      	ldr	r5, [pc, #24]	; (800a044 <_sbrk_r+0x1c>)
 800a02c:	2300      	movs	r3, #0
 800a02e:	4604      	mov	r4, r0
 800a030:	4608      	mov	r0, r1
 800a032:	602b      	str	r3, [r5, #0]
 800a034:	f7f7 ff4e 	bl	8001ed4 <_sbrk>
 800a038:	1c43      	adds	r3, r0, #1
 800a03a:	d102      	bne.n	800a042 <_sbrk_r+0x1a>
 800a03c:	682b      	ldr	r3, [r5, #0]
 800a03e:	b103      	cbz	r3, 800a042 <_sbrk_r+0x1a>
 800a040:	6023      	str	r3, [r4, #0]
 800a042:	bd38      	pop	{r3, r4, r5, pc}
 800a044:	2000072c 	.word	0x2000072c

0800a048 <__sread>:
 800a048:	b510      	push	{r4, lr}
 800a04a:	460c      	mov	r4, r1
 800a04c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a050:	f000 f8ee 	bl	800a230 <_read_r>
 800a054:	2800      	cmp	r0, #0
 800a056:	bfab      	itete	ge
 800a058:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a05a:	89a3      	ldrhlt	r3, [r4, #12]
 800a05c:	181b      	addge	r3, r3, r0
 800a05e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a062:	bfac      	ite	ge
 800a064:	6563      	strge	r3, [r4, #84]	; 0x54
 800a066:	81a3      	strhlt	r3, [r4, #12]
 800a068:	bd10      	pop	{r4, pc}

0800a06a <__swrite>:
 800a06a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a06e:	461f      	mov	r7, r3
 800a070:	898b      	ldrh	r3, [r1, #12]
 800a072:	05db      	lsls	r3, r3, #23
 800a074:	4605      	mov	r5, r0
 800a076:	460c      	mov	r4, r1
 800a078:	4616      	mov	r6, r2
 800a07a:	d505      	bpl.n	800a088 <__swrite+0x1e>
 800a07c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a080:	2302      	movs	r3, #2
 800a082:	2200      	movs	r2, #0
 800a084:	f000 f8b6 	bl	800a1f4 <_lseek_r>
 800a088:	89a3      	ldrh	r3, [r4, #12]
 800a08a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a08e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a092:	81a3      	strh	r3, [r4, #12]
 800a094:	4632      	mov	r2, r6
 800a096:	463b      	mov	r3, r7
 800a098:	4628      	mov	r0, r5
 800a09a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a09e:	f000 b835 	b.w	800a10c <_write_r>

0800a0a2 <__sseek>:
 800a0a2:	b510      	push	{r4, lr}
 800a0a4:	460c      	mov	r4, r1
 800a0a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0aa:	f000 f8a3 	bl	800a1f4 <_lseek_r>
 800a0ae:	1c43      	adds	r3, r0, #1
 800a0b0:	89a3      	ldrh	r3, [r4, #12]
 800a0b2:	bf15      	itete	ne
 800a0b4:	6560      	strne	r0, [r4, #84]	; 0x54
 800a0b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a0ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a0be:	81a3      	strheq	r3, [r4, #12]
 800a0c0:	bf18      	it	ne
 800a0c2:	81a3      	strhne	r3, [r4, #12]
 800a0c4:	bd10      	pop	{r4, pc}

0800a0c6 <__sclose>:
 800a0c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0ca:	f000 b84f 	b.w	800a16c <_close_r>

0800a0ce <strncmp>:
 800a0ce:	b510      	push	{r4, lr}
 800a0d0:	b16a      	cbz	r2, 800a0ee <strncmp+0x20>
 800a0d2:	3901      	subs	r1, #1
 800a0d4:	1884      	adds	r4, r0, r2
 800a0d6:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a0da:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d103      	bne.n	800a0ea <strncmp+0x1c>
 800a0e2:	42a0      	cmp	r0, r4
 800a0e4:	d001      	beq.n	800a0ea <strncmp+0x1c>
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d1f5      	bne.n	800a0d6 <strncmp+0x8>
 800a0ea:	1a98      	subs	r0, r3, r2
 800a0ec:	bd10      	pop	{r4, pc}
 800a0ee:	4610      	mov	r0, r2
 800a0f0:	e7fc      	b.n	800a0ec <strncmp+0x1e>

0800a0f2 <__ascii_wctomb>:
 800a0f2:	b149      	cbz	r1, 800a108 <__ascii_wctomb+0x16>
 800a0f4:	2aff      	cmp	r2, #255	; 0xff
 800a0f6:	bf85      	ittet	hi
 800a0f8:	238a      	movhi	r3, #138	; 0x8a
 800a0fa:	6003      	strhi	r3, [r0, #0]
 800a0fc:	700a      	strbls	r2, [r1, #0]
 800a0fe:	f04f 30ff 	movhi.w	r0, #4294967295
 800a102:	bf98      	it	ls
 800a104:	2001      	movls	r0, #1
 800a106:	4770      	bx	lr
 800a108:	4608      	mov	r0, r1
 800a10a:	4770      	bx	lr

0800a10c <_write_r>:
 800a10c:	b538      	push	{r3, r4, r5, lr}
 800a10e:	4d07      	ldr	r5, [pc, #28]	; (800a12c <_write_r+0x20>)
 800a110:	4604      	mov	r4, r0
 800a112:	4608      	mov	r0, r1
 800a114:	4611      	mov	r1, r2
 800a116:	2200      	movs	r2, #0
 800a118:	602a      	str	r2, [r5, #0]
 800a11a:	461a      	mov	r2, r3
 800a11c:	f7f7 fe89 	bl	8001e32 <_write>
 800a120:	1c43      	adds	r3, r0, #1
 800a122:	d102      	bne.n	800a12a <_write_r+0x1e>
 800a124:	682b      	ldr	r3, [r5, #0]
 800a126:	b103      	cbz	r3, 800a12a <_write_r+0x1e>
 800a128:	6023      	str	r3, [r4, #0]
 800a12a:	bd38      	pop	{r3, r4, r5, pc}
 800a12c:	2000072c 	.word	0x2000072c

0800a130 <__assert_func>:
 800a130:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a132:	4614      	mov	r4, r2
 800a134:	461a      	mov	r2, r3
 800a136:	4b09      	ldr	r3, [pc, #36]	; (800a15c <__assert_func+0x2c>)
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	4605      	mov	r5, r0
 800a13c:	68d8      	ldr	r0, [r3, #12]
 800a13e:	b14c      	cbz	r4, 800a154 <__assert_func+0x24>
 800a140:	4b07      	ldr	r3, [pc, #28]	; (800a160 <__assert_func+0x30>)
 800a142:	9100      	str	r1, [sp, #0]
 800a144:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a148:	4906      	ldr	r1, [pc, #24]	; (800a164 <__assert_func+0x34>)
 800a14a:	462b      	mov	r3, r5
 800a14c:	f000 f81e 	bl	800a18c <fiprintf>
 800a150:	f000 f880 	bl	800a254 <abort>
 800a154:	4b04      	ldr	r3, [pc, #16]	; (800a168 <__assert_func+0x38>)
 800a156:	461c      	mov	r4, r3
 800a158:	e7f3      	b.n	800a142 <__assert_func+0x12>
 800a15a:	bf00      	nop
 800a15c:	20000028 	.word	0x20000028
 800a160:	0800a77d 	.word	0x0800a77d
 800a164:	0800a78a 	.word	0x0800a78a
 800a168:	0800a7b8 	.word	0x0800a7b8

0800a16c <_close_r>:
 800a16c:	b538      	push	{r3, r4, r5, lr}
 800a16e:	4d06      	ldr	r5, [pc, #24]	; (800a188 <_close_r+0x1c>)
 800a170:	2300      	movs	r3, #0
 800a172:	4604      	mov	r4, r0
 800a174:	4608      	mov	r0, r1
 800a176:	602b      	str	r3, [r5, #0]
 800a178:	f7f7 fe77 	bl	8001e6a <_close>
 800a17c:	1c43      	adds	r3, r0, #1
 800a17e:	d102      	bne.n	800a186 <_close_r+0x1a>
 800a180:	682b      	ldr	r3, [r5, #0]
 800a182:	b103      	cbz	r3, 800a186 <_close_r+0x1a>
 800a184:	6023      	str	r3, [r4, #0]
 800a186:	bd38      	pop	{r3, r4, r5, pc}
 800a188:	2000072c 	.word	0x2000072c

0800a18c <fiprintf>:
 800a18c:	b40e      	push	{r1, r2, r3}
 800a18e:	b503      	push	{r0, r1, lr}
 800a190:	4601      	mov	r1, r0
 800a192:	ab03      	add	r3, sp, #12
 800a194:	4805      	ldr	r0, [pc, #20]	; (800a1ac <fiprintf+0x20>)
 800a196:	f853 2b04 	ldr.w	r2, [r3], #4
 800a19a:	6800      	ldr	r0, [r0, #0]
 800a19c:	9301      	str	r3, [sp, #4]
 800a19e:	f7ff fe0b 	bl	8009db8 <_vfiprintf_r>
 800a1a2:	b002      	add	sp, #8
 800a1a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a1a8:	b003      	add	sp, #12
 800a1aa:	4770      	bx	lr
 800a1ac:	20000028 	.word	0x20000028

0800a1b0 <_fstat_r>:
 800a1b0:	b538      	push	{r3, r4, r5, lr}
 800a1b2:	4d07      	ldr	r5, [pc, #28]	; (800a1d0 <_fstat_r+0x20>)
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	4604      	mov	r4, r0
 800a1b8:	4608      	mov	r0, r1
 800a1ba:	4611      	mov	r1, r2
 800a1bc:	602b      	str	r3, [r5, #0]
 800a1be:	f7f7 fe60 	bl	8001e82 <_fstat>
 800a1c2:	1c43      	adds	r3, r0, #1
 800a1c4:	d102      	bne.n	800a1cc <_fstat_r+0x1c>
 800a1c6:	682b      	ldr	r3, [r5, #0]
 800a1c8:	b103      	cbz	r3, 800a1cc <_fstat_r+0x1c>
 800a1ca:	6023      	str	r3, [r4, #0]
 800a1cc:	bd38      	pop	{r3, r4, r5, pc}
 800a1ce:	bf00      	nop
 800a1d0:	2000072c 	.word	0x2000072c

0800a1d4 <_isatty_r>:
 800a1d4:	b538      	push	{r3, r4, r5, lr}
 800a1d6:	4d06      	ldr	r5, [pc, #24]	; (800a1f0 <_isatty_r+0x1c>)
 800a1d8:	2300      	movs	r3, #0
 800a1da:	4604      	mov	r4, r0
 800a1dc:	4608      	mov	r0, r1
 800a1de:	602b      	str	r3, [r5, #0]
 800a1e0:	f7f7 fe5f 	bl	8001ea2 <_isatty>
 800a1e4:	1c43      	adds	r3, r0, #1
 800a1e6:	d102      	bne.n	800a1ee <_isatty_r+0x1a>
 800a1e8:	682b      	ldr	r3, [r5, #0]
 800a1ea:	b103      	cbz	r3, 800a1ee <_isatty_r+0x1a>
 800a1ec:	6023      	str	r3, [r4, #0]
 800a1ee:	bd38      	pop	{r3, r4, r5, pc}
 800a1f0:	2000072c 	.word	0x2000072c

0800a1f4 <_lseek_r>:
 800a1f4:	b538      	push	{r3, r4, r5, lr}
 800a1f6:	4d07      	ldr	r5, [pc, #28]	; (800a214 <_lseek_r+0x20>)
 800a1f8:	4604      	mov	r4, r0
 800a1fa:	4608      	mov	r0, r1
 800a1fc:	4611      	mov	r1, r2
 800a1fe:	2200      	movs	r2, #0
 800a200:	602a      	str	r2, [r5, #0]
 800a202:	461a      	mov	r2, r3
 800a204:	f7f7 fe58 	bl	8001eb8 <_lseek>
 800a208:	1c43      	adds	r3, r0, #1
 800a20a:	d102      	bne.n	800a212 <_lseek_r+0x1e>
 800a20c:	682b      	ldr	r3, [r5, #0]
 800a20e:	b103      	cbz	r3, 800a212 <_lseek_r+0x1e>
 800a210:	6023      	str	r3, [r4, #0]
 800a212:	bd38      	pop	{r3, r4, r5, pc}
 800a214:	2000072c 	.word	0x2000072c

0800a218 <__malloc_lock>:
 800a218:	4801      	ldr	r0, [pc, #4]	; (800a220 <__malloc_lock+0x8>)
 800a21a:	f7fe bfa0 	b.w	800915e <__retarget_lock_acquire_recursive>
 800a21e:	bf00      	nop
 800a220:	20000724 	.word	0x20000724

0800a224 <__malloc_unlock>:
 800a224:	4801      	ldr	r0, [pc, #4]	; (800a22c <__malloc_unlock+0x8>)
 800a226:	f7fe bf9b 	b.w	8009160 <__retarget_lock_release_recursive>
 800a22a:	bf00      	nop
 800a22c:	20000724 	.word	0x20000724

0800a230 <_read_r>:
 800a230:	b538      	push	{r3, r4, r5, lr}
 800a232:	4d07      	ldr	r5, [pc, #28]	; (800a250 <_read_r+0x20>)
 800a234:	4604      	mov	r4, r0
 800a236:	4608      	mov	r0, r1
 800a238:	4611      	mov	r1, r2
 800a23a:	2200      	movs	r2, #0
 800a23c:	602a      	str	r2, [r5, #0]
 800a23e:	461a      	mov	r2, r3
 800a240:	f7f7 fdda 	bl	8001df8 <_read>
 800a244:	1c43      	adds	r3, r0, #1
 800a246:	d102      	bne.n	800a24e <_read_r+0x1e>
 800a248:	682b      	ldr	r3, [r5, #0]
 800a24a:	b103      	cbz	r3, 800a24e <_read_r+0x1e>
 800a24c:	6023      	str	r3, [r4, #0]
 800a24e:	bd38      	pop	{r3, r4, r5, pc}
 800a250:	2000072c 	.word	0x2000072c

0800a254 <abort>:
 800a254:	b508      	push	{r3, lr}
 800a256:	2006      	movs	r0, #6
 800a258:	f000 f82c 	bl	800a2b4 <raise>
 800a25c:	2001      	movs	r0, #1
 800a25e:	f7f7 fdc1 	bl	8001de4 <_exit>

0800a262 <_raise_r>:
 800a262:	291f      	cmp	r1, #31
 800a264:	b538      	push	{r3, r4, r5, lr}
 800a266:	4604      	mov	r4, r0
 800a268:	460d      	mov	r5, r1
 800a26a:	d904      	bls.n	800a276 <_raise_r+0x14>
 800a26c:	2316      	movs	r3, #22
 800a26e:	6003      	str	r3, [r0, #0]
 800a270:	f04f 30ff 	mov.w	r0, #4294967295
 800a274:	bd38      	pop	{r3, r4, r5, pc}
 800a276:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a278:	b112      	cbz	r2, 800a280 <_raise_r+0x1e>
 800a27a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a27e:	b94b      	cbnz	r3, 800a294 <_raise_r+0x32>
 800a280:	4620      	mov	r0, r4
 800a282:	f000 f831 	bl	800a2e8 <_getpid_r>
 800a286:	462a      	mov	r2, r5
 800a288:	4601      	mov	r1, r0
 800a28a:	4620      	mov	r0, r4
 800a28c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a290:	f000 b818 	b.w	800a2c4 <_kill_r>
 800a294:	2b01      	cmp	r3, #1
 800a296:	d00a      	beq.n	800a2ae <_raise_r+0x4c>
 800a298:	1c59      	adds	r1, r3, #1
 800a29a:	d103      	bne.n	800a2a4 <_raise_r+0x42>
 800a29c:	2316      	movs	r3, #22
 800a29e:	6003      	str	r3, [r0, #0]
 800a2a0:	2001      	movs	r0, #1
 800a2a2:	e7e7      	b.n	800a274 <_raise_r+0x12>
 800a2a4:	2400      	movs	r4, #0
 800a2a6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a2aa:	4628      	mov	r0, r5
 800a2ac:	4798      	blx	r3
 800a2ae:	2000      	movs	r0, #0
 800a2b0:	e7e0      	b.n	800a274 <_raise_r+0x12>
	...

0800a2b4 <raise>:
 800a2b4:	4b02      	ldr	r3, [pc, #8]	; (800a2c0 <raise+0xc>)
 800a2b6:	4601      	mov	r1, r0
 800a2b8:	6818      	ldr	r0, [r3, #0]
 800a2ba:	f7ff bfd2 	b.w	800a262 <_raise_r>
 800a2be:	bf00      	nop
 800a2c0:	20000028 	.word	0x20000028

0800a2c4 <_kill_r>:
 800a2c4:	b538      	push	{r3, r4, r5, lr}
 800a2c6:	4d07      	ldr	r5, [pc, #28]	; (800a2e4 <_kill_r+0x20>)
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	4604      	mov	r4, r0
 800a2cc:	4608      	mov	r0, r1
 800a2ce:	4611      	mov	r1, r2
 800a2d0:	602b      	str	r3, [r5, #0]
 800a2d2:	f7f7 fd77 	bl	8001dc4 <_kill>
 800a2d6:	1c43      	adds	r3, r0, #1
 800a2d8:	d102      	bne.n	800a2e0 <_kill_r+0x1c>
 800a2da:	682b      	ldr	r3, [r5, #0]
 800a2dc:	b103      	cbz	r3, 800a2e0 <_kill_r+0x1c>
 800a2de:	6023      	str	r3, [r4, #0]
 800a2e0:	bd38      	pop	{r3, r4, r5, pc}
 800a2e2:	bf00      	nop
 800a2e4:	2000072c 	.word	0x2000072c

0800a2e8 <_getpid_r>:
 800a2e8:	f7f7 bd64 	b.w	8001db4 <_getpid>

0800a2ec <_init>:
 800a2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2ee:	bf00      	nop
 800a2f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2f2:	bc08      	pop	{r3}
 800a2f4:	469e      	mov	lr, r3
 800a2f6:	4770      	bx	lr

0800a2f8 <_fini>:
 800a2f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2fa:	bf00      	nop
 800a2fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2fe:	bc08      	pop	{r3}
 800a300:	469e      	mov	lr, r3
 800a302:	4770      	bx	lr
