# CPU_RISC-V
My simple CPU designed on Basys3 with RISC-V standard.

## References
1.三步教你用Verilog写一个CPU
[[1-1]](http://marshal-r.iteye.com/blog/2170100)
[[1-2]](http://marshal-r.iteye.com/blog/2170102)
[[1-3]](http://marshal-r.iteye.com/blog/2170104)

2.MIPS多周期CPU设计（Verilog）
[[2]](http://blog.csdn.net/quinze_lee/article/details/51355550)

3.RISC-V GNU 工具链：安装与使用[[3]](http://blog.evensgn.com/riscv-gnu-toolchain/)
