<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMBaseInfo.h source code [llvm/llvm/lib/Target/ARM/Utils/ARMBaseInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::ARMBankedReg::BankedReg,llvm::ARMCC::CondCodes,llvm::ARMSysReg::MClassSysReg "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/Utils/ARMBaseInfo.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>ARM</a>/<a href='./'>Utils</a>/<a href='ARMBaseInfo.h.html'>ARMBaseInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- ARMBaseInfo.h - Top level definitions for ARM ---*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains small standalone helper functions and enum definitions for</i></td></tr>
<tr><th id="10">10</th><td><i>// the ARM target useful for the compiler back-end and the MC libraries.</i></td></tr>
<tr><th id="11">11</th><td><i>// As such, it deliberately does not include references to LLVM core</i></td></tr>
<tr><th id="12">12</th><td><i>// code gen types, passes, etc..</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#<span data-ppcond="16">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_ARM_UTILS_ARMBASEINFO_H">LLVM_LIB_TARGET_ARM_UTILS_ARMBASEINFO_H</span></u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_ARM_UTILS_ARMBASEINFO_H" data-ref="_M/LLVM_LIB_TARGET_ARM_UTILS_ARMBASEINFO_H">LLVM_LIB_TARGET_ARM_UTILS_ARMBASEINFO_H</dfn></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/ADT/StringSwitch.h.html">"llvm/ADT/StringSwitch.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/MC/SubtargetFeature.h.html">"llvm/MC/SubtargetFeature.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../MCTargetDesc/ARMMCTargetDesc.h.html">"MCTargetDesc/ARMMCTargetDesc.h"</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><i>// Enums corresponding to ARM condition codes</i></td></tr>
<tr><th id="27">27</th><td><b>namespace</b> <span class="namespace">ARMCC</span> {</td></tr>
<tr><th id="28">28</th><td><i>// The CondCodes constants map directly to the 4-bit encoding of the</i></td></tr>
<tr><th id="29">29</th><td><i>// condition field for predicated instructions.</i></td></tr>
<tr><th id="30">30</th><td><b>enum</b> <dfn class="type def" id="llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</dfn> { <i>// Meaning (integer)          Meaning (floating-point)</i></td></tr>
<tr><th id="31">31</th><td>  <dfn class="enum" id="llvm::ARMCC::CondCodes::EQ" title='llvm::ARMCC::CondCodes::EQ' data-ref="llvm::ARMCC::CondCodes::EQ">EQ</dfn>,            <i>// Equal                      Equal</i></td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::ARMCC::CondCodes::NE" title='llvm::ARMCC::CondCodes::NE' data-ref="llvm::ARMCC::CondCodes::NE">NE</dfn>,            <i>// Not equal                  Not equal, or unordered</i></td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::ARMCC::CondCodes::HS" title='llvm::ARMCC::CondCodes::HS' data-ref="llvm::ARMCC::CondCodes::HS">HS</dfn>,            <i>// Carry set                  &gt;, ==, or unordered</i></td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::ARMCC::CondCodes::LO" title='llvm::ARMCC::CondCodes::LO' data-ref="llvm::ARMCC::CondCodes::LO">LO</dfn>,            <i>// Carry clear                Less than</i></td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::ARMCC::CondCodes::MI" title='llvm::ARMCC::CondCodes::MI' data-ref="llvm::ARMCC::CondCodes::MI">MI</dfn>,            <i>// Minus, negative            Less than</i></td></tr>
<tr><th id="36">36</th><td>  <dfn class="enum" id="llvm::ARMCC::CondCodes::PL" title='llvm::ARMCC::CondCodes::PL' data-ref="llvm::ARMCC::CondCodes::PL">PL</dfn>,            <i>// Plus, positive or zero     &gt;, ==, or unordered</i></td></tr>
<tr><th id="37">37</th><td>  <dfn class="enum" id="llvm::ARMCC::CondCodes::VS" title='llvm::ARMCC::CondCodes::VS' data-ref="llvm::ARMCC::CondCodes::VS">VS</dfn>,            <i>// Overflow                   Unordered</i></td></tr>
<tr><th id="38">38</th><td>  <dfn class="enum" id="llvm::ARMCC::CondCodes::VC" title='llvm::ARMCC::CondCodes::VC' data-ref="llvm::ARMCC::CondCodes::VC">VC</dfn>,            <i>// No overflow                Not unordered</i></td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="llvm::ARMCC::CondCodes::HI" title='llvm::ARMCC::CondCodes::HI' data-ref="llvm::ARMCC::CondCodes::HI">HI</dfn>,            <i>// Unsigned higher            Greater than, or unordered</i></td></tr>
<tr><th id="40">40</th><td>  <dfn class="enum" id="llvm::ARMCC::CondCodes::LS" title='llvm::ARMCC::CondCodes::LS' data-ref="llvm::ARMCC::CondCodes::LS">LS</dfn>,            <i>// Unsigned lower or same     Less than or equal</i></td></tr>
<tr><th id="41">41</th><td>  <dfn class="enum" id="llvm::ARMCC::CondCodes::GE" title='llvm::ARMCC::CondCodes::GE' data-ref="llvm::ARMCC::CondCodes::GE">GE</dfn>,            <i>// Greater than or equal      Greater than or equal</i></td></tr>
<tr><th id="42">42</th><td>  <dfn class="enum" id="llvm::ARMCC::CondCodes::LT" title='llvm::ARMCC::CondCodes::LT' data-ref="llvm::ARMCC::CondCodes::LT">LT</dfn>,            <i>// Less than                  Less than, or unordered</i></td></tr>
<tr><th id="43">43</th><td>  <dfn class="enum" id="llvm::ARMCC::CondCodes::GT" title='llvm::ARMCC::CondCodes::GT' data-ref="llvm::ARMCC::CondCodes::GT">GT</dfn>,            <i>// Greater than               Greater than</i></td></tr>
<tr><th id="44">44</th><td>  <dfn class="enum" id="llvm::ARMCC::CondCodes::LE" title='llvm::ARMCC::CondCodes::LE' data-ref="llvm::ARMCC::CondCodes::LE">LE</dfn>,            <i>// Less than or equal         &lt;, ==, or unordered</i></td></tr>
<tr><th id="45">45</th><td>  <dfn class="enum" id="llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</dfn>             <i>// Always (unconditional)     Always (unconditional)</i></td></tr>
<tr><th id="46">46</th><td>};</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>inline</b> <em>static</em> <a class="type" href="#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="decl def" id="_ZN4llvm5ARMCCL20getOppositeConditionENS0_9CondCodesE" title='llvm::ARMCC::getOppositeCondition' data-ref="_ZN4llvm5ARMCCL20getOppositeConditionENS0_9CondCodesE">getOppositeCondition</dfn>(<a class="type" href="#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col4 decl" id="54CC" title='CC' data-type='llvm::ARMCC::CondCodes' data-ref="54CC">CC</dfn>) {</td></tr>
<tr><th id="49">49</th><td>  <b>switch</b> (<a class="local col4 ref" href="#54CC" title='CC' data-ref="54CC">CC</a>) {</td></tr>
<tr><th id="50">50</th><td>  <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown condition code&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Utils/ARMBaseInfo.h&quot;, 50)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown condition code"</q>);</td></tr>
<tr><th id="51">51</th><td>  <b>case</b> <a class="enum" href="#llvm::ARMCC::CondCodes::EQ" title='llvm::ARMCC::CondCodes::EQ' data-ref="llvm::ARMCC::CondCodes::EQ">EQ</a>: <b>return</b> <a class="enum" href="#llvm::ARMCC::CondCodes::NE" title='llvm::ARMCC::CondCodes::NE' data-ref="llvm::ARMCC::CondCodes::NE">NE</a>;</td></tr>
<tr><th id="52">52</th><td>  <b>case</b> <a class="enum" href="#llvm::ARMCC::CondCodes::NE" title='llvm::ARMCC::CondCodes::NE' data-ref="llvm::ARMCC::CondCodes::NE">NE</a>: <b>return</b> <a class="enum" href="#llvm::ARMCC::CondCodes::EQ" title='llvm::ARMCC::CondCodes::EQ' data-ref="llvm::ARMCC::CondCodes::EQ">EQ</a>;</td></tr>
<tr><th id="53">53</th><td>  <b>case</b> <a class="enum" href="#llvm::ARMCC::CondCodes::HS" title='llvm::ARMCC::CondCodes::HS' data-ref="llvm::ARMCC::CondCodes::HS">HS</a>: <b>return</b> <a class="enum" href="#llvm::ARMCC::CondCodes::LO" title='llvm::ARMCC::CondCodes::LO' data-ref="llvm::ARMCC::CondCodes::LO">LO</a>;</td></tr>
<tr><th id="54">54</th><td>  <b>case</b> <a class="enum" href="#llvm::ARMCC::CondCodes::LO" title='llvm::ARMCC::CondCodes::LO' data-ref="llvm::ARMCC::CondCodes::LO">LO</a>: <b>return</b> <a class="enum" href="#llvm::ARMCC::CondCodes::HS" title='llvm::ARMCC::CondCodes::HS' data-ref="llvm::ARMCC::CondCodes::HS">HS</a>;</td></tr>
<tr><th id="55">55</th><td>  <b>case</b> <a class="enum" href="#llvm::ARMCC::CondCodes::MI" title='llvm::ARMCC::CondCodes::MI' data-ref="llvm::ARMCC::CondCodes::MI">MI</a>: <b>return</b> <a class="enum" href="#llvm::ARMCC::CondCodes::PL" title='llvm::ARMCC::CondCodes::PL' data-ref="llvm::ARMCC::CondCodes::PL">PL</a>;</td></tr>
<tr><th id="56">56</th><td>  <b>case</b> <a class="enum" href="#llvm::ARMCC::CondCodes::PL" title='llvm::ARMCC::CondCodes::PL' data-ref="llvm::ARMCC::CondCodes::PL">PL</a>: <b>return</b> <a class="enum" href="#llvm::ARMCC::CondCodes::MI" title='llvm::ARMCC::CondCodes::MI' data-ref="llvm::ARMCC::CondCodes::MI">MI</a>;</td></tr>
<tr><th id="57">57</th><td>  <b>case</b> <a class="enum" href="#llvm::ARMCC::CondCodes::VS" title='llvm::ARMCC::CondCodes::VS' data-ref="llvm::ARMCC::CondCodes::VS">VS</a>: <b>return</b> <a class="enum" href="#llvm::ARMCC::CondCodes::VC" title='llvm::ARMCC::CondCodes::VC' data-ref="llvm::ARMCC::CondCodes::VC">VC</a>;</td></tr>
<tr><th id="58">58</th><td>  <b>case</b> <a class="enum" href="#llvm::ARMCC::CondCodes::VC" title='llvm::ARMCC::CondCodes::VC' data-ref="llvm::ARMCC::CondCodes::VC">VC</a>: <b>return</b> <a class="enum" href="#llvm::ARMCC::CondCodes::VS" title='llvm::ARMCC::CondCodes::VS' data-ref="llvm::ARMCC::CondCodes::VS">VS</a>;</td></tr>
<tr><th id="59">59</th><td>  <b>case</b> <a class="enum" href="#llvm::ARMCC::CondCodes::HI" title='llvm::ARMCC::CondCodes::HI' data-ref="llvm::ARMCC::CondCodes::HI">HI</a>: <b>return</b> <a class="enum" href="#llvm::ARMCC::CondCodes::LS" title='llvm::ARMCC::CondCodes::LS' data-ref="llvm::ARMCC::CondCodes::LS">LS</a>;</td></tr>
<tr><th id="60">60</th><td>  <b>case</b> <a class="enum" href="#llvm::ARMCC::CondCodes::LS" title='llvm::ARMCC::CondCodes::LS' data-ref="llvm::ARMCC::CondCodes::LS">LS</a>: <b>return</b> <a class="enum" href="#llvm::ARMCC::CondCodes::HI" title='llvm::ARMCC::CondCodes::HI' data-ref="llvm::ARMCC::CondCodes::HI">HI</a>;</td></tr>
<tr><th id="61">61</th><td>  <b>case</b> <a class="enum" href="#llvm::ARMCC::CondCodes::GE" title='llvm::ARMCC::CondCodes::GE' data-ref="llvm::ARMCC::CondCodes::GE">GE</a>: <b>return</b> <a class="enum" href="#llvm::ARMCC::CondCodes::LT" title='llvm::ARMCC::CondCodes::LT' data-ref="llvm::ARMCC::CondCodes::LT">LT</a>;</td></tr>
<tr><th id="62">62</th><td>  <b>case</b> <a class="enum" href="#llvm::ARMCC::CondCodes::LT" title='llvm::ARMCC::CondCodes::LT' data-ref="llvm::ARMCC::CondCodes::LT">LT</a>: <b>return</b> <a class="enum" href="#llvm::ARMCC::CondCodes::GE" title='llvm::ARMCC::CondCodes::GE' data-ref="llvm::ARMCC::CondCodes::GE">GE</a>;</td></tr>
<tr><th id="63">63</th><td>  <b>case</b> <a class="enum" href="#llvm::ARMCC::CondCodes::GT" title='llvm::ARMCC::CondCodes::GT' data-ref="llvm::ARMCC::CondCodes::GT">GT</a>: <b>return</b> <a class="enum" href="#llvm::ARMCC::CondCodes::LE" title='llvm::ARMCC::CondCodes::LE' data-ref="llvm::ARMCC::CondCodes::LE">LE</a>;</td></tr>
<tr><th id="64">64</th><td>  <b>case</b> <a class="enum" href="#llvm::ARMCC::CondCodes::LE" title='llvm::ARMCC::CondCodes::LE' data-ref="llvm::ARMCC::CondCodes::LE">LE</a>: <b>return</b> <a class="enum" href="#llvm::ARMCC::CondCodes::GT" title='llvm::ARMCC::CondCodes::GT' data-ref="llvm::ARMCC::CondCodes::GT">GT</a>;</td></tr>
<tr><th id="65">65</th><td>  }</td></tr>
<tr><th id="66">66</th><td>}</td></tr>
<tr><th id="67">67</th><td>} <i>// end namespace ARMCC</i></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><b>inline</b> <em>static</em> <em>const</em> <em>char</em> *<dfn class="decl def" id="_ZN4llvmL19ARMCondCodeToStringENS_5ARMCC9CondCodesE" title='llvm::ARMCondCodeToString' data-ref="_ZN4llvmL19ARMCondCodeToStringENS_5ARMCC9CondCodesE">ARMCondCodeToString</dfn>(<span class="namespace">ARMCC::</span><a class="type" href="#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col5 decl" id="55CC" title='CC' data-type='ARMCC::CondCodes' data-ref="55CC">CC</dfn>) {</td></tr>
<tr><th id="70">70</th><td>  <b>switch</b> (<a class="local col5 ref" href="#55CC" title='CC' data-ref="55CC">CC</a>) {</td></tr>
<tr><th id="71">71</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::EQ" title='llvm::ARMCC::CondCodes::EQ' data-ref="llvm::ARMCC::CondCodes::EQ">EQ</a>:  <b>return</b> <q>"eq"</q>;</td></tr>
<tr><th id="72">72</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::NE" title='llvm::ARMCC::CondCodes::NE' data-ref="llvm::ARMCC::CondCodes::NE">NE</a>:  <b>return</b> <q>"ne"</q>;</td></tr>
<tr><th id="73">73</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::HS" title='llvm::ARMCC::CondCodes::HS' data-ref="llvm::ARMCC::CondCodes::HS">HS</a>:  <b>return</b> <q>"hs"</q>;</td></tr>
<tr><th id="74">74</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::LO" title='llvm::ARMCC::CondCodes::LO' data-ref="llvm::ARMCC::CondCodes::LO">LO</a>:  <b>return</b> <q>"lo"</q>;</td></tr>
<tr><th id="75">75</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::MI" title='llvm::ARMCC::CondCodes::MI' data-ref="llvm::ARMCC::CondCodes::MI">MI</a>:  <b>return</b> <q>"mi"</q>;</td></tr>
<tr><th id="76">76</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::PL" title='llvm::ARMCC::CondCodes::PL' data-ref="llvm::ARMCC::CondCodes::PL">PL</a>:  <b>return</b> <q>"pl"</q>;</td></tr>
<tr><th id="77">77</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::VS" title='llvm::ARMCC::CondCodes::VS' data-ref="llvm::ARMCC::CondCodes::VS">VS</a>:  <b>return</b> <q>"vs"</q>;</td></tr>
<tr><th id="78">78</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::VC" title='llvm::ARMCC::CondCodes::VC' data-ref="llvm::ARMCC::CondCodes::VC">VC</a>:  <b>return</b> <q>"vc"</q>;</td></tr>
<tr><th id="79">79</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::HI" title='llvm::ARMCC::CondCodes::HI' data-ref="llvm::ARMCC::CondCodes::HI">HI</a>:  <b>return</b> <q>"hi"</q>;</td></tr>
<tr><th id="80">80</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::LS" title='llvm::ARMCC::CondCodes::LS' data-ref="llvm::ARMCC::CondCodes::LS">LS</a>:  <b>return</b> <q>"ls"</q>;</td></tr>
<tr><th id="81">81</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::GE" title='llvm::ARMCC::CondCodes::GE' data-ref="llvm::ARMCC::CondCodes::GE">GE</a>:  <b>return</b> <q>"ge"</q>;</td></tr>
<tr><th id="82">82</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::LT" title='llvm::ARMCC::CondCodes::LT' data-ref="llvm::ARMCC::CondCodes::LT">LT</a>:  <b>return</b> <q>"lt"</q>;</td></tr>
<tr><th id="83">83</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::GT" title='llvm::ARMCC::CondCodes::GT' data-ref="llvm::ARMCC::CondCodes::GT">GT</a>:  <b>return</b> <q>"gt"</q>;</td></tr>
<tr><th id="84">84</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::LE" title='llvm::ARMCC::CondCodes::LE' data-ref="llvm::ARMCC::CondCodes::LE">LE</a>:  <b>return</b> <q>"le"</q>;</td></tr>
<tr><th id="85">85</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>:  <b>return</b> <q>"al"</q>;</td></tr>
<tr><th id="86">86</th><td>  }</td></tr>
<tr><th id="87">87</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown condition code&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Utils/ARMBaseInfo.h&quot;, 87)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown condition code"</q>);</td></tr>
<tr><th id="88">88</th><td>}</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><b>inline</b> <em>static</em> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvmL21ARMCondCodeFromStringENS_9StringRefE" title='llvm::ARMCondCodeFromString' data-ref="_ZN4llvmL21ARMCondCodeFromStringENS_9StringRefE">ARMCondCodeFromString</dfn>(<a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="56CC" title='CC' data-type='llvm::StringRef' data-ref="56CC">CC</dfn>) {</td></tr>
<tr><th id="91">91</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/ADT/StringSwitch.h.html#llvm::StringSwitch" title='llvm::StringSwitch' data-ref="llvm::StringSwitch">StringSwitch</a>&lt;<em>unsigned</em>&gt;<a class="ref" href="../../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitchC1ENS_9StringRefE" title='llvm::StringSwitch::StringSwitch&lt;T, R&gt;' data-ref="_ZN4llvm12StringSwitchC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col6 ref" href="#56CC" title='CC' data-ref="56CC">CC</a>.<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5lowerEv" title='llvm::StringRef::lower' data-ref="_ZNK4llvm9StringRef5lowerEv">lower</a>())</td></tr>
<tr><th id="92">92</th><td>    .<a class="ref" href="../../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"eq"</q>, <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::EQ" title='llvm::ARMCC::CondCodes::EQ' data-ref="llvm::ARMCC::CondCodes::EQ">EQ</a>)</td></tr>
<tr><th id="93">93</th><td>    .<a class="ref" href="../../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"ne"</q>, <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::NE" title='llvm::ARMCC::CondCodes::NE' data-ref="llvm::ARMCC::CondCodes::NE">NE</a>)</td></tr>
<tr><th id="94">94</th><td>    .<a class="ref" href="../../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"hs"</q>, <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::HS" title='llvm::ARMCC::CondCodes::HS' data-ref="llvm::ARMCC::CondCodes::HS">HS</a>)</td></tr>
<tr><th id="95">95</th><td>    .<a class="ref" href="../../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"cs"</q>, <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::HS" title='llvm::ARMCC::CondCodes::HS' data-ref="llvm::ARMCC::CondCodes::HS">HS</a>)</td></tr>
<tr><th id="96">96</th><td>    .<a class="ref" href="../../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"lo"</q>, <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::LO" title='llvm::ARMCC::CondCodes::LO' data-ref="llvm::ARMCC::CondCodes::LO">LO</a>)</td></tr>
<tr><th id="97">97</th><td>    .<a class="ref" href="../../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"cc"</q>, <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::LO" title='llvm::ARMCC::CondCodes::LO' data-ref="llvm::ARMCC::CondCodes::LO">LO</a>)</td></tr>
<tr><th id="98">98</th><td>    .<a class="ref" href="../../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"mi"</q>, <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::MI" title='llvm::ARMCC::CondCodes::MI' data-ref="llvm::ARMCC::CondCodes::MI">MI</a>)</td></tr>
<tr><th id="99">99</th><td>    .<a class="ref" href="../../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"pl"</q>, <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::PL" title='llvm::ARMCC::CondCodes::PL' data-ref="llvm::ARMCC::CondCodes::PL">PL</a>)</td></tr>
<tr><th id="100">100</th><td>    .<a class="ref" href="../../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"vs"</q>, <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::VS" title='llvm::ARMCC::CondCodes::VS' data-ref="llvm::ARMCC::CondCodes::VS">VS</a>)</td></tr>
<tr><th id="101">101</th><td>    .<a class="ref" href="../../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"vc"</q>, <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::VC" title='llvm::ARMCC::CondCodes::VC' data-ref="llvm::ARMCC::CondCodes::VC">VC</a>)</td></tr>
<tr><th id="102">102</th><td>    .<a class="ref" href="../../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"hi"</q>, <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::HI" title='llvm::ARMCC::CondCodes::HI' data-ref="llvm::ARMCC::CondCodes::HI">HI</a>)</td></tr>
<tr><th id="103">103</th><td>    .<a class="ref" href="../../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"ls"</q>, <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::LS" title='llvm::ARMCC::CondCodes::LS' data-ref="llvm::ARMCC::CondCodes::LS">LS</a>)</td></tr>
<tr><th id="104">104</th><td>    .<a class="ref" href="../../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"ge"</q>, <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::GE" title='llvm::ARMCC::CondCodes::GE' data-ref="llvm::ARMCC::CondCodes::GE">GE</a>)</td></tr>
<tr><th id="105">105</th><td>    .<a class="ref" href="../../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"lt"</q>, <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::LT" title='llvm::ARMCC::CondCodes::LT' data-ref="llvm::ARMCC::CondCodes::LT">LT</a>)</td></tr>
<tr><th id="106">106</th><td>    .<a class="ref" href="../../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"gt"</q>, <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::GT" title='llvm::ARMCC::CondCodes::GT' data-ref="llvm::ARMCC::CondCodes::GT">GT</a>)</td></tr>
<tr><th id="107">107</th><td>    .<a class="ref" href="../../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"le"</q>, <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::LE" title='llvm::ARMCC::CondCodes::LE' data-ref="llvm::ARMCC::CondCodes::LE">LE</a>)</td></tr>
<tr><th id="108">108</th><td>    .<a class="ref" href="../../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"al"</q>, <span class="namespace">ARMCC::</span><a class="enum" href="#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>)</td></tr>
<tr><th id="109">109</th><td>    .<a class="ref" href="../../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch7DefaultET_" title='llvm::StringSwitch::Default' data-ref="_ZN4llvm12StringSwitch7DefaultET_">Default</a>(~<var>0U</var>);</td></tr>
<tr><th id="110">110</th><td>}</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><i>// System Registers</i></td></tr>
<tr><th id="113">113</th><td><b>namespace</b> <span class="namespace">ARMSysReg</span> {</td></tr>
<tr><th id="114">114</th><td>  <b>struct</b> <dfn class="type def" id="llvm::ARMSysReg::MClassSysReg" title='llvm::ARMSysReg::MClassSysReg' data-ref="llvm::ARMSysReg::MClassSysReg">MClassSysReg</dfn> {</td></tr>
<tr><th id="115">115</th><td>    <em>const</em> <em>char</em> *<dfn class="decl" id="llvm::ARMSysReg::MClassSysReg::Name" title='llvm::ARMSysReg::MClassSysReg::Name' data-ref="llvm::ARMSysReg::MClassSysReg::Name">Name</dfn>;</td></tr>
<tr><th id="116">116</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::ARMSysReg::MClassSysReg::M1Encoding12" title='llvm::ARMSysReg::MClassSysReg::M1Encoding12' data-ref="llvm::ARMSysReg::MClassSysReg::M1Encoding12">M1Encoding12</dfn>;</td></tr>
<tr><th id="117">117</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::ARMSysReg::MClassSysReg::M2M3Encoding8" title='llvm::ARMSysReg::MClassSysReg::M2M3Encoding8' data-ref="llvm::ARMSysReg::MClassSysReg::M2M3Encoding8">M2M3Encoding8</dfn>;</td></tr>
<tr><th id="118">118</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::ARMSysReg::MClassSysReg::Encoding" title='llvm::ARMSysReg::MClassSysReg::Encoding' data-ref="llvm::ARMSysReg::MClassSysReg::Encoding">Encoding</dfn>;</td></tr>
<tr><th id="119">119</th><td>    <a class="type" href="../../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset">FeatureBitset</a> <dfn class="decl" id="llvm::ARMSysReg::MClassSysReg::FeaturesRequired" title='llvm::ARMSysReg::MClassSysReg::FeaturesRequired' data-ref="llvm::ARMSysReg::MClassSysReg::FeaturesRequired">FeaturesRequired</dfn>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>    <i>// return true if FeaturesRequired are all present in ActiveFeatures</i></td></tr>
<tr><th id="122">122</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm9ARMSysReg12MClassSysReg19hasRequiredFeaturesENS_13FeatureBitsetE" title='llvm::ARMSysReg::MClassSysReg::hasRequiredFeatures' data-ref="_ZNK4llvm9ARMSysReg12MClassSysReg19hasRequiredFeaturesENS_13FeatureBitsetE">hasRequiredFeatures</dfn>(<a class="type" href="../../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset">FeatureBitset</a> <dfn class="local col7 decl" id="57ActiveFeatures" title='ActiveFeatures' data-type='llvm::FeatureBitset' data-ref="57ActiveFeatures">ActiveFeatures</dfn>) <em>const</em> {</td></tr>
<tr><th id="123">123</th><td>      <b>return</b> (<a class="member" href="#llvm::ARMSysReg::MClassSysReg::FeaturesRequired" title='llvm::ARMSysReg::MClassSysReg::FeaturesRequired' data-ref="llvm::ARMSysReg::MClassSysReg::FeaturesRequired">FeaturesRequired</a> <a class="ref" href="../../../../../../include/c++/7/bitset.html#_ZStanRKSt6bitsetIXT_EES2_" title='std::operator&amp;' data-ref="_ZStanRKSt6bitsetIXT_EES2_">&amp;</a> <a class="local col7 ref" href="#57ActiveFeatures" title='ActiveFeatures' data-ref="57ActiveFeatures">ActiveFeatures</a>) <a class="ref" href="../../../../../../include/c++/7/bitset.html#_ZNKSt6bitseteqERKSt6bitsetIXT_EE" title='std::bitset::operator==' data-ref="_ZNKSt6bitseteqERKSt6bitsetIXT_EE">==</a> <a class="member" href="#llvm::ARMSysReg::MClassSysReg::FeaturesRequired" title='llvm::ARMSysReg::MClassSysReg::FeaturesRequired' data-ref="llvm::ARMSysReg::MClassSysReg::FeaturesRequired">FeaturesRequired</a>;</td></tr>
<tr><th id="124">124</th><td>    }</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>    <i>// returns true if TestFeatures are all present in FeaturesRequired</i></td></tr>
<tr><th id="127">127</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm9ARMSysReg12MClassSysReg20isInRequiredFeaturesENS_13FeatureBitsetE" title='llvm::ARMSysReg::MClassSysReg::isInRequiredFeatures' data-ref="_ZNK4llvm9ARMSysReg12MClassSysReg20isInRequiredFeaturesENS_13FeatureBitsetE">isInRequiredFeatures</dfn>(<a class="type" href="../../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset">FeatureBitset</a> <dfn class="local col8 decl" id="58TestFeatures" title='TestFeatures' data-type='llvm::FeatureBitset' data-ref="58TestFeatures">TestFeatures</dfn>) <em>const</em> {</td></tr>
<tr><th id="128">128</th><td>      <b>return</b> (<a class="member" href="#llvm::ARMSysReg::MClassSysReg::FeaturesRequired" title='llvm::ARMSysReg::MClassSysReg::FeaturesRequired' data-ref="llvm::ARMSysReg::MClassSysReg::FeaturesRequired">FeaturesRequired</a> <a class="ref" href="../../../../../../include/c++/7/bitset.html#_ZStanRKSt6bitsetIXT_EES2_" title='std::operator&amp;' data-ref="_ZStanRKSt6bitsetIXT_EES2_">&amp;</a> <a class="local col8 ref" href="#58TestFeatures" title='TestFeatures' data-ref="58TestFeatures">TestFeatures</a>) <a class="ref" href="../../../../../../include/c++/7/bitset.html#_ZNKSt6bitseteqERKSt6bitsetIXT_EE" title='std::bitset::operator==' data-ref="_ZNKSt6bitseteqERKSt6bitsetIXT_EE">==</a> <a class="local col8 ref" href="#58TestFeatures" title='TestFeatures' data-ref="58TestFeatures">TestFeatures</a>;</td></tr>
<tr><th id="129">129</th><td>    }</td></tr>
<tr><th id="130">130</th><td>  };</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <u>#define <dfn class="macro" id="_M/GET_MCLASSSYSREG_DECL" data-ref="_M/GET_MCLASSSYSREG_DECL">GET_MCLASSSYSREG_DECL</dfn></u></td></tr>
<tr><th id="133">133</th><td>  <u>#include <span class='error' title="&apos;ARMGenSystemRegister.inc&apos; file not found">"ARMGenSystemRegister.inc"</span></u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i>// lookup system register using 12-bit SYSm value.</i></td></tr>
<tr><th id="136">136</th><td><i>  // Note: the search is uniqued using M1 mask</i></td></tr>
<tr><th id="137">137</th><td>  <em>const</em> <a class="type" href="#llvm::ARMSysReg::MClassSysReg" title='llvm::ARMSysReg::MClassSysReg' data-ref="llvm::ARMSysReg::MClassSysReg">MClassSysReg</a> *<dfn class="decl" id="_ZN4llvm9ARMSysReg34lookupMClassSysRegBy12bitSYSmValueEj" title='llvm::ARMSysReg::lookupMClassSysRegBy12bitSYSmValue' data-ref="_ZN4llvm9ARMSysReg34lookupMClassSysRegBy12bitSYSmValueEj">lookupMClassSysRegBy12bitSYSmValue</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="59SYSm" title='SYSm' data-type='unsigned int' data-ref="59SYSm">SYSm</dfn>);</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <i>// returns APSR with _&lt;bits&gt; qualifier.</i></td></tr>
<tr><th id="140">140</th><td><i>  // Note: ARMv7-M deprecates using MSR APSR without a _&lt;bits&gt; qualifier</i></td></tr>
<tr><th id="141">141</th><td>  <em>const</em> <a class="type" href="#llvm::ARMSysReg::MClassSysReg" title='llvm::ARMSysReg::MClassSysReg' data-ref="llvm::ARMSysReg::MClassSysReg">MClassSysReg</a> *<dfn class="decl" id="_ZN4llvm9ARMSysReg35lookupMClassSysRegAPSRNonDeprecatedEj" title='llvm::ARMSysReg::lookupMClassSysRegAPSRNonDeprecated' data-ref="_ZN4llvm9ARMSysReg35lookupMClassSysRegAPSRNonDeprecatedEj">lookupMClassSysRegAPSRNonDeprecated</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="60SYSm" title='SYSm' data-type='unsigned int' data-ref="60SYSm">SYSm</dfn>);</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <i>// lookup system registers using 8-bit SYSm value</i></td></tr>
<tr><th id="144">144</th><td>  <em>const</em> <a class="type" href="#llvm::ARMSysReg::MClassSysReg" title='llvm::ARMSysReg::MClassSysReg' data-ref="llvm::ARMSysReg::MClassSysReg">MClassSysReg</a> *<dfn class="decl" id="_ZN4llvm9ARMSysReg33lookupMClassSysRegBy8bitSYSmValueEj" title='llvm::ARMSysReg::lookupMClassSysRegBy8bitSYSmValue' data-ref="_ZN4llvm9ARMSysReg33lookupMClassSysRegBy8bitSYSmValueEj">lookupMClassSysRegBy8bitSYSmValue</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="61SYSm" title='SYSm' data-type='unsigned int' data-ref="61SYSm">SYSm</dfn>);</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>} <i>// end namespace ARMSysReg</i></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i>// Banked Registers</i></td></tr>
<tr><th id="149">149</th><td><b>namespace</b> <span class="namespace">ARMBankedReg</span> {</td></tr>
<tr><th id="150">150</th><td>  <b>struct</b> <dfn class="type def" id="llvm::ARMBankedReg::BankedReg" title='llvm::ARMBankedReg::BankedReg' data-ref="llvm::ARMBankedReg::BankedReg">BankedReg</dfn> {</td></tr>
<tr><th id="151">151</th><td>    <em>const</em> <em>char</em> *<dfn class="decl" id="llvm::ARMBankedReg::BankedReg::Name" title='llvm::ARMBankedReg::BankedReg::Name' data-ref="llvm::ARMBankedReg::BankedReg::Name">Name</dfn>;</td></tr>
<tr><th id="152">152</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::ARMBankedReg::BankedReg::Encoding" title='llvm::ARMBankedReg::BankedReg::Encoding' data-ref="llvm::ARMBankedReg::BankedReg::Encoding">Encoding</dfn>;</td></tr>
<tr><th id="153">153</th><td>  };</td></tr>
<tr><th id="154">154</th><td>  <u>#define <dfn class="macro" id="_M/GET_BANKEDREG_DECL" data-ref="_M/GET_BANKEDREG_DECL">GET_BANKEDREG_DECL</dfn></u></td></tr>
<tr><th id="155">155</th><td>  <u>#include "ARMGenSystemRegister.inc"</u></td></tr>
<tr><th id="156">156</th><td>} <i>// end namespace ARMBankedReg</i></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><u>#<span data-ppcond="16">endif</span> // LLVM_LIB_TARGET_ARM_UTILS_ARMBASEINFO_H</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../A15SDOptimizer.cpp.html'>llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
