=====
SETUP
4.279
7.582
11.861
clk_27m_ibuf
0.000
0.683
u1/idx_4_s1
1.896
2.128
u1/n141_s5
2.842
3.295
u1/n136_s4
3.721
4.174
u1/n124_s3
4.642
5.095
u1/state_6_s6
5.497
5.868
u1/state_6_s4
6.286
6.856
u1/state_6_s2
7.582
=====
SETUP
4.500
7.361
11.861
clk_27m_ibuf
0.000
0.683
u1/idx_4_s1
1.896
2.128
u1/n141_s5
2.842
3.295
u1/n136_s4
3.721
4.174
u1/n124_s3
4.642
5.095
u1/state_6_s6
5.497
5.868
u1/state_6_s4
6.286
6.856
u1/state_0_s2
7.361
=====
SETUP
4.634
7.227
11.861
clk_27m_ibuf
0.000
0.683
u1/idx_4_s1
1.896
2.128
u1/n141_s5
2.842
3.295
u1/n136_s4
3.721
4.174
u1/n124_s3
4.642
5.095
u1/state_6_s6
5.497
5.868
u1/state_6_s4
6.286
6.856
u1/state_1_s2
7.227
=====
SETUP
4.634
7.227
11.861
clk_27m_ibuf
0.000
0.683
u1/idx_4_s1
1.896
2.128
u1/n141_s5
2.842
3.295
u1/n136_s4
3.721
4.174
u1/n124_s3
4.642
5.095
u1/state_6_s6
5.497
5.868
u1/state_6_s4
6.286
6.856
u1/state_3_s2
7.227
=====
SETUP
4.643
7.218
11.861
clk_27m_ibuf
0.000
0.683
u1/idx_4_s1
1.896
2.128
u1/n141_s5
2.842
3.295
u1/n136_s4
3.721
4.174
u1/n124_s3
4.642
5.095
u1/state_6_s6
5.497
5.868
u1/state_6_s4
6.286
6.856
u1/state_2_s2
7.218
=====
SETUP
4.777
7.083
11.861
clk_27m_ibuf
0.000
0.683
u1/idx_4_s1
1.896
2.128
u1/n141_s5
2.842
3.295
u1/n136_s4
3.721
4.174
u1/n124_s3
4.642
5.095
u1/state_6_s6
5.497
5.868
u1/n474_s22
6.534
7.083
u1/state_1_s2
7.083
=====
SETUP
4.777
7.083
11.861
clk_27m_ibuf
0.000
0.683
u1/idx_4_s1
1.896
2.128
u1/n141_s5
2.842
3.295
u1/n136_s4
3.721
4.174
u1/n124_s3
4.642
5.095
u1/state_6_s6
5.497
5.868
u1/n470_s23
6.534
7.083
u1/state_3_s2
7.083
=====
SETUP
5.015
6.845
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_23_s0
1.896
2.128
u1/i2c/n251_s18
2.796
3.167
u1/i2c/n251_s12
3.580
4.097
u1/i2c/n251_s11
4.603
5.158
u1/i2c/n247_s10
5.809
6.379
u1/i2c/n247_s9
6.383
6.845
u1/i2c/state_5_s0
6.845
=====
SETUP
5.015
6.845
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_23_s0
1.896
2.128
u1/i2c/n251_s18
2.796
3.167
u1/i2c/n251_s12
3.580
4.097
u1/i2c/n251_s11
4.603
5.158
u1/i2c/n247_s10
5.809
6.379
u1/i2c/n257_s8
6.383
6.845
u1/i2c/state_0_s0
6.845
=====
SETUP
5.015
6.845
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_23_s0
1.896
2.128
u1/i2c/n251_s18
2.796
3.167
u1/i2c/n251_s12
3.580
4.097
u1/i2c/n251_s11
4.603
5.158
u1/i2c/n247_s10
5.809
6.379
u1/i2c/n249_s9
6.383
6.845
u1/i2c/state_4_s0
6.845
=====
SETUP
5.164
6.697
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_5_s0
1.896
2.128
u1/i2c/n251_s19
2.709
3.226
u1/i2c/n251_s13
3.639
4.194
u1/i2c/n253_s11
4.625
5.180
u1/i2c/n255_s9
5.684
6.233
u1/i2c/n255_s8
6.235
6.697
u1/i2c/state_1_s0
6.697
=====
SETUP
5.367
6.494
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_2_s0
1.896
2.128
u1/i2c/n331_s7
2.307
2.862
u1/i2c/n325_s8
3.290
3.743
u1/i2c/n299_s8
4.191
4.746
u1/i2c/n295_s7
5.248
5.619
u1/i2c/n295_s6
6.032
6.494
u1/i2c/clk_cnt_25_s0
6.494
=====
SETUP
5.375
6.486
11.861
clk_27m_ibuf
0.000
0.683
u1/idx_4_s1
1.896
2.128
u1/n141_s5
2.842
3.295
u1/n136_s4
3.721
4.174
u1/n121_s5
4.790
5.345
u1/n121_s7
5.916
6.486
u1/idx_28_s1
6.486
=====
SETUP
5.452
6.409
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_18_s0
1.896
2.128
u1/i2c/n301_s8
2.310
2.880
u1/i2c/n293_s9
3.057
3.612
u1/i2c/n283_s9
4.515
4.886
u1/i2c/n283_s12
5.066
5.519
u1/i2c/n285_s6
5.947
6.409
u1/i2c/clk_cnt_30_s0
6.409
=====
SETUP
5.452
6.409
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_18_s0
1.896
2.128
u1/i2c/n301_s8
2.310
2.880
u1/i2c/n293_s9
3.057
3.612
u1/i2c/n283_s9
4.515
4.886
u1/i2c/n283_s12
5.066
5.519
u1/i2c/n283_s6
5.947
6.409
u1/i2c/clk_cnt_31_s0
6.409
=====
SETUP
5.483
6.378
11.861
clk_27m_ibuf
0.000
0.683
u1/idx_4_s1
1.896
2.128
u1/n141_s5
2.842
3.295
u1/n136_s4
3.721
4.174
u1/n121_s5
4.790
5.345
u1/n120_s3
5.916
6.378
u1/idx_29_s0
6.378
=====
SETUP
5.545
6.315
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_5_s0
1.896
2.128
u1/i2c/n251_s19
2.709
3.226
u1/i2c/n251_s13
3.639
4.194
u1/i2c/n253_s11
4.625
5.180
u1/i2c/n281_s7
5.766
6.315
u1/i2c/bit_cnt_0_s0
6.315
=====
SETUP
5.545
6.315
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_5_s0
1.896
2.128
u1/i2c/n251_s19
2.709
3.226
u1/i2c/n251_s13
3.639
4.194
u1/i2c/n253_s11
4.625
5.180
u1/i2c/n253_s8
5.766
6.315
u1/i2c/state_2_s0
6.315
=====
SETUP
5.549
6.312
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_18_s0
1.896
2.128
u1/i2c/n301_s8
2.310
2.880
u1/i2c/n293_s9
3.057
3.612
u1/i2c/n283_s9
4.515
4.886
u1/i2c/n283_s12
5.066
5.519
u1/i2c/n289_s6
5.941
6.312
u1/i2c/clk_cnt_28_s0
6.312
=====
SETUP
5.549
6.312
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_18_s0
1.896
2.128
u1/i2c/n301_s8
2.310
2.880
u1/i2c/n293_s9
3.057
3.612
u1/i2c/n283_s9
4.515
4.886
u1/i2c/n283_s12
5.066
5.519
u1/i2c/n287_s6
5.941
6.312
u1/i2c/clk_cnt_29_s0
6.312
=====
SETUP
5.581
6.280
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_23_s0
1.896
2.128
u1/i2c/n251_s18
2.796
3.167
u1/i2c/n251_s12
3.580
4.097
u1/i2c/n251_s11
4.603
5.158
u1/i2c/n251_s9
5.818
6.280
u1/i2c/state_3_s0
6.280
=====
SETUP
5.688
6.173
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_5_s0
1.896
2.128
u1/i2c/n251_s19
2.709
3.226
u1/i2c/n251_s13
3.639
4.209
u1/i2c/n289_s9
4.387
4.942
u1/i2c/n293_s6
5.624
6.173
u1/i2c/clk_cnt_26_s0
6.173
=====
SETUP
5.742
6.118
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_5_s0
1.896
2.128
u1/i2c/n251_s19
2.709
3.226
u1/i2c/n251_s13
3.639
4.194
u1/i2c/n259_s13
4.726
5.097
u1/i2c/n245_s15
5.106
5.655
u1/i2c/n245_s13
5.656
6.118
u1/i2c/sda_out_s2
6.118
=====
SETUP
5.759
6.102
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_5_s0
1.896
2.128
u1/i2c/n251_s19
2.709
3.226
u1/i2c/n251_s13
3.639
4.209
u1/i2c/n289_s9
4.387
4.942
u1/i2c/n341_s7
5.553
6.102
u1/i2c/clk_cnt_2_s0
6.102
=====
SETUP
5.763
6.098
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_5_s0
1.896
2.128
u1/i2c/n251_s19
2.709
3.226
u1/i2c/n251_s13
3.639
4.194
u1/i2c/n253_s11
4.625
5.195
u1/i2c/bit_cnt_2_s9
5.199
5.769
u1/i2c/bit_cnt_2_s0
6.098
=====
HOLD
0.425
1.976
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/sda_out_s2
1.539
1.741
u1/i2c/n245_s13
1.744
1.976
u1/i2c/sda_out_s2
1.976
=====
HOLD
0.425
1.976
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/clk_cnt_5_s0
1.539
1.741
u1/i2c/n335_s6
1.744
1.976
u1/i2c/clk_cnt_5_s0
1.976
=====
HOLD
0.425
1.976
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/clk_cnt_6_s0
1.539
1.741
u1/i2c/n333_s6
1.744
1.976
u1/i2c/clk_cnt_6_s0
1.976
=====
HOLD
0.425
1.976
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/clk_cnt_20_s0
1.539
1.741
u1/i2c/n305_s6
1.744
1.976
u1/i2c/clk_cnt_20_s0
1.976
=====
HOLD
0.425
1.976
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/state_1_s0
1.539
1.741
u1/i2c/n255_s8
1.744
1.976
u1/i2c/state_1_s0
1.976
=====
HOLD
0.425
1.976
1.550
clk_27m_ibuf
0.000
0.675
u1/idx_13_s1
1.539
1.741
u1/n136_s6
1.744
1.976
u1/idx_13_s1
1.976
=====
HOLD
0.427
1.977
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/busy_s2
1.539
1.741
u1/i2c/n243_s8
1.745
1.977
u1/i2c/busy_s2
1.977
=====
HOLD
0.427
1.977
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/clk_cnt_10_s0
1.539
1.741
u1/i2c/n325_s6
1.745
1.977
u1/i2c/clk_cnt_10_s0
1.977
=====
HOLD
0.427
1.977
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/clk_cnt_11_s0
1.539
1.741
u1/i2c/n323_s6
1.745
1.977
u1/i2c/clk_cnt_11_s0
1.977
=====
HOLD
0.427
1.977
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/bit_cnt_0_s0
1.539
1.741
u1/i2c/n281_s7
1.745
1.977
u1/i2c/bit_cnt_0_s0
1.977
=====
HOLD
0.427
1.977
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/bit_cnt_1_s0
1.539
1.741
u1/i2c/n279_s12
1.745
1.977
u1/i2c/bit_cnt_1_s0
1.977
=====
HOLD
0.427
1.977
1.550
clk_27m_ibuf
0.000
0.675
u1/idx_6_s0
1.539
1.741
u1/n143_s5
1.745
1.977
u1/idx_6_s0
1.977
=====
HOLD
0.427
1.977
1.550
clk_27m_ibuf
0.000
0.675
u1/idx_8_s0
1.539
1.741
u1/n141_s6
1.745
1.977
u1/idx_8_s0
1.977
=====
HOLD
0.427
1.977
1.550
clk_27m_ibuf
0.000
0.675
u1/idx_11_s0
1.539
1.741
u1/n138_s3
1.745
1.977
u1/idx_11_s0
1.977
=====
HOLD
0.427
1.977
1.550
clk_27m_ibuf
0.000
0.675
u1/idx_17_s0
1.539
1.741
u1/n132_s3
1.745
1.977
u1/idx_17_s0
1.977
=====
HOLD
0.427
1.977
1.550
clk_27m_ibuf
0.000
0.675
u1/idx_22_s0
1.539
1.741
u1/n127_s3
1.745
1.977
u1/idx_22_s0
1.977
=====
HOLD
0.427
1.977
1.550
clk_27m_ibuf
0.000
0.675
u1/idx_29_s0
1.539
1.741
u1/n120_s3
1.745
1.977
u1/idx_29_s0
1.977
=====
HOLD
0.428
1.978
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/clk_cnt_0_s3
1.539
1.741
u1/i2c/n345_s9
1.746
1.978
u1/i2c/clk_cnt_0_s3
1.978
=====
HOLD
0.428
1.978
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/clk_cnt_2_s0
1.539
1.741
u1/i2c/n341_s7
1.746
1.978
u1/i2c/clk_cnt_2_s0
1.978
=====
HOLD
0.428
1.978
1.550
clk_27m_ibuf
0.000
0.675
u1/idx_28_s1
1.539
1.741
u1/n121_s7
1.746
1.978
u1/idx_28_s1
1.978
=====
HOLD
0.428
1.978
1.550
clk_27m_ibuf
0.000
0.675
u1/idx_12_s0
1.539
1.741
u1/n137_s5
1.746
1.978
u1/idx_12_s0
1.978
=====
HOLD
0.428
1.978
1.550
clk_27m_ibuf
0.000
0.675
u1/idx_16_s0
1.539
1.741
u1/n133_s3
1.746
1.978
u1/idx_16_s0
1.978
=====
HOLD
0.428
1.978
1.550
clk_27m_ibuf
0.000
0.675
u1/idx_27_s0
1.539
1.741
u1/n122_s5
1.746
1.978
u1/idx_27_s0
1.978
=====
HOLD
0.429
1.980
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/scl_out_s1
1.539
1.741
u1/i2c/n259_s12
1.748
1.980
u1/i2c/scl_out_s1
1.980
=====
HOLD
0.429
1.980
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/clk_cnt_18_s0
1.539
1.741
u1/i2c/n309_s7
1.748
1.980
u1/i2c/clk_cnt_18_s0
1.980
