Analysis & Synthesis report for mips_one_cycle
Mon Mar  7 19:09:35 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated
 13. Source assignments for dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated
 14. Parameter Settings for User Entity Instance: ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "mux_2_to_1_by_32:jump_mux"
 18. Port Connectivity Checks: "s32addsub_full_adder:breq_adder"
 19. Port Connectivity Checks: "control_box:controller"
 20. Port Connectivity Checks: "mips_32_bit_alu:alu"
 21. Port Connectivity Checks: "regfile_32_by_32:reg_blk|mux_32_to_1_by_32:read_mux_2"
 22. Port Connectivity Checks: "regfile_32_by_32:reg_blk|mux_32_to_1_by_32:read_mux_1"
 23. Port Connectivity Checks: "regfile_32_by_32:reg_blk|decoder_5_to_32:decoder"
 24. Port Connectivity Checks: "ins_cache:instruction_cache"
 25. Port Connectivity Checks: "register_32:pc_register"
 26. Port Connectivity Checks: "s32addsub_full_adder:pc_adder"
 27. Port Connectivity Checks: "mux_2_to_1_by_32:pc_rst_mux"
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar  7 19:09:35 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; mips_one_cycle                                  ;
; Top-level Entity Name              ; mips_one_cycle                                  ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 2,611                                           ;
;     Total combinational functions  ; 1,651                                           ;
;     Dedicated logic registers      ; 1,002                                           ;
; Total registers                    ; 1002                                            ;
; Total pins                         ; 111                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 98,304                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; mips_one_cycle     ; mips_one_cycle     ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+--------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                ; Library ;
+--------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+
; mips_one_cycle.vhd                         ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/mips_one_cycle.vhd                         ;         ;
; regfile/regfile_32_by_32.vhd               ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/regfile/regfile_32_by_32.vhd               ;         ;
; alu/set_on_less_than.vhd                   ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/alu/set_on_less_than.vhd                   ;         ;
; alu/or_block.vhd                           ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/alu/or_block.vhd                           ;         ;
; alu/mips_32_bit_alu.vhd                    ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/alu/mips_32_bit_alu.vhd                    ;         ;
; alu/func_mux.vhd                           ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/alu/func_mux.vhd                           ;         ;
; alu/and_block.vhd                          ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/alu/and_block.vhd                          ;         ;
; alu/signed_32bit_add_subtract.vhd          ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/alu/signed_32bit_add_subtract.vhd          ;         ;
; alu/s32addsub_unsigned_overflow_detect.vhd ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/alu/s32addsub_unsigned_overflow_detect.vhd ;         ;
; alu/s32addsub_signed_overflow_detect.vhd   ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/alu/s32addsub_signed_overflow_detect.vhd   ;         ;
; alu/s32addsub_one_bit_full_adder.vhd       ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/alu/s32addsub_one_bit_full_adder.vhd       ;         ;
; alu/s32addsub_full_adder.vhd               ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/alu/s32addsub_full_adder.vhd               ;         ;
; alu/s32addsub_subtractor_inverter.vhd      ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/alu/s32addsub_subtractor_inverter.vhd      ;         ;
; buffers/register_IF_ID_buffer.vhd          ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/buffers/register_IF_ID_buffer.vhd          ;         ;
; buffers/register_IF_ID_buffer_bubmux.vhd   ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/buffers/register_IF_ID_buffer_bubmux.vhd   ;         ;
; buffers/register_ID_EX_buffer.vhd          ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/buffers/register_ID_EX_buffer.vhd          ;         ;
; buffers/register_ID_EX_buffer_bubmux.vhd   ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/buffers/register_ID_EX_buffer_bubmux.vhd   ;         ;
; buffers/register_EX_MEM_buffer.vhd         ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/buffers/register_EX_MEM_buffer.vhd         ;         ;
; buffers/register_MEM_WB_buffer.vhd         ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/buffers/register_MEM_WB_buffer.vhd         ;         ;
; buffers/control_ID_EX_buffer.vhd           ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/buffers/control_ID_EX_buffer.vhd           ;         ;
; buffers/control_ID_EX_buffer_bubmux.vhd    ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/buffers/control_ID_EX_buffer_bubmux.vhd    ;         ;
; buffers/control_EX_MEM_buffer.vhd          ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/buffers/control_EX_MEM_buffer.vhd          ;         ;
; buffers/control_MEM_WB_buffer.vhd          ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/buffers/control_MEM_WB_buffer.vhd          ;         ;
; buffers/traverse_latch.vhd                 ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/buffers/traverse_latch.vhd                 ;         ;
; utils/control_box.vhd                      ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/utils/control_box.vhd                      ;         ;
; utils/comparator_5_2.vhd                   ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/utils/comparator_5_2.vhd                   ;         ;
; utils/sign_extender_16_to_32.vhd           ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/utils/sign_extender_16_to_32.vhd           ;         ;
; utils/register_32.vhd                      ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/utils/register_32.vhd                      ;         ;
; utils/register_16.vhd                      ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/utils/register_16.vhd                      ;         ;
; utils/register_8.vhd                       ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/utils/register_8.vhd                       ;         ;
; utils/register_5.vhd                       ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/utils/register_5.vhd                       ;         ;
; utils/register_1.vhd                       ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/utils/register_1.vhd                       ;         ;
; utils/decoder_5_to_32.vhd                  ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/utils/decoder_5_to_32.vhd                  ;         ;
; utils/mux_32_to_1_by_32.vhd                ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/utils/mux_32_to_1_by_32.vhd                ;         ;
; utils/mux_2_to_1_by_32.vhd                 ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/utils/mux_2_to_1_by_32.vhd                 ;         ;
; utils/mux_2_to_1_by_5.vhd                  ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/utils/mux_2_to_1_by_5.vhd                  ;         ;
; utils/mux_2_to_1_by_1.vhd                  ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/utils/mux_2_to_1_by_1.vhd                  ;         ;
; utils/basic_gates.vhd                      ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/utils/basic_gates.vhd                      ;         ;
; ins_cache/ins_cache_m4k_ram_block.vhd      ; yes             ; User Wizard-Generated File             ; /home/sebsikora/altera/projects/mips/multi_cycle/ins_cache/ins_cache_m4k_ram_block.vhd      ;         ;
; ins_cache/ins_cache.vhd                    ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/ins_cache/ins_cache.vhd                    ;         ;
; dat_cache/dat_cache_m4k_ram_block.vhd      ; yes             ; User Wizard-Generated File             ; /home/sebsikora/altera/projects/mips/multi_cycle/dat_cache/dat_cache_m4k_ram_block.vhd      ;         ;
; dat_cache/dat_cache.vhd                    ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/dat_cache/dat_cache.vhd                    ;         ;
; utils/pipelined_control_box.vhd            ; yes             ; User VHDL File                         ; /home/sebsikora/altera/projects/mips/multi_cycle/utils/pipelined_control_box.vhd            ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                           ; /home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                           ; /home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                           ; /home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                           ; /home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal130.inc                             ; yes             ; Megafunction                           ; /home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                           ; /home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                 ; yes             ; Megafunction                           ; /home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                 ; yes             ; Megafunction                           ; /home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                               ; yes             ; Megafunction                           ; /home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_uif1.tdf                     ; yes             ; Auto-Generated Megafunction            ; /home/sebsikora/altera/projects/mips/multi_cycle/db/altsyncram_uif1.tdf                     ;         ;
; ins_cache_mif.mif                          ; yes             ; Auto-Found Memory Initialization File  ; /home/sebsikora/altera/projects/mips/multi_cycle/ins_cache_mif.mif                          ;         ;
; db/altsyncram_lif1.tdf                     ; yes             ; Auto-Generated Megafunction            ; /home/sebsikora/altera/projects/mips/multi_cycle/db/altsyncram_lif1.tdf                     ;         ;
; dat_cache_mif.mif                          ; yes             ; Auto-Found Memory Initialization File  ; /home/sebsikora/altera/projects/mips/multi_cycle/dat_cache_mif.mif                          ;         ;
+--------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,611 ;
;                                             ;       ;
; Total combinational functions               ; 1651  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1522  ;
;     -- 3 input functions                    ; 112   ;
;     -- <=2 input functions                  ; 17    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1620  ;
;     -- arithmetic mode                      ; 31    ;
;                                             ;       ;
; Total registers                             ; 1002  ;
;     -- Dedicated logic registers            ; 1002  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 111   ;
; Total memory bits                           ; 98304 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk4  ;
; Maximum fan-out                             ; 992   ;
; Total fan-out                               ; 10417 ;
; Average fan-out                             ; 3.68  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                     ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |mips_one_cycle                                    ; 1651 (1)          ; 1002 (0)     ; 98304       ; 0            ; 0       ; 0         ; 111  ; 0            ; |mips_one_cycle                                                                                                                                         ; work         ;
;    |control_box:controller|                        ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|control_box:controller                                                                                                                  ; work         ;
;    |dat_cache:data_cache|                          ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|dat_cache:data_cache                                                                                                                    ; work         ;
;       |dat_cache_m4k_ram_block:block_1|            ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|dat_cache:data_cache|dat_cache_m4k_ram_block:block_1                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component                                                    ; work         ;
;             |altsyncram_lif1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated                     ; work         ;
;    |ins_cache:instruction_cache|                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|ins_cache:instruction_cache                                                                                                             ; work         ;
;       |ins_cache_m4k_ram_block:block_1|            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1                                                                             ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component                                             ; work         ;
;             |altsyncram_uif1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated              ; work         ;
;    |mips_32_bit_alu:alu|                           ; 186 (13)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu                                                                                                                     ; work         ;
;       |func_mux:func_mux_unit|                     ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|func_mux:func_mux_unit                                                                                              ; work         ;
;       |set_on_less_than:slt_unit|                  ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|set_on_less_than:slt_unit                                                                                           ; work         ;
;       |signed_32bit_add_subtract:addsub_unit|      ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit                                                                               ; work         ;
;          |s32addsub_full_adder:addder|             ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder                                                   ; work         ;
;             |s32addsub_onebit_full_adder:bit_0|    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_0                 ; work         ;
;                |AND_gate:and_1|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_0|AND_gate:and_1  ; work         ;
;                |AND_gate:and_2|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_0|AND_gate:and_2  ; work         ;
;             |s32addsub_onebit_full_adder:bit_10|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_10                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_10|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_11|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_11                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_11|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_12|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_12                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_12|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_13|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_13                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_13|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_14|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_14                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_14|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_15|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_15                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_15|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_16|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_16                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_16|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_17|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_17                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_17|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_18|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_18                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_18|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_19|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_19                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_19|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_1|    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_1                 ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_1|OR_gate:or_1    ; work         ;
;                |XOR_gate:xor_2|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_1|XOR_gate:xor_2  ; work         ;
;             |s32addsub_onebit_full_adder:bit_20|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_20                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_20|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_21|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_21                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_21|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_22|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_22                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_22|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_23|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_23                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_23|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_24|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_24                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_24|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_25|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_25                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_25|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_26|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_26                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_26|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_27|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_27                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_27|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_28|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_28                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_28|OR_gate:or_1   ; work         ;
;                |XOR_gate:xor_2|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_28|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_29|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_29                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_29|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_2|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_2                 ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_2|OR_gate:or_1    ; work         ;
;             |s32addsub_onebit_full_adder:bit_30|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_30                ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_30|OR_gate:or_1   ; work         ;
;             |s32addsub_onebit_full_adder:bit_31|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_31                ; work         ;
;                |XOR_gate:xor_2|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_31|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_3|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_3                 ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_3|OR_gate:or_1    ; work         ;
;             |s32addsub_onebit_full_adder:bit_4|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_4                 ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_4|OR_gate:or_1    ; work         ;
;             |s32addsub_onebit_full_adder:bit_5|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_5                 ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_5|OR_gate:or_1    ; work         ;
;             |s32addsub_onebit_full_adder:bit_6|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_6                 ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_6|OR_gate:or_1    ; work         ;
;             |s32addsub_onebit_full_adder:bit_7|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_7                 ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_7|OR_gate:or_1    ; work         ;
;             |s32addsub_onebit_full_adder:bit_8|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_8                 ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_8|OR_gate:or_1    ; work         ;
;             |s32addsub_onebit_full_adder:bit_9|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_9                 ; work         ;
;                |OR_gate:or_1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_9|OR_gate:or_1    ; work         ;
;          |s32addsub_subtraction_invertors:sub_inv| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_subtraction_invertors:sub_inv                                       ; work         ;
;    |mux_2_to_1_by_32:alu_source_mux|               ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mux_2_to_1_by_32:alu_source_mux                                                                                                         ; work         ;
;    |mux_2_to_1_by_32:pc_rst_mux|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mux_2_to_1_by_32:pc_rst_mux                                                                                                             ; work         ;
;    |mux_2_to_1_by_32:regblk_data_in_mux|           ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mux_2_to_1_by_32:regblk_data_in_mux                                                                                                     ; work         ;
;    |mux_2_to_1_by_5:write_reg_mux|                 ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|mux_2_to_1_by_5:write_reg_mux                                                                                                           ; work         ;
;    |regfile_32_by_32:reg_blk|                      ; 1334 (0)          ; 992 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk                                                                                                                ; work         ;
;       |decoder_5_to_32:decoder|                    ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|decoder_5_to_32:decoder                                                                                        ; work         ;
;       |mux_32_to_1_by_32:read_mux_1|               ; 648 (648)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|mux_32_to_1_by_32:read_mux_1                                                                                   ; work         ;
;       |mux_32_to_1_by_32:read_mux_2|               ; 648 (648)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|mux_32_to_1_by_32:read_mux_2                                                                                   ; work         ;
;       |register_32:register_10|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_10                                                                                        ; work         ;
;       |register_32:register_11|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_11                                                                                        ; work         ;
;       |register_32:register_12|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_12                                                                                        ; work         ;
;       |register_32:register_13|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_13                                                                                        ; work         ;
;       |register_32:register_14|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_14                                                                                        ; work         ;
;       |register_32:register_15|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_15                                                                                        ; work         ;
;       |register_32:register_16|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_16                                                                                        ; work         ;
;       |register_32:register_17|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_17                                                                                        ; work         ;
;       |register_32:register_18|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_18                                                                                        ; work         ;
;       |register_32:register_19|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_19                                                                                        ; work         ;
;       |register_32:register_1|                     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_1                                                                                         ; work         ;
;       |register_32:register_20|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_20                                                                                        ; work         ;
;       |register_32:register_21|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_21                                                                                        ; work         ;
;       |register_32:register_22|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_22                                                                                        ; work         ;
;       |register_32:register_23|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_23                                                                                        ; work         ;
;       |register_32:register_24|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_24                                                                                        ; work         ;
;       |register_32:register_25|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_25                                                                                        ; work         ;
;       |register_32:register_26|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_26                                                                                        ; work         ;
;       |register_32:register_27|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_27                                                                                        ; work         ;
;       |register_32:register_28|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_28                                                                                        ; work         ;
;       |register_32:register_29|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_29                                                                                        ; work         ;
;       |register_32:register_2|                     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_2                                                                                         ; work         ;
;       |register_32:register_30|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_30                                                                                        ; work         ;
;       |register_32:register_31|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_31                                                                                        ; work         ;
;       |register_32:register_3|                     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_3                                                                                         ; work         ;
;       |register_32:register_4|                     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_4                                                                                         ; work         ;
;       |register_32:register_5|                     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_5                                                                                         ; work         ;
;       |register_32:register_6|                     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_6                                                                                         ; work         ;
;       |register_32:register_7|                     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_7                                                                                         ; work         ;
;       |register_32:register_8|                     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_8                                                                                         ; work         ;
;       |register_32:register_9|                     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|regfile_32_by_32:reg_blk|register_32:register_9                                                                                         ; work         ;
;    |register_32:pc_register|                       ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|register_32:pc_register                                                                                                                 ; work         ;
;    |s32addsub_full_adder:breq_adder|               ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder                                                                                                         ; work         ;
;       |s32addsub_onebit_full_adder:bit_1|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_1                                                                       ; work         ;
;          |OR_gate:or_1|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_1|OR_gate:or_1                                                          ; work         ;
;          |XOR_gate:xor_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_1|XOR_gate:xor_2                                                        ; work         ;
;       |s32addsub_onebit_full_adder:bit_2|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_2                                                                       ; work         ;
;          |OR_gate:or_1|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_2|OR_gate:or_1                                                          ; work         ;
;          |XOR_gate:xor_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_2|XOR_gate:xor_2                                                        ; work         ;
;       |s32addsub_onebit_full_adder:bit_3|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_3                                                                       ; work         ;
;          |OR_gate:or_1|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_3|OR_gate:or_1                                                          ; work         ;
;          |XOR_gate:xor_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_3|XOR_gate:xor_2                                                        ; work         ;
;       |s32addsub_onebit_full_adder:bit_4|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_4                                                                       ; work         ;
;          |OR_gate:or_1|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_4|OR_gate:or_1                                                          ; work         ;
;          |XOR_gate:xor_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_4|XOR_gate:xor_2                                                        ; work         ;
;       |s32addsub_onebit_full_adder:bit_5|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_5                                                                       ; work         ;
;          |OR_gate:or_1|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_5|OR_gate:or_1                                                          ; work         ;
;          |XOR_gate:xor_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_5|XOR_gate:xor_2                                                        ; work         ;
;       |s32addsub_onebit_full_adder:bit_6|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_6                                                                       ; work         ;
;          |OR_gate:or_1|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_6|OR_gate:or_1                                                          ; work         ;
;          |XOR_gate:xor_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_6|XOR_gate:xor_2                                                        ; work         ;
;       |s32addsub_onebit_full_adder:bit_7|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_7                                                                       ; work         ;
;          |OR_gate:or_1|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_7|OR_gate:or_1                                                          ; work         ;
;          |XOR_gate:xor_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_7|XOR_gate:xor_2                                                        ; work         ;
;       |s32addsub_onebit_full_adder:bit_8|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_8                                                                       ; work         ;
;          |OR_gate:or_1|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_8|OR_gate:or_1                                                          ; work         ;
;          |XOR_gate:xor_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_8|XOR_gate:xor_2                                                        ; work         ;
;       |s32addsub_onebit_full_adder:bit_9|          ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_9                                                                       ; work         ;
;          |XOR_gate:xor_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:breq_adder|s32addsub_onebit_full_adder:bit_9|XOR_gate:xor_2                                                        ; work         ;
;    |s32addsub_full_adder:pc_adder|                 ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder                                                                                                           ; work         ;
;       |s32addsub_onebit_full_adder:bit_1|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_1                                                                         ; work         ;
;          |AND_gate:and_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_1|AND_gate:and_2                                                          ; work         ;
;          |XOR_gate:xor_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_1|XOR_gate:xor_2                                                          ; work         ;
;       |s32addsub_onebit_full_adder:bit_2|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_2                                                                         ; work         ;
;          |AND_gate:and_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_2|AND_gate:and_2                                                          ; work         ;
;          |XOR_gate:xor_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_2|XOR_gate:xor_2                                                          ; work         ;
;       |s32addsub_onebit_full_adder:bit_3|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_3                                                                         ; work         ;
;          |AND_gate:and_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_3|AND_gate:and_2                                                          ; work         ;
;          |XOR_gate:xor_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_3|XOR_gate:xor_2                                                          ; work         ;
;       |s32addsub_onebit_full_adder:bit_4|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_4                                                                         ; work         ;
;          |AND_gate:and_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_4|AND_gate:and_2                                                          ; work         ;
;          |XOR_gate:xor_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_4|XOR_gate:xor_2                                                          ; work         ;
;       |s32addsub_onebit_full_adder:bit_5|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_5                                                                         ; work         ;
;          |AND_gate:and_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_5|AND_gate:and_2                                                          ; work         ;
;          |XOR_gate:xor_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_5|XOR_gate:xor_2                                                          ; work         ;
;       |s32addsub_onebit_full_adder:bit_6|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_6                                                                         ; work         ;
;          |AND_gate:and_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_6|AND_gate:and_2                                                          ; work         ;
;          |XOR_gate:xor_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_6|XOR_gate:xor_2                                                          ; work         ;
;       |s32addsub_onebit_full_adder:bit_7|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_7                                                                         ; work         ;
;          |AND_gate:and_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_7|AND_gate:and_2                                                          ; work         ;
;          |XOR_gate:xor_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_7|XOR_gate:xor_2                                                          ; work         ;
;       |s32addsub_onebit_full_adder:bit_8|          ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_8                                                                         ; work         ;
;          |XOR_gate:xor_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_8|XOR_gate:xor_2                                                          ; work         ;
;       |s32addsub_onebit_full_adder:bit_9|          ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_9                                                                         ; work         ;
;          |XOR_gate:xor_2|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_one_cycle|s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_9|XOR_gate:xor_2                                                          ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-------------------+
; Name                                                                                                                                  ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF               ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-------------------+
; dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated|ALTSYNCRAM        ; M4K  ; Single Port ; 2048         ; 32           ; --           ; --           ; 65536 ; dat_cache_mif.mif ;
; ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ALTSYNCRAM ; M4K  ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; ins_cache_mif.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                             ; IP Include File                                                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |mips_one_cycle|dat_cache:data_cache|dat_cache_m4k_ram_block:block_1        ; /home/sebsikora/altera/projects/mips/multi_cycle/dat_cache/dat_cache_m4k_ram_block.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |mips_one_cycle|ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1 ; /home/sebsikora/altera/projects/mips/multi_cycle/ins_cache/ins_cache_m4k_ram_block.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1002  ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 992   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |mips_one_cycle|register_32:pc_register|data_out[5]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mips_one_cycle|control_box:controller|ctrl_alu_source                     ;
; 8:1                ; 31 bits   ; 155 LEs       ; 93 LEs               ; 62 LEs                 ; No         ; |mips_one_cycle|mips_32_bit_alu:alu|func_mux:func_mux_unit|Mux6            ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |mips_one_cycle|regfile_32_by_32:reg_blk|mux_32_to_1_by_32:read_mux_2|Mux8 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |mips_one_cycle|regfile_32_by_32:reg_blk|mux_32_to_1_by_32:read_mux_1|Mux7 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; ins_cache_mif.mif    ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_uif1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; dat_cache_mif.mif    ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_lif1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                           ;
; Entity Instance                           ; ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "mux_2_to_1_by_32:jump_mux" ;
+-------------------+-------+----------+----------------+
; Port              ; Type  ; Severity ; Details        ;
+-------------------+-------+----------+----------------+
; data_in_1[31..26] ; Input ; Info     ; Stuck at GND   ;
+-------------------+-------+----------+----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "s32addsub_full_adder:breq_adder"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; carry_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_box:controller"                                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_32_bit_alu:alu"                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; unsigned_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signed_overflow   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile_32_by_32:reg_blk|mux_32_to_1_by_32:read_mux_2" ;
+-----------+-------+----------+----------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                            ;
+-----------+-------+----------+----------------------------------------------------+
; data_in_0 ; Input ; Info     ; Stuck at GND                                       ;
+-----------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile_32_by_32:reg_blk|mux_32_to_1_by_32:read_mux_1" ;
+-----------+-------+----------+----------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                            ;
+-----------+-------+----------+----------------------------------------------------+
; data_in_0 ; Input ; Info     ; Stuck at GND                                       ;
+-----------+-------+----------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile_32_by_32:reg_blk|decoder_5_to_32:decoder"                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; output[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ins_cache:instruction_cache" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; data ; Input ; Info     ; Stuck at GND                  ;
; wren ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "register_32:pc_register" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; load ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "s32addsub_full_adder:pc_adder"                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; input_a[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; carry_in       ; Input  ; Info     ; Stuck at GND                                                                        ;
; carry_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "mux_2_to_1_by_32:pc_rst_mux" ;
+-----------+-------+----------+--------------------------+
; Port      ; Type  ; Severity ; Details                  ;
+-----------+-------+----------+--------------------------+
; data_in_1 ; Input ; Info     ; Stuck at GND             ;
+-----------+-------+----------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar  7 19:09:24 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips_one_cycle -c mips_one_cycle
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file mips_one_cycle.vhd
    Info (12022): Found design unit 1: mips_one_cycle-rtl
    Info (12023): Found entity 1: mips_one_cycle
Info (12021): Found 2 design units, including 1 entities, in source file regfile/regfile_32_by_32.vhd
    Info (12022): Found design unit 1: regfile_32_by_32-rtl
    Info (12023): Found entity 1: regfile_32_by_32
Info (12021): Found 2 design units, including 1 entities, in source file alu/set_on_less_than.vhd
    Info (12022): Found design unit 1: set_on_less_than-rtl
    Info (12023): Found entity 1: set_on_less_than
Info (12021): Found 2 design units, including 1 entities, in source file alu/or_block.vhd
    Info (12022): Found design unit 1: or_block-rtl
    Info (12023): Found entity 1: or_block
Info (12021): Found 2 design units, including 1 entities, in source file alu/mips_32_bit_alu.vhd
    Info (12022): Found design unit 1: mips_32_bit_alu-rtl
    Info (12023): Found entity 1: mips_32_bit_alu
Info (12021): Found 2 design units, including 1 entities, in source file alu/func_mux.vhd
    Info (12022): Found design unit 1: func_mux-rtl
    Info (12023): Found entity 1: func_mux
Info (12021): Found 2 design units, including 1 entities, in source file alu/and_block.vhd
    Info (12022): Found design unit 1: and_block-rtl
    Info (12023): Found entity 1: and_block
Info (12021): Found 2 design units, including 1 entities, in source file alu/signed_32bit_add_subtract.vhd
    Info (12022): Found design unit 1: signed_32bit_add_subtract-rtl
    Info (12023): Found entity 1: signed_32bit_add_subtract
Info (12021): Found 2 design units, including 1 entities, in source file alu/s32addsub_unsigned_overflow_detect.vhd
    Info (12022): Found design unit 1: s32addsub_unsigned_overflow_detect-rtl
    Info (12023): Found entity 1: s32addsub_unsigned_overflow_detect
Info (12021): Found 2 design units, including 1 entities, in source file alu/s32addsub_signed_overflow_detect.vhd
    Info (12022): Found design unit 1: s32addsub_signed_overflow_detect-rtl
    Info (12023): Found entity 1: s32addsub_signed_overflow_detect
Info (12021): Found 2 design units, including 1 entities, in source file alu/s32addsub_one_bit_full_adder.vhd
    Info (12022): Found design unit 1: s32addsub_onebit_full_adder-struct
    Info (12023): Found entity 1: s32addsub_onebit_full_adder
Info (12021): Found 2 design units, including 1 entities, in source file alu/s32addsub_full_adder.vhd
    Info (12022): Found design unit 1: s32addsub_full_adder-struct
    Info (12023): Found entity 1: s32addsub_full_adder
Info (12021): Found 2 design units, including 1 entities, in source file alu/s32addsub_subtractor_inverter.vhd
    Info (12022): Found design unit 1: s32addsub_subtraction_invertors-rtl
    Info (12023): Found entity 1: s32addsub_subtraction_invertors
Info (12021): Found 2 design units, including 1 entities, in source file buffers/register_IF_ID_buffer.vhd
    Info (12022): Found design unit 1: register_IF_ID_buffer-rtl
    Info (12023): Found entity 1: register_IF_ID_buffer
Info (12021): Found 2 design units, including 1 entities, in source file buffers/register_IF_ID_buffer_bubmux.vhd
    Info (12022): Found design unit 1: register_IF_ID_buffer_bubmux-rtl
    Info (12023): Found entity 1: register_IF_ID_buffer_bubmux
Info (12021): Found 2 design units, including 1 entities, in source file buffers/register_ID_EX_buffer.vhd
    Info (12022): Found design unit 1: register_ID_EX_buffer-rtl
    Info (12023): Found entity 1: register_ID_EX_buffer
Info (12021): Found 2 design units, including 1 entities, in source file buffers/register_ID_EX_buffer_bubmux.vhd
    Info (12022): Found design unit 1: register_ID_EX_buffer_bubmux-rtl
    Info (12023): Found entity 1: register_ID_EX_buffer_bubmux
Info (12021): Found 2 design units, including 1 entities, in source file buffers/register_EX_MEM_buffer.vhd
    Info (12022): Found design unit 1: register_EX_MEM_buffer-rtl
    Info (12023): Found entity 1: register_EX_MEM_buffer
Info (12021): Found 2 design units, including 1 entities, in source file buffers/register_MEM_WB_buffer.vhd
    Info (12022): Found design unit 1: register_MEM_WB_buffer-rtl
    Info (12023): Found entity 1: register_MEM_WB_buffer
Info (12021): Found 2 design units, including 1 entities, in source file buffers/control_ID_EX_buffer.vhd
    Info (12022): Found design unit 1: control_ID_EX_buffer-rtl
    Info (12023): Found entity 1: control_ID_EX_buffer
Info (12021): Found 2 design units, including 1 entities, in source file buffers/control_ID_EX_buffer_bubmux.vhd
    Info (12022): Found design unit 1: control_ID_EX_buffer_bubmux-rtl
    Info (12023): Found entity 1: control_ID_EX_buffer_bubmux
Info (12021): Found 2 design units, including 1 entities, in source file buffers/control_EX_MEM_buffer.vhd
    Info (12022): Found design unit 1: control_EX_MEM_buffer-rtl
    Info (12023): Found entity 1: control_EX_MEM_buffer
Info (12021): Found 2 design units, including 1 entities, in source file buffers/control_MEM_WB_buffer.vhd
    Info (12022): Found design unit 1: control_MEM_WB_buffer-rtl
    Info (12023): Found entity 1: control_MEM_WB_buffer
Info (12021): Found 2 design units, including 1 entities, in source file buffers/traverse_latch.vhd
    Info (12022): Found design unit 1: traverse_latch-rtl
    Info (12023): Found entity 1: traverse_latch
Info (12021): Found 2 design units, including 1 entities, in source file utils/control_box.vhd
    Info (12022): Found design unit 1: control_box-rtl
    Info (12023): Found entity 1: control_box
Info (12021): Found 2 design units, including 1 entities, in source file utils/comparator_5_2.vhd
    Info (12022): Found design unit 1: comparator_5_2-struct
    Info (12023): Found entity 1: comparator_5_2
Info (12021): Found 2 design units, including 1 entities, in source file utils/sign_extender_16_to_32.vhd
    Info (12022): Found design unit 1: sign_extender_16_to_32-rtl
    Info (12023): Found entity 1: sign_extender_16_to_32
Info (12021): Found 2 design units, including 1 entities, in source file utils/register_32.vhd
    Info (12022): Found design unit 1: register_32-rtl
    Info (12023): Found entity 1: register_32
Info (12021): Found 2 design units, including 1 entities, in source file utils/register_16.vhd
    Info (12022): Found design unit 1: register_16-rtl
    Info (12023): Found entity 1: register_16
Info (12021): Found 2 design units, including 1 entities, in source file utils/register_8.vhd
    Info (12022): Found design unit 1: register_8-rtl
    Info (12023): Found entity 1: register_8
Info (12021): Found 2 design units, including 1 entities, in source file utils/register_5.vhd
    Info (12022): Found design unit 1: register_5-rtl
    Info (12023): Found entity 1: register_5
Info (12021): Found 2 design units, including 1 entities, in source file utils/register_1.vhd
    Info (12022): Found design unit 1: register_1-rtl
    Info (12023): Found entity 1: register_1
Info (12021): Found 2 design units, including 1 entities, in source file utils/decoder_5_to_32.vhd
    Info (12022): Found design unit 1: decoder_5_to_32-rtl
    Info (12023): Found entity 1: decoder_5_to_32
Info (12021): Found 2 design units, including 1 entities, in source file utils/mux_32_to_1_by_32.vhd
    Info (12022): Found design unit 1: mux_32_to_1_by_32-rtl
    Info (12023): Found entity 1: mux_32_to_1_by_32
Info (12021): Found 2 design units, including 1 entities, in source file utils/mux_2_to_1_by_32.vhd
    Info (12022): Found design unit 1: mux_2_to_1_by_32-rtl
    Info (12023): Found entity 1: mux_2_to_1_by_32
Info (12021): Found 2 design units, including 1 entities, in source file utils/mux_2_to_1_by_5.vhd
    Info (12022): Found design unit 1: mux_2_to_1_by_5-rtl
    Info (12023): Found entity 1: mux_2_to_1_by_5
Info (12021): Found 2 design units, including 1 entities, in source file utils/mux_2_to_1_by_1.vhd
    Info (12022): Found design unit 1: mux_2_to_1_by_1-rtl
    Info (12023): Found entity 1: mux_2_to_1_by_1
Info (12021): Found 26 design units, including 13 entities, in source file utils/basic_gates.vhd
    Info (12022): Found design unit 1: XOR_gate-rtl
    Info (12022): Found design unit 2: OR_gate-rtl
    Info (12022): Found design unit 3: OR_3_gate-rtl
    Info (12022): Found design unit 4: OR_4_gate-rtl
    Info (12022): Found design unit 5: NOT_gate-rtl
    Info (12022): Found design unit 6: AND_gate-rtl
    Info (12022): Found design unit 7: AND_3_gate-rtl
    Info (12022): Found design unit 8: AND_4_gate-rtl
    Info (12022): Found design unit 9: AND_5_gate-rtl
    Info (12022): Found design unit 10: NAND_3_gate-rtl
    Info (12022): Found design unit 11: NAND_gate-rtl
    Info (12022): Found design unit 12: NOR_gate-rtl
    Info (12022): Found design unit 13: NOR_3_gate-rtl
    Info (12023): Found entity 1: XOR_gate
    Info (12023): Found entity 2: OR_gate
    Info (12023): Found entity 3: OR_3_gate
    Info (12023): Found entity 4: OR_4_gate
    Info (12023): Found entity 5: NOT_gate
    Info (12023): Found entity 6: AND_gate
    Info (12023): Found entity 7: AND_3_gate
    Info (12023): Found entity 8: AND_4_gate
    Info (12023): Found entity 9: AND_5_gate
    Info (12023): Found entity 10: NAND_3_gate
    Info (12023): Found entity 11: NAND_gate
    Info (12023): Found entity 12: NOR_gate
    Info (12023): Found entity 13: NOR_3_gate
Info (12021): Found 2 design units, including 1 entities, in source file ins_cache/ins_cache_m4k_ram_block.vhd
    Info (12022): Found design unit 1: ins_cache_m4k_ram_block-SYN
    Info (12023): Found entity 1: ins_cache_m4k_ram_block
Info (12021): Found 2 design units, including 1 entities, in source file ins_cache/ins_cache.vhd
    Info (12022): Found design unit 1: ins_cache-rtl
    Info (12023): Found entity 1: ins_cache
Info (12021): Found 2 design units, including 1 entities, in source file dat_cache/dat_cache_m4k_ram_block.vhd
    Info (12022): Found design unit 1: dat_cache_m4k_ram_block-SYN
    Info (12023): Found entity 1: dat_cache_m4k_ram_block
Info (12021): Found 2 design units, including 1 entities, in source file dat_cache/dat_cache.vhd
    Info (12022): Found design unit 1: dat_cache-rtl
    Info (12023): Found entity 1: dat_cache
Info (12021): Found 2 design units, including 1 entities, in source file utils/pipelined_control_box.vhd
    Info (12022): Found design unit 1: pipelined_control_box-rtl
    Info (12023): Found entity 1: pipelined_control_box
Info (12127): Elaborating entity "mips_one_cycle" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at mips_one_cycle.vhd(119): object "pc_adder_overflow" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mips_one_cycle.vhd(135): object "alu_u_of" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mips_one_cycle.vhd(136): object "alu_of" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mips_one_cycle.vhd(143): object "breq_adder_overflow" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mips_one_cycle.vhd(160): object "flag_error" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mips_one_cycle.vhd(165): object "high_bus" assigned a value but never read
Info (12128): Elaborating entity "mux_2_to_1_by_32" for hierarchy "mux_2_to_1_by_32:pc_rst_mux"
Info (12128): Elaborating entity "s32addsub_full_adder" for hierarchy "s32addsub_full_adder:pc_adder"
Info (12128): Elaborating entity "s32addsub_onebit_full_adder" for hierarchy "s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_0"
Info (12128): Elaborating entity "XOR_gate" for hierarchy "s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_0|XOR_gate:xor_1"
Info (12128): Elaborating entity "AND_gate" for hierarchy "s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_0|AND_gate:and_1"
Info (12128): Elaborating entity "OR_gate" for hierarchy "s32addsub_full_adder:pc_adder|s32addsub_onebit_full_adder:bit_0|OR_gate:or_1"
Info (12128): Elaborating entity "register_32" for hierarchy "register_32:pc_register"
Info (12128): Elaborating entity "ins_cache" for hierarchy "ins_cache:instruction_cache"
Info (12128): Elaborating entity "ins_cache_m4k_ram_block" for hierarchy "ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ins_cache_mif.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uif1.tdf
    Info (12023): Found entity 1: altsyncram_uif1
Info (12128): Elaborating entity "altsyncram_uif1" for hierarchy "ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated"
Info (12128): Elaborating entity "regfile_32_by_32" for hierarchy "regfile_32_by_32:reg_blk"
Info (12128): Elaborating entity "decoder_5_to_32" for hierarchy "regfile_32_by_32:reg_blk|decoder_5_to_32:decoder"
Info (12128): Elaborating entity "mux_32_to_1_by_32" for hierarchy "regfile_32_by_32:reg_blk|mux_32_to_1_by_32:read_mux_1"
Info (12128): Elaborating entity "mips_32_bit_alu" for hierarchy "mips_32_bit_alu:alu"
Info (12128): Elaborating entity "signed_32bit_add_subtract" for hierarchy "mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit"
Info (12128): Elaborating entity "s32addsub_subtraction_invertors" for hierarchy "mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_subtraction_invertors:sub_inv"
Info (12128): Elaborating entity "s32addsub_signed_overflow_detect" for hierarchy "mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_signed_overflow_detect:signed_of_det"
Info (12128): Elaborating entity "s32addsub_unsigned_overflow_detect" for hierarchy "mips_32_bit_alu:alu|signed_32bit_add_subtract:addsub_unit|s32addsub_unsigned_overflow_detect:usigned_of_det"
Info (12128): Elaborating entity "set_on_less_than" for hierarchy "mips_32_bit_alu:alu|set_on_less_than:slt_unit"
Info (12128): Elaborating entity "and_block" for hierarchy "mips_32_bit_alu:alu|and_block:and_unit"
Info (12128): Elaborating entity "or_block" for hierarchy "mips_32_bit_alu:alu|or_block:or_unit"
Info (12128): Elaborating entity "func_mux" for hierarchy "mips_32_bit_alu:alu|func_mux:func_mux_unit"
Info (12128): Elaborating entity "mux_2_to_1_by_5" for hierarchy "mux_2_to_1_by_5:write_reg_mux"
Info (12128): Elaborating entity "sign_extender_16_to_32" for hierarchy "sign_extender_16_to_32:alu_source_sign_ext"
Info (12128): Elaborating entity "dat_cache" for hierarchy "dat_cache:data_cache"
Info (12128): Elaborating entity "dat_cache_m4k_ram_block" for hierarchy "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dat_cache_mif.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lif1.tdf
    Info (12023): Found entity 1: altsyncram_lif1
Info (12128): Elaborating entity "altsyncram_lif1" for hierarchy "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated"
Info (12128): Elaborating entity "control_box" for hierarchy "control_box:controller"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "regfile_32_by_32:reg_blk|decoder_5_to_32:decoder|Ram0" is uninferred due to asynchronous read logic
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2818 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 106 output pins
    Info (21061): Implemented 2643 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 797 megabytes
    Info: Processing ended: Mon Mar  7 19:09:35 2016
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


