{
  "DESIGN_NAME": "tt_um_macro_test_wrapper",
  "VERILOG_FILES": [
    "dir::tt_um_macro_test_wrapper.v"
  ],
  "DIE_AREA": [0, 0, 334.88, 225.76],
  "FP_DEF_TEMPLATE": "dir::../tt/def/analog/tt_analog_2x2.def"
}
