// Generated by CIRCT unknown git version
module add16u_0MH(	// file.cleaned.mlir:2:3
  input  [15:0] A,	// file.cleaned.mlir:2:28
                B,	// file.cleaned.mlir:2:41
  output [16:0] O	// file.cleaned.mlir:2:55
);

  wire        _B_14;	// file.cleaned.mlir:90:11
  wire        _B_10;	// file.cleaned.mlir:89:11
  wire        _B_13;	// file.cleaned.mlir:88:11
  wire        _GEN;	// file.cleaned.mlir:87:11
  wire        _A_7;	// file.cleaned.mlir:86:11
  wire        _A_8;	// file.cleaned.mlir:85:11
  wire        _B_2;	// file.cleaned.mlir:84:11
  wire        _GEN_0;	// file.cleaned.mlir:83:11
  wire        _GEN_1;	// file.cleaned.mlir:81:11
  wire        _GEN_2;	// file.cleaned.mlir:80:11
  wire        _B_11;	// file.cleaned.mlir:74:11
  wire [16:0] _GEN_3 =
    {_GEN_0, 16'h0}
    | ({1'h0, _GEN_1, 15'h0}
       | ({2'h0, _B_14, 14'h0}
          | ({3'h0, _B_10, 13'h0}
             | ({5'h0, _B_13, 11'h0}
                | ({6'h0, _A_8, 10'h0}
                   | ({7'h0, _B_13, 9'h0}
                      | ({8'h0, _B_11, 8'h0}
                         | ({9'h0, _GEN, 7'h0}
                            | (({11'h0, _GEN_2, 5'h0}
                                | ({12'h0, _B_11, 4'h0}
                                   | ({13'h0, _A_7, 3'h0}
                                      | ({14'h0, _A_8, 2'h0} | {16'h0, _B_2}) & 17'h1FFF7)
                                   & 17'h1FFEF) & 17'h1FFDF) & 17'h1FFBF | 17'h40)
                            & 17'h1FF7F) & 17'h1FEFF) & 17'h1FDFF) & 17'h1FBFF)
                & 17'h1F7FF) & 17'h1CFFF) & 17'h1BFFF) & 17'h17FFF) & 17'hFFFF;	// file.cleaned.mlir:3:14, :4:15, :5:20, :6:14, :7:15, :8:14, :9:14, :10:14, :11:15, :12:14, :13:15, :14:14, :15:15, :16:14, :17:15, :18:14, :19:19, :20:20, :21:20, :22:19, :23:19, :24:18, :25:18, :26:18, :27:16, :28:17, :29:17, :30:17, :31:16, :32:15, :33:10, :34:10, :35:10, :36:10, :37:10, :38:10, :39:10, :40:10, :41:10, :42:10, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11, :59:11, :60:11, :61:11, :62:11, :63:11, :64:11, :65:11, :66:11, :67:11, :68:11, :69:11, :70:11, :71:11, :72:11, :73:11, :74:11, :80:11, :81:11, :83:11, :84:11, :85:11, :86:11, :87:11, :88:11, :89:11, :90:11
  assign _B_11 = B[11];	// file.cleaned.mlir:74:11
  wire        sig_104 = A[15] | B[15];	// file.cleaned.mlir:76:11, :77:11, :78:11
  assign _GEN_2 = sig_104 & A[14];	// file.cleaned.mlir:75:11, :78:11, :80:11
  assign _GEN_1 = sig_104 ^ A[14];	// file.cleaned.mlir:75:11, :78:11, :81:11
  assign _GEN_0 = A[15] & B[15] | _GEN_3[5];	// file.cleaned.mlir:73:11, :76:11, :77:11, :79:11, :82:11, :83:11
  assign _B_2 = B[2];	// file.cleaned.mlir:84:11
  assign _A_8 = A[8];	// file.cleaned.mlir:85:11
  assign _A_7 = A[7];	// file.cleaned.mlir:86:11
  assign _GEN = _GEN_3[4];	// file.cleaned.mlir:73:11, :87:11
  assign _B_13 = B[13];	// file.cleaned.mlir:88:11
  assign _B_10 = B[10];	// file.cleaned.mlir:89:11
  assign _B_14 = B[14];	// file.cleaned.mlir:90:11
  assign O = _GEN_3;	// file.cleaned.mlir:73:11, :91:5
endmodule

