#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sun Sep 17 00:39:12 2017
# Process ID: 1768
# Current directory: D:/ACAProject/Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10468 D:\ACAProject\Pipeline\Pipeline.xpr
# Log file: D:/ACAProject/Pipeline/vivado.log
# Journal file: D:/ACAProject/Pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ACAProject/Pipeline/Pipeline.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 759.387 ; gain = 118.520
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Sep 17 00:39:50 2017] Launched synth_1...
Run output will be captured here: D:/ACAProject/Pipeline/Pipeline.runs/synth_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RegFile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RegFile_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegFile_tb_behav xil_defaultlib.RegFile_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture bench of entity xil_defaultlib.regfile_tb
Built simulation snapshot RegFile_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/RegFile_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 17 00:41:37 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegFile_tb_behav -key {Behavioral:sim_1:Functional:RegFile_tb} -tclbatch {RegFile_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-4707] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:05:11 . Memory (MB): peak = 774.512 ; gain = 11.063
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 17 00:46:47 2017...
