/*
 * mhal_gpio.c- Sigmastar
 *
 * Copyright (c) [2019~2020] SigmaStar Technology.
 *
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License version 2 for more details.
 *
 */
#include <linux/kernel.h>
#include <linux/irqdomain.h>

#include "mhal_gpio.h"
#include "ms_platform.h"
#include "gpio.h"
#include "irqs.h"
#include "padmux.h"
#include "mhal_pinmux.h"

//-------------------------------------------------------------------------------------------------
//  Local Defines
//-------------------------------------------------------------------------------------------------
#define GPIO_DBG 0
#if GPIO_DBG
#define GPIO_ERR(args...) printk(args)
#else
#define GPIO_ERR(args...)
#endif

typedef struct Special_GpioInfo
{
    U16 padID;
    U32 base;
    U16 offset;
    U16 mask;
    U16 val;
} S_GpioInfo;

typedef struct Special_GpioList
{
    U32               size;
    const S_GpioInfo *gpio;
} S_GpioList;

#define SDPLL_BANK        0x141900
#define REG_DS0           0x23 << 1
#define REG_DS1           0x24 << 1
#define REG_DS2           0x25 << 1
#define REG_DS3           0x26 << 1
#define REG_DS0_MODE_MASK BIT0
#define REG_DS1_MODE_MASK BIT1
#define REG_DS2_MODE_MASK BIT2
#define REG_DS3_MODE_MASK BIT3

const S_GpioInfo sd0_gpio1[] = {
    {PAD_SD0_GPIO1, SDPLL_BANK, REG_DS0, REG_DS0_MODE_MASK, BIT7},
    {PAD_SD0_GPIO1, SDPLL_BANK, REG_DS1, REG_DS1_MODE_MASK, BIT7},
    {PAD_SD0_GPIO1, SDPLL_BANK, REG_DS2, REG_DS2_MODE_MASK, BIT7},
    {PAD_SD0_GPIO1, SDPLL_BANK, REG_DS3, REG_DS3_MODE_MASK, BIT7},
};
const S_GpioInfo sd0_gpio0[] = {
    {PAD_SD0_GPIO0, SDPLL_BANK, REG_DS0, REG_DS0_MODE_MASK, BIT8},
    {PAD_SD0_GPIO0, SDPLL_BANK, REG_DS1, REG_DS1_MODE_MASK, BIT8},
    {PAD_SD0_GPIO0, SDPLL_BANK, REG_DS2, REG_DS2_MODE_MASK, BIT8},
    {PAD_SD0_GPIO0, SDPLL_BANK, REG_DS3, REG_DS3_MODE_MASK, BIT8},
};
const S_GpioInfo sd0_cdz[] = {
    {PAD_SD0_CDZ, SDPLL_BANK, REG_DS0, REG_DS0_MODE_MASK, BIT6},
    {PAD_SD0_CDZ, SDPLL_BANK, REG_DS1, REG_DS1_MODE_MASK, BIT6},
    {PAD_SD0_CDZ, SDPLL_BANK, REG_DS2, REG_DS2_MODE_MASK, BIT6},
    {PAD_SD0_CDZ, SDPLL_BANK, REG_DS3, REG_DS3_MODE_MASK, BIT6},
};
const S_GpioInfo sd0_d1[] = {
    {PAD_SD0_D1, SDPLL_BANK, REG_DS0, REG_DS0_MODE_MASK, BIT1},
    {PAD_SD0_D1, SDPLL_BANK, REG_DS1, REG_DS1_MODE_MASK, BIT1},
    {PAD_SD0_D1, SDPLL_BANK, REG_DS2, REG_DS2_MODE_MASK, BIT1},
    {PAD_SD0_D1, SDPLL_BANK, REG_DS3, REG_DS3_MODE_MASK, BIT1},
};
const S_GpioInfo sd0_d0[] = {
    {PAD_SD0_D0, SDPLL_BANK, REG_DS0, REG_DS0_MODE_MASK, BIT0},
    {PAD_SD0_D0, SDPLL_BANK, REG_DS1, REG_DS1_MODE_MASK, BIT0},
    {PAD_SD0_D0, SDPLL_BANK, REG_DS2, REG_DS2_MODE_MASK, BIT0},
    {PAD_SD0_D0, SDPLL_BANK, REG_DS3, REG_DS3_MODE_MASK, BIT0},
};
const S_GpioInfo sd0_clk[] = {
    {PAD_SD0_CLK, SDPLL_BANK, REG_DS0, REG_DS0_MODE_MASK, BIT5},
    {PAD_SD0_CLK, SDPLL_BANK, REG_DS1, REG_DS1_MODE_MASK, BIT5},
    {PAD_SD0_CLK, SDPLL_BANK, REG_DS2, REG_DS2_MODE_MASK, BIT5},
    {PAD_SD0_CLK, SDPLL_BANK, REG_DS3, REG_DS3_MODE_MASK, BIT5},
};
const S_GpioInfo sd0_cmd[] = {
    {PAD_SD0_CMD, SDPLL_BANK, REG_DS0, REG_DS0_MODE_MASK, BIT4},
    {PAD_SD0_CMD, SDPLL_BANK, REG_DS1, REG_DS1_MODE_MASK, BIT4},
    {PAD_SD0_CMD, SDPLL_BANK, REG_DS2, REG_DS2_MODE_MASK, BIT4},
    {PAD_SD0_CMD, SDPLL_BANK, REG_DS3, REG_DS3_MODE_MASK, BIT4},
};
const S_GpioInfo sd0_d3[] = {
    {PAD_SD0_D3, SDPLL_BANK, REG_DS0, REG_DS0_MODE_MASK, BIT3},
    {PAD_SD0_D3, SDPLL_BANK, REG_DS1, REG_DS1_MODE_MASK, BIT3},
    {PAD_SD0_D3, SDPLL_BANK, REG_DS2, REG_DS2_MODE_MASK, BIT3},
    {PAD_SD0_D3, SDPLL_BANK, REG_DS3, REG_DS3_MODE_MASK, BIT3},
};
const S_GpioInfo sd0_d2[] = {
    {PAD_SD0_D2, SDPLL_BANK, REG_DS0, REG_DS0_MODE_MASK, BIT2},
    {PAD_SD0_D2, SDPLL_BANK, REG_DS1, REG_DS1_MODE_MASK, BIT2},
    {PAD_SD0_D2, SDPLL_BANK, REG_DS2, REG_DS2_MODE_MASK, BIT2},
    {PAD_SD0_D2, SDPLL_BANK, REG_DS3, REG_DS3_MODE_MASK, BIT2},
};

const S_GpioList GpioList[] = {
    {(sizeof(sd0_gpio1) / sizeof(S_GpioInfo)), sd0_gpio1}, {(sizeof(sd0_gpio0) / sizeof(S_GpioInfo)), sd0_gpio0},
    {(sizeof(sd0_cdz) / sizeof(S_GpioInfo)), sd0_cdz},     {(sizeof(sd0_d1) / sizeof(S_GpioInfo)), sd0_d1},
    {(sizeof(sd0_d0) / sizeof(S_GpioInfo)), sd0_d0},       {(sizeof(sd0_clk) / sizeof(S_GpioInfo)), sd0_clk},
    {(sizeof(sd0_cmd) / sizeof(S_GpioInfo)), sd0_cmd},     {(sizeof(sd0_d3) / sizeof(S_GpioInfo)), sd0_d3},
    {(sizeof(sd0_d2) / sizeof(S_GpioInfo)), sd0_d2},
};

#define _CONCAT(a, b) a##b
#define CONCAT(a, b)  _CONCAT(a, b)

#define GPIO0_PAD  PAD_IRIN
#define GPIO0_NAME "PAD_IRIN"
#define GPIO0_OEN  0x103E00, BIT2
#define GPIO0_OUT  0x103E00, BIT1
#define GPIO0_IN   0x103E00, BIT0
#define GPIO0_DRV  0x103E00, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO0_PU   0x103E00, BIT4
#define GPIO0_PD   0x103E00, BIT5

#define GPIO1_PAD  PAD_UART_RX
#define GPIO1_NAME "PAD_UART_RX"
#define GPIO1_OEN  0x103E02, BIT2
#define GPIO1_OUT  0x103E02, BIT1
#define GPIO1_IN   0x103E02, BIT0
#define GPIO1_DRV  0x103E02, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO1_PU   0x103E02, BIT4
#define GPIO1_PD   0x103E02, BIT5

#define GPIO2_PAD  PAD_UART_TX
#define GPIO2_NAME "PAD_UART_TX"
#define GPIO2_OEN  0x103E04, BIT2
#define GPIO2_OUT  0x103E04, BIT1
#define GPIO2_IN   0x103E04, BIT0
#define GPIO2_DRV  0x103E04, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO2_PU   0x103E04, BIT4
#define GPIO2_PD   0x103E04, BIT5

#define GPIO3_PAD  PAD_UART_RX1
#define GPIO3_NAME "PAD_UART_RX1"
#define GPIO3_OEN  0x103E06, BIT2
#define GPIO3_OUT  0x103E06, BIT1
#define GPIO3_IN   0x103E06, BIT0
#define GPIO3_DRV  0x103E06, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO3_PU   0x103E06, BIT4
#define GPIO3_PD   0x103E06, BIT5

#define GPIO4_PAD  PAD_UART_TX1
#define GPIO4_NAME "PAD_UART_TX1"
#define GPIO4_OEN  0x103E08, BIT2
#define GPIO4_OUT  0x103E08, BIT1
#define GPIO4_IN   0x103E08, BIT0
#define GPIO4_DRV  0x103E08, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO4_PU   0x103E08, BIT4
#define GPIO4_PD   0x103E08, BIT5

#define GPIO5_PAD  PAD_UART_RX2
#define GPIO5_NAME "PAD_UART_RX2"
#define GPIO5_OEN  0x103E0A, BIT2
#define GPIO5_OUT  0x103E0A, BIT1
#define GPIO5_IN   0x103E0A, BIT0
#define GPIO5_DRV  0x103E0A, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO5_PU   0x103E0A, BIT4
#define GPIO5_PD   0x103E0A, BIT5

#define GPIO6_PAD  PAD_UART_TX2
#define GPIO6_NAME "PAD_UART_TX2"
#define GPIO6_OEN  0x103E0C, BIT2
#define GPIO6_OUT  0x103E0C, BIT1
#define GPIO6_IN   0x103E0C, BIT0
#define GPIO6_DRV  0x103E0C, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO6_PU   0x103E0C, BIT4
#define GPIO6_PD   0x103E0C, BIT5

#define GPIO7_PAD  PAD_UART_RX3
#define GPIO7_NAME "PAD_UART_RX3"
#define GPIO7_OEN  0x103E0E, BIT2
#define GPIO7_OUT  0x103E0E, BIT1
#define GPIO7_IN   0x103E0E, BIT0
#define GPIO7_DRV  0x103E0E, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO7_PU   0x103E0E, BIT4
#define GPIO7_PD   0x103E0E, BIT5

#define GPIO8_PAD  PAD_UART_TX3
#define GPIO8_NAME "PAD_UART_TX3"
#define GPIO8_OEN  0x103E10, BIT2
#define GPIO8_OUT  0x103E10, BIT1
#define GPIO8_IN   0x103E10, BIT0
#define GPIO8_DRV  0x103E10, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO8_PU   0x103E10, BIT4
#define GPIO8_PD   0x103E10, BIT5

#define GPIO9_PAD  PAD_SPI_CZ
#define GPIO9_NAME "PAD_SPI_CZ"
#define GPIO9_OEN  0x103E12, BIT2
#define GPIO9_OUT  0x103E12, BIT1
#define GPIO9_IN   0x103E12, BIT0
#define GPIO9_DRV  0x103E12, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO9_PU   0x103E12, BIT4
#define GPIO9_PD   0x103E12, BIT5

#define GPIO10_PAD  PAD_SPI_DI
#define GPIO10_NAME "PAD_SPI_DI"
#define GPIO10_OEN  0x103E14, BIT2
#define GPIO10_OUT  0x103E14, BIT1
#define GPIO10_IN   0x103E14, BIT0
#define GPIO10_DRV  0x103E14, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO10_PU   0x103E14, BIT4
#define GPIO10_PD   0x103E14, BIT5

#define GPIO11_PAD  PAD_SPI_WPZ
#define GPIO11_NAME "PAD_SPI_WPZ"
#define GPIO11_OEN  0x103E16, BIT2
#define GPIO11_OUT  0x103E16, BIT1
#define GPIO11_IN   0x103E16, BIT0
#define GPIO11_DRV  0x103E16, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO11_PU   0x103E16, BIT4
#define GPIO11_PD   0x103E16, BIT5

#define GPIO12_PAD  PAD_SPI_DO
#define GPIO12_NAME "PAD_SPI_DO"
#define GPIO12_OEN  0x103E18, BIT2
#define GPIO12_OUT  0x103E18, BIT1
#define GPIO12_IN   0x103E18, BIT0
#define GPIO12_DRV  0x103E18, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO12_PU   0x103E18, BIT4
#define GPIO12_PD   0x103E18, BIT5

#define GPIO13_PAD  PAD_SPI_CK
#define GPIO13_NAME "PAD_SPI_CK"
#define GPIO13_OEN  0x103E1A, BIT2
#define GPIO13_OUT  0x103E1A, BIT1
#define GPIO13_IN   0x103E1A, BIT0
#define GPIO13_DRV  0x103E1A, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO13_PU   0x103E1A, BIT4
#define GPIO13_PD   0x103E1A, BIT5

#define GPIO14_PAD  PAD_SPI_HLD
#define GPIO14_NAME "PAD_SPI_HLD"
#define GPIO14_OEN  0x103E1C, BIT2
#define GPIO14_OUT  0x103E1C, BIT1
#define GPIO14_IN   0x103E1C, BIT0
#define GPIO14_DRV  0x103E1C, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO14_PU   0x103E1C, BIT4
#define GPIO14_PD   0x103E1C, BIT5

#define GPIO15_PAD  PAD_SD0_GPIO1
#define GPIO15_NAME "PAD_SD0_GPIO1"
#define GPIO15_OEN  0x103E1E, BIT2
#define GPIO15_OUT  0x103E1E, BIT1
#define GPIO15_IN   0x103E1E, BIT0
#define GPIO15_DRV  0x000000, BIT0
#define GPIO15_PU   0x141956, BIT8
#define GPIO15_PD   0x141952, BIT8

#define GPIO16_PAD  PAD_SD0_GPIO0
#define GPIO16_NAME "PAD_SD0_GPIO0"
#define GPIO16_OEN  0x103E20, BIT2
#define GPIO16_OUT  0x103E20, BIT1
#define GPIO16_IN   0x103E20, BIT0
#define GPIO16_DRV  0x000000, BIT0
#define GPIO16_PU   0x141956, BIT7
#define GPIO16_PD   0x141952, BIT7

#define GPIO17_PAD  PAD_SD0_CDZ
#define GPIO17_NAME "PAD_SD0_CDZ"
#define GPIO17_OEN  0x103E22, BIT2
#define GPIO17_OUT  0x103E22, BIT1
#define GPIO17_IN   0x103E22, BIT0
#define GPIO17_DRV  0x000000, BIT0
#define GPIO17_PU   0x141956, BIT6
#define GPIO17_PD   0x141952, BIT6

#define GPIO18_PAD  PAD_SD0_D1
#define GPIO18_NAME "PAD_SD0_D1"
#define GPIO18_OEN  0x103E24, BIT2
#define GPIO18_OUT  0x103E24, BIT1
#define GPIO18_IN   0x103E24, BIT0
#define GPIO18_DRV  0x000000, BIT0
#define GPIO18_PU   0x141956, BIT1
#define GPIO18_PD   0x141952, BIT1

#define GPIO19_PAD  PAD_SD0_D0
#define GPIO19_NAME "PAD_SD0_D0"
#define GPIO19_OEN  0x103E26, BIT2
#define GPIO19_OUT  0x103E26, BIT1
#define GPIO19_IN   0x103E26, BIT0
#define GPIO19_DRV  0x000000, BIT0
#define GPIO19_PU   0x141956, BIT0
#define GPIO19_PD   0x141952, BIT0

#define GPIO20_PAD  PAD_SD0_CLK
#define GPIO20_NAME "PAD_SD0_CLK"
#define GPIO20_OEN  0x103E28, BIT2
#define GPIO20_OUT  0x103E28, BIT1
#define GPIO20_IN   0x103E28, BIT0
#define GPIO20_DRV  0x000000, BIT0
#define GPIO20_PU   0x141956, BIT5
#define GPIO20_PD   0x141952, BIT5

#define GPIO21_PAD  PAD_SD0_CMD
#define GPIO21_NAME "PAD_SD0_CMD"
#define GPIO21_OEN  0x103E2A, BIT2
#define GPIO21_OUT  0x103E2A, BIT1
#define GPIO21_IN   0x103E2A, BIT0
#define GPIO21_DRV  0x000000, BIT0
#define GPIO21_PU   0x141956, BIT4
#define GPIO21_PD   0x141952, BIT4

#define GPIO22_PAD  PAD_SD0_D3
#define GPIO22_NAME "PAD_SD0_D3"
#define GPIO22_OEN  0x103E2C, BIT2
#define GPIO22_OUT  0x103E2C, BIT1
#define GPIO22_IN   0x103E2C, BIT0
#define GPIO22_DRV  0x000000, BIT0
#define GPIO22_PU   0x141956, BIT3
#define GPIO22_PD   0x141952, BIT3

#define GPIO23_PAD  PAD_SD0_D2
#define GPIO23_NAME "PAD_SD0_D2"
#define GPIO23_OEN  0x103E2E, BIT2
#define GPIO23_OUT  0x103E2E, BIT1
#define GPIO23_IN   0x103E2E, BIT0
#define GPIO23_DRV  0x000000, BIT0
#define GPIO23_PU   0x141956, BIT2
#define GPIO23_PD   0x141952, BIT2

#define GPIO24_PAD  PAD_FUART_RX
#define GPIO24_NAME "PAD_FUART_RX"
#define GPIO24_OEN  0x103E30, BIT2
#define GPIO24_OUT  0x103E30, BIT1
#define GPIO24_IN   0x103E30, BIT0
#define GPIO24_DRV  0x103E30, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO24_PU   0x103E30, BIT4
#define GPIO24_PD   0x103E30, BIT5

#define GPIO25_PAD  PAD_FUART_TX
#define GPIO25_NAME "PAD_FUART_TX"
#define GPIO25_OEN  0x103E32, BIT2
#define GPIO25_OUT  0x103E32, BIT1
#define GPIO25_IN   0x103E32, BIT0
#define GPIO25_DRV  0x103E32, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO25_PU   0x103E32, BIT4
#define GPIO25_PD   0x103E32, BIT5

#define GPIO26_PAD  PAD_FUART_CTS
#define GPIO26_NAME "PAD_FUART_CTS"
#define GPIO26_OEN  0x103E34, BIT2
#define GPIO26_OUT  0x103E34, BIT1
#define GPIO26_IN   0x103E34, BIT0
#define GPIO26_DRV  0x103E34, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO26_PU   0x103E34, BIT4
#define GPIO26_PD   0x103E34, BIT5

#define GPIO27_PAD  PAD_FUART_RTS
#define GPIO27_NAME "PAD_FUART_RTS"
#define GPIO27_OEN  0x103E36, BIT2
#define GPIO27_OUT  0x103E36, BIT1
#define GPIO27_IN   0x103E36, BIT0
#define GPIO27_DRV  0x103E36, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO27_PU   0x103E36, BIT4
#define GPIO27_PD   0x103E36, BIT5

#define GPIO28_PAD  PAD_I2C1_SCL
#define GPIO28_NAME "PAD_I2C1_SCL"
#define GPIO28_OEN  0x103E38, BIT2
#define GPIO28_OUT  0x103E38, BIT1
#define GPIO28_IN   0x103E38, BIT0
#define GPIO28_DRV  0x103E38, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO28_PU   0x103E38, BIT4
#define GPIO28_PD   0x103E38, BIT5

#define GPIO29_PAD  PAD_I2C1_SDA
#define GPIO29_NAME "PAD_I2C1_SDA"
#define GPIO29_OEN  0x103E3A, BIT2
#define GPIO29_OUT  0x103E3A, BIT1
#define GPIO29_IN   0x103E3A, BIT0
#define GPIO29_DRV  0x103E3A, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO29_PU   0x103E3A, BIT4
#define GPIO29_PD   0x103E3A, BIT5

#define GPIO30_PAD  PAD_I2C2_SCL
#define GPIO30_NAME "PAD_I2C2_SCL"
#define GPIO30_OEN  0x103E3C, BIT2
#define GPIO30_OUT  0x103E3C, BIT1
#define GPIO30_IN   0x103E3C, BIT0
#define GPIO30_DRV  0x103E3C, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO30_PU   0x103E3C, BIT4
#define GPIO30_PD   0x103E3C, BIT5

#define GPIO31_PAD  PAD_I2C2_SDA
#define GPIO31_NAME "PAD_I2C2_SDA"
#define GPIO31_OEN  0x103E3E, BIT2
#define GPIO31_OUT  0x103E3E, BIT1
#define GPIO31_IN   0x103E3E, BIT0
#define GPIO31_DRV  0x103E3E, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO31_PU   0x103E3E, BIT4
#define GPIO31_PD   0x103E3E, BIT5

#define GPIO32_PAD  PAD_I2C3_SCL
#define GPIO32_NAME "PAD_I2C3_SCL"
#define GPIO32_OEN  0x103E40, BIT2
#define GPIO32_OUT  0x103E40, BIT1
#define GPIO32_IN   0x103E40, BIT0
#define GPIO32_DRV  0x103E40, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO32_PU   0x103E40, BIT4
#define GPIO32_PD   0x103E40, BIT5

#define GPIO33_PAD  PAD_I2C3_SDA
#define GPIO33_NAME "PAD_I2C3_SDA"
#define GPIO33_OEN  0x103E42, BIT2
#define GPIO33_OUT  0x103E42, BIT1
#define GPIO33_IN   0x103E42, BIT0
#define GPIO33_DRV  0x103E42, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO33_PU   0x103E42, BIT4
#define GPIO33_PD   0x103E42, BIT5

#define GPIO34_PAD  PAD_SPI0_DO
#define GPIO34_NAME "PAD_SPI0_DO"
#define GPIO34_OEN  0x103E44, BIT2
#define GPIO34_OUT  0x103E44, BIT1
#define GPIO34_IN   0x103E44, BIT0
#define GPIO34_DRV  0x103E44, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO34_PU   0x103E44, BIT4
#define GPIO34_PD   0x103E44, BIT5

#define GPIO35_PAD  PAD_SPI0_DI
#define GPIO35_NAME "PAD_SPI0_DI"
#define GPIO35_OEN  0x103E46, BIT2
#define GPIO35_OUT  0x103E46, BIT1
#define GPIO35_IN   0x103E46, BIT0
#define GPIO35_DRV  0x103E46, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO35_PU   0x103E46, BIT4
#define GPIO35_PD   0x103E46, BIT5

#define GPIO36_PAD  PAD_SPI0_CK
#define GPIO36_NAME "PAD_SPI0_CK"
#define GPIO36_OEN  0x103E48, BIT2
#define GPIO36_OUT  0x103E48, BIT1
#define GPIO36_IN   0x103E48, BIT0
#define GPIO36_DRV  0x103E48, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO36_PU   0x103E48, BIT4
#define GPIO36_PD   0x103E48, BIT5

#define GPIO37_PAD  PAD_SPI0_CZ
#define GPIO37_NAME "PAD_SPI0_CZ"
#define GPIO37_OEN  0x103E4A, BIT2
#define GPIO37_OUT  0x103E4A, BIT1
#define GPIO37_IN   0x103E4A, BIT0
#define GPIO37_DRV  0x103E4A, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO37_PU   0x103E4A, BIT4
#define GPIO37_PD   0x103E4A, BIT5

#define GPIO38_PAD  PAD_SPI0_CZ1
#define GPIO38_NAME "PAD_SPI0_CZ1"
#define GPIO38_OEN  0x103E4C, BIT2
#define GPIO38_OUT  0x103E4C, BIT1
#define GPIO38_IN   0x103E4C, BIT0
#define GPIO38_DRV  0x103E4C, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO38_PU   0x103E4C, BIT4
#define GPIO38_PD   0x103E4C, BIT5

#define GPIO39_PAD  PAD_SPI1_DO
#define GPIO39_NAME "PAD_SPI1_DO"
#define GPIO39_OEN  0x103E4E, BIT2
#define GPIO39_OUT  0x103E4E, BIT1
#define GPIO39_IN   0x103E4E, BIT0
#define GPIO39_DRV  0x103E4E, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO39_PU   0x103E4E, BIT4
#define GPIO39_PD   0x103E4E, BIT5

#define GPIO40_PAD  PAD_SPI1_DI
#define GPIO40_NAME "PAD_SPI1_DI"
#define GPIO40_OEN  0x103E50, BIT2
#define GPIO40_OUT  0x103E50, BIT1
#define GPIO40_IN   0x103E50, BIT0
#define GPIO40_DRV  0x103E50, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO40_PU   0x103E50, BIT4
#define GPIO40_PD   0x103E50, BIT5

#define GPIO41_PAD  PAD_SPI1_CK
#define GPIO41_NAME "PAD_SPI1_CK"
#define GPIO41_OEN  0x103E52, BIT2
#define GPIO41_OUT  0x103E52, BIT1
#define GPIO41_IN   0x103E52, BIT0
#define GPIO41_DRV  0x103E52, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO41_PU   0x103E52, BIT4
#define GPIO41_PD   0x103E52, BIT5

#define GPIO42_PAD  PAD_SPI1_CZ
#define GPIO42_NAME "PAD_SPI1_CZ"
#define GPIO42_OEN  0x103E54, BIT2
#define GPIO42_OUT  0x103E54, BIT1
#define GPIO42_IN   0x103E54, BIT0
#define GPIO42_DRV  0x103E54, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO42_PU   0x103E54, BIT4
#define GPIO42_PD   0x103E54, BIT5

#define GPIO43_PAD  PAD_PWM0
#define GPIO43_NAME "PAD_PWM0"
#define GPIO43_OEN  0x103E56, BIT2
#define GPIO43_OUT  0x103E56, BIT1
#define GPIO43_IN   0x103E56, BIT0
#define GPIO43_DRV  0x103E56, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO43_PU   0x103E56, BIT4
#define GPIO43_PD   0x103E56, BIT5

#define GPIO44_PAD  PAD_PWM1
#define GPIO44_NAME "PAD_PWM1"
#define GPIO44_OEN  0x103E58, BIT2
#define GPIO44_OUT  0x103E58, BIT1
#define GPIO44_IN   0x103E58, BIT0
#define GPIO44_DRV  0x103E58, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO44_PU   0x103E58, BIT4
#define GPIO44_PD   0x103E58, BIT5

#define GPIO45_PAD  PAD_PWM2
#define GPIO45_NAME "PAD_PWM2"
#define GPIO45_OEN  0x103E5A, BIT2
#define GPIO45_OUT  0x103E5A, BIT1
#define GPIO45_IN   0x103E5A, BIT0
#define GPIO45_DRV  0x103E5A, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO45_PU   0x103E5A, BIT4
#define GPIO45_PD   0x103E5A, BIT5

#define GPIO46_PAD  PAD_PWM3
#define GPIO46_NAME "PAD_PWM3"
#define GPIO46_OEN  0x103E5C, BIT2
#define GPIO46_OUT  0x103E5C, BIT1
#define GPIO46_IN   0x103E5C, BIT0
#define GPIO46_DRV  0x103E5C, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO46_PU   0x103E5C, BIT4
#define GPIO46_PD   0x103E5C, BIT5

#define GPIO47_PAD  PAD_GPIO0
#define GPIO47_NAME "PAD_GPIO0"
#define GPIO47_OEN  0x103E5E, BIT2
#define GPIO47_OUT  0x103E5E, BIT1
#define GPIO47_IN   0x103E5E, BIT0
#define GPIO47_DRV  0x103E5E, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO47_PU   0x103E5E, BIT4
#define GPIO47_PD   0x103E5E, BIT5

#define GPIO48_PAD  PAD_GPIO1
#define GPIO48_NAME "PAD_GPIO1"
#define GPIO48_OEN  0x103E60, BIT2
#define GPIO48_OUT  0x103E60, BIT1
#define GPIO48_IN   0x103E60, BIT0
#define GPIO48_DRV  0x103E60, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO48_PU   0x103E60, BIT4
#define GPIO48_PD   0x103E60, BIT5

#define GPIO49_PAD  PAD_GPIO2
#define GPIO49_NAME "PAD_GPIO2"
#define GPIO49_OEN  0x103E62, BIT2
#define GPIO49_OUT  0x103E62, BIT1
#define GPIO49_IN   0x103E62, BIT0
#define GPIO49_DRV  0x103E62, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO49_PU   0x103E62, BIT4
#define GPIO49_PD   0x103E62, BIT5

#define GPIO50_PAD  PAD_GPIO3
#define GPIO50_NAME "PAD_GPIO3"
#define GPIO50_OEN  0x103E64, BIT2
#define GPIO50_OUT  0x103E64, BIT1
#define GPIO50_IN   0x103E64, BIT0
#define GPIO50_DRV  0x103E64, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO50_PU   0x103E64, BIT4
#define GPIO50_PD   0x103E64, BIT5

#define GPIO51_PAD  PAD_GPIO4
#define GPIO51_NAME "PAD_GPIO4"
#define GPIO51_OEN  0x103E66, BIT2
#define GPIO51_OUT  0x103E66, BIT1
#define GPIO51_IN   0x103E66, BIT0
#define GPIO51_DRV  0x000000, BIT0
#define GPIO51_PU   0x000000, BIT0
#define GPIO51_PD   0x000000, BIT0

#define GPIO52_PAD  PAD_GPIO5
#define GPIO52_NAME "PAD_GPIO5"
#define GPIO52_OEN  0x103E68, BIT2
#define GPIO52_OUT  0x103E68, BIT1
#define GPIO52_IN   0x103E68, BIT0
#define GPIO52_DRV  0x000000, BIT0
#define GPIO52_PU   0x000000, BIT0
#define GPIO52_PD   0x000000, BIT0

#define GPIO53_PAD  PAD_GPIO6
#define GPIO53_NAME "PAD_GPIO6"
#define GPIO53_OEN  0x103E6A, BIT2
#define GPIO53_OUT  0x103E6A, BIT1
#define GPIO53_IN   0x103E6A, BIT0
#define GPIO53_DRV  0x000000, BIT0
#define GPIO53_PU   0x000000, BIT0
#define GPIO53_PD   0x000000, BIT0

#define GPIO54_PAD  PAD_GPIO7
#define GPIO54_NAME "PAD_GPIO7"
#define GPIO54_OEN  0x103E6C, BIT2
#define GPIO54_OUT  0x103E6C, BIT1
#define GPIO54_IN   0x103E6C, BIT0
#define GPIO54_DRV  0x000000, BIT0
#define GPIO54_PU   0x000000, BIT0
#define GPIO54_PD   0x000000, BIT0

#define GPIO55_PAD  PAD_BT1120_D0
#define GPIO55_NAME "PAD_BT1120_D0"
#define GPIO55_OEN  0x103E6E, BIT2
#define GPIO55_OUT  0x103E6E, BIT1
#define GPIO55_IN   0x103E6E, BIT0
#define GPIO55_DRV  0x103E6E, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO55_PU   0x103E6E, BIT4
#define GPIO55_PD   0x103E6E, BIT5

#define GPIO56_PAD  PAD_BT1120_D1
#define GPIO56_NAME "PAD_BT1120_D1"
#define GPIO56_OEN  0x103E70, BIT2
#define GPIO56_OUT  0x103E70, BIT1
#define GPIO56_IN   0x103E70, BIT0
#define GPIO56_DRV  0x103E70, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO56_PU   0x103E70, BIT4
#define GPIO56_PD   0x103E70, BIT5

#define GPIO57_PAD  PAD_BT1120_D2
#define GPIO57_NAME "PAD_BT1120_D2"
#define GPIO57_OEN  0x103E72, BIT2
#define GPIO57_OUT  0x103E72, BIT1
#define GPIO57_IN   0x103E72, BIT0
#define GPIO57_DRV  0x103E72, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO57_PU   0x103E72, BIT4
#define GPIO57_PD   0x103E72, BIT5

#define GPIO58_PAD  PAD_BT1120_D3
#define GPIO58_NAME "PAD_BT1120_D3"
#define GPIO58_OEN  0x103E74, BIT2
#define GPIO58_OUT  0x103E74, BIT1
#define GPIO58_IN   0x103E74, BIT0
#define GPIO58_DRV  0x103E74, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO58_PU   0x103E74, BIT4
#define GPIO58_PD   0x103E74, BIT5

#define GPIO59_PAD  PAD_BT1120_D4
#define GPIO59_NAME "PAD_BT1120_D4"
#define GPIO59_OEN  0x103E76, BIT2
#define GPIO59_OUT  0x103E76, BIT1
#define GPIO59_IN   0x103E76, BIT0
#define GPIO59_DRV  0x103E76, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO59_PU   0x103E76, BIT4
#define GPIO59_PD   0x103E76, BIT5

#define GPIO60_PAD  PAD_BT1120_D5
#define GPIO60_NAME "PAD_BT1120_D5"
#define GPIO60_OEN  0x103E78, BIT2
#define GPIO60_OUT  0x103E78, BIT1
#define GPIO60_IN   0x103E78, BIT0
#define GPIO60_DRV  0x103E78, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO60_PU   0x103E78, BIT4
#define GPIO60_PD   0x103E78, BIT5

#define GPIO61_PAD  PAD_BT1120_D6
#define GPIO61_NAME "PAD_BT1120_D6"
#define GPIO61_OEN  0x103E7A, BIT2
#define GPIO61_OUT  0x103E7A, BIT1
#define GPIO61_IN   0x103E7A, BIT0
#define GPIO61_DRV  0x103E7A, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO61_PU   0x103E7A, BIT4
#define GPIO61_PD   0x103E7A, BIT5

#define GPIO62_PAD  PAD_BT1120_D7
#define GPIO62_NAME "PAD_BT1120_D7"
#define GPIO62_OEN  0x103E7C, BIT2
#define GPIO62_OUT  0x103E7C, BIT1
#define GPIO62_IN   0x103E7C, BIT0
#define GPIO62_DRV  0x103E7C, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO62_PU   0x103E7C, BIT4
#define GPIO62_PD   0x103E7C, BIT5

#define GPIO63_PAD  PAD_BT1120_CLK
#define GPIO63_NAME "PAD_BT1120_CLK"
#define GPIO63_OEN  0x103E7E, BIT2
#define GPIO63_OUT  0x103E7E, BIT1
#define GPIO63_IN   0x103E7E, BIT0
#define GPIO63_DRV  0x103E7E, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO63_PU   0x103E7E, BIT4
#define GPIO63_PD   0x103E7E, BIT5

#define GPIO64_PAD  PAD_BT1120_D8
#define GPIO64_NAME "PAD_BT1120_D8"
#define GPIO64_OEN  0x103E80, BIT2
#define GPIO64_OUT  0x103E80, BIT1
#define GPIO64_IN   0x103E80, BIT0
#define GPIO64_DRV  0x103E80, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO64_PU   0x103E80, BIT4
#define GPIO64_PD   0x103E80, BIT5

#define GPIO65_PAD  PAD_BT1120_D9
#define GPIO65_NAME "PAD_BT1120_D9"
#define GPIO65_OEN  0x103E82, BIT2
#define GPIO65_OUT  0x103E82, BIT1
#define GPIO65_IN   0x103E82, BIT0
#define GPIO65_DRV  0x103E82, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO65_PU   0x103E82, BIT4
#define GPIO65_PD   0x103E82, BIT5

#define GPIO66_PAD  PAD_BT1120_D10
#define GPIO66_NAME "PAD_BT1120_D10"
#define GPIO66_OEN  0x103E84, BIT2
#define GPIO66_OUT  0x103E84, BIT1
#define GPIO66_IN   0x103E84, BIT0
#define GPIO66_DRV  0x103E84, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO66_PU   0x103E84, BIT4
#define GPIO66_PD   0x103E84, BIT5

#define GPIO67_PAD  PAD_BT1120_D11
#define GPIO67_NAME "PAD_BT1120_D11"
#define GPIO67_OEN  0x103E86, BIT2
#define GPIO67_OUT  0x103E86, BIT1
#define GPIO67_IN   0x103E86, BIT0
#define GPIO67_DRV  0x103E86, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO67_PU   0x103E86, BIT4
#define GPIO67_PD   0x103E86, BIT5

#define GPIO68_PAD  PAD_BT1120_D12
#define GPIO68_NAME "PAD_BT1120_D12"
#define GPIO68_OEN  0x103E88, BIT2
#define GPIO68_OUT  0x103E88, BIT1
#define GPIO68_IN   0x103E88, BIT0
#define GPIO68_DRV  0x103E88, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO68_PU   0x103E88, BIT4
#define GPIO68_PD   0x103E88, BIT5

#define GPIO69_PAD  PAD_BT1120_D13
#define GPIO69_NAME "PAD_BT1120_D13"
#define GPIO69_OEN  0x103E8A, BIT2
#define GPIO69_OUT  0x103E8A, BIT1
#define GPIO69_IN   0x103E8A, BIT0
#define GPIO69_DRV  0x103E8A, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO69_PU   0x103E8A, BIT4
#define GPIO69_PD   0x103E8A, BIT5

#define GPIO70_PAD  PAD_BT1120_D14
#define GPIO70_NAME "PAD_BT1120_D14"
#define GPIO70_OEN  0x103E8C, BIT2
#define GPIO70_OUT  0x103E8C, BIT1
#define GPIO70_IN   0x103E8C, BIT0
#define GPIO70_DRV  0x103E8C, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO70_PU   0x103E8C, BIT4
#define GPIO70_PD   0x103E8C, BIT5

#define GPIO71_PAD  PAD_BT1120_D15
#define GPIO71_NAME "PAD_BT1120_D15"
#define GPIO71_OEN  0x103E8E, BIT2
#define GPIO71_OUT  0x103E8E, BIT1
#define GPIO71_IN   0x103E8E, BIT0
#define GPIO71_DRV  0x103E8E, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO71_PU   0x103E8E, BIT4
#define GPIO71_PD   0x103E8E, BIT5

#define GPIO72_PAD  PAD_BT1120_GPIO0
#define GPIO72_NAME "PAD_BT1120_GPIO0"
#define GPIO72_OEN  0x103E90, BIT2
#define GPIO72_OUT  0x103E90, BIT1
#define GPIO72_IN   0x103E90, BIT0
#define GPIO72_DRV  0x103E90, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO72_PU   0x103E90, BIT4
#define GPIO72_PD   0x103E90, BIT5

#define GPIO73_PAD  PAD_BT1120_GPIO1
#define GPIO73_NAME "PAD_BT1120_GPIO1"
#define GPIO73_OEN  0x103E92, BIT2
#define GPIO73_OUT  0x103E92, BIT1
#define GPIO73_IN   0x103E92, BIT0
#define GPIO73_DRV  0x103E92, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO73_PU   0x103E92, BIT4
#define GPIO73_PD   0x103E92, BIT5

#define GPIO74_PAD  PAD_BT1120_GPIO2
#define GPIO74_NAME "PAD_BT1120_GPIO2"
#define GPIO74_OEN  0x103E94, BIT2
#define GPIO74_OUT  0x103E94, BIT1
#define GPIO74_IN   0x103E94, BIT0
#define GPIO74_DRV  0x103E94, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO74_PU   0x103E94, BIT4
#define GPIO74_PD   0x103E94, BIT5

#define GPIO75_PAD  PAD_SR_GPIO0
#define GPIO75_NAME "PAD_SR_GPIO0"
#define GPIO75_OEN  0x103E96, BIT2
#define GPIO75_OUT  0x103E96, BIT1
#define GPIO75_IN   0x103E96, BIT0
#define GPIO75_DRV  0x103E96, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO75_PU   0x103E96, BIT4
#define GPIO75_PD   0x103E96, BIT5

#define GPIO76_PAD  PAD_SR_GPIO1
#define GPIO76_NAME "PAD_SR_GPIO1"
#define GPIO76_OEN  0x103E98, BIT2
#define GPIO76_OUT  0x103E98, BIT1
#define GPIO76_IN   0x103E98, BIT0
#define GPIO76_DRV  0x103E98, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO76_PU   0x103E98, BIT4
#define GPIO76_PD   0x103E98, BIT5

#define GPIO77_PAD  PAD_SR_GPIO2
#define GPIO77_NAME "PAD_SR_GPIO2"
#define GPIO77_OEN  0x103E9A, BIT2
#define GPIO77_OUT  0x103E9A, BIT1
#define GPIO77_IN   0x103E9A, BIT0
#define GPIO77_DRV  0x103E9A, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO77_PU   0x103E9A, BIT4
#define GPIO77_PD   0x103E9A, BIT5

#define GPIO78_PAD  PAD_SR_GPIO3
#define GPIO78_NAME "PAD_SR_GPIO3"
#define GPIO78_OEN  0x103E9C, BIT2
#define GPIO78_OUT  0x103E9C, BIT1
#define GPIO78_IN   0x103E9C, BIT0
#define GPIO78_DRV  0x103E9C, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO78_PU   0x103E9C, BIT4
#define GPIO78_PD   0x103E9C, BIT5

#define GPIO79_PAD  PAD_SR_GPIO4
#define GPIO79_NAME "PAD_SR_GPIO4"
#define GPIO79_OEN  0x103E9E, BIT2
#define GPIO79_OUT  0x103E9E, BIT1
#define GPIO79_IN   0x103E9E, BIT0
#define GPIO79_DRV  0x103E9E, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO79_PU   0x103E9E, BIT4
#define GPIO79_PD   0x103E9E, BIT5

#define GPIO80_PAD  PAD_SR_GPIO5
#define GPIO80_NAME "PAD_SR_GPIO5"
#define GPIO80_OEN  0x103EA0, BIT2
#define GPIO80_OUT  0x103EA0, BIT1
#define GPIO80_IN   0x103EA0, BIT0
#define GPIO80_DRV  0x103EA0, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO80_PU   0x103EA0, BIT4
#define GPIO80_PD   0x103EA0, BIT5

#define GPIO81_PAD  PAD_SR_GPIO6
#define GPIO81_NAME "PAD_SR_GPIO6"
#define GPIO81_OEN  0x103EA2, BIT2
#define GPIO81_OUT  0x103EA2, BIT1
#define GPIO81_IN   0x103EA2, BIT0
#define GPIO81_DRV  0x103EA2, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO81_PU   0x103EA2, BIT4
#define GPIO81_PD   0x103EA2, BIT5

#define GPIO82_PAD  PAD_SR_GPIO7
#define GPIO82_NAME "PAD_SR_GPIO7"
#define GPIO82_OEN  0x103EA4, BIT2
#define GPIO82_OUT  0x103EA4, BIT1
#define GPIO82_IN   0x103EA4, BIT0
#define GPIO82_DRV  0x103EA4, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO82_PU   0x103EA4, BIT4
#define GPIO82_PD   0x103EA4, BIT5

#define GPIO83_PAD  PAD_SR_GPIO8
#define GPIO83_NAME "PAD_SR_GPIO8"
#define GPIO83_OEN  0x103EA6, BIT2
#define GPIO83_OUT  0x103EA6, BIT1
#define GPIO83_IN   0x103EA6, BIT0
#define GPIO83_DRV  0x103EA6, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO83_PU   0x103EA6, BIT4
#define GPIO83_PD   0x103EA6, BIT5

#define GPIO84_PAD  PAD_SR_GPIO9
#define GPIO84_NAME "PAD_SR_GPIO9"
#define GPIO84_OEN  0x103EA8, BIT2
#define GPIO84_OUT  0x103EA8, BIT1
#define GPIO84_IN   0x103EA8, BIT0
#define GPIO84_DRV  0x103EA8, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO84_PU   0x103EA8, BIT4
#define GPIO84_PD   0x103EA8, BIT5

#define GPIO85_PAD  PAD_SR_I2CM_SCL
#define GPIO85_NAME "PAD_SR_I2CM_SCL"
#define GPIO85_OEN  0x103EAA, BIT2
#define GPIO85_OUT  0x103EAA, BIT1
#define GPIO85_IN   0x103EAA, BIT0
#define GPIO85_DRV  0x103EAA, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO85_PU   0x103EAA, BIT4
#define GPIO85_PD   0x103EAA, BIT5

#define GPIO86_PAD  PAD_SR_I2CM_SDA
#define GPIO86_NAME "PAD_SR_I2CM_SDA"
#define GPIO86_OEN  0x103EAC, BIT2
#define GPIO86_OUT  0x103EAC, BIT1
#define GPIO86_IN   0x103EAC, BIT0
#define GPIO86_DRV  0x103EAC, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO86_PU   0x103EAC, BIT4
#define GPIO86_PD   0x103EAC, BIT5

#define GPIO87_PAD  PAD_SR_RST0
#define GPIO87_NAME "PAD_SR_RST0"
#define GPIO87_OEN  0x110422, BIT2
#define GPIO87_OUT  0x110422, BIT1
#define GPIO87_IN   0x110422, BIT0
#define GPIO87_DRV  0x110422, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO87_PU   0x110422, BIT4
#define GPIO87_PD   0x110422, BIT5

#define GPIO88_PAD  PAD_SR_MCLK0
#define GPIO88_NAME "PAD_SR_MCLK0"
#define GPIO88_OEN  0x110424, BIT2
#define GPIO88_OUT  0x110424, BIT1
#define GPIO88_IN   0x110424, BIT0
#define GPIO88_DRV  0x110424, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO88_PU   0x110424, BIT4
#define GPIO88_PD   0x110424, BIT5

#define GPIO89_PAD  PAD_SR_RST1
#define GPIO89_NAME "PAD_SR_RST1"
#define GPIO89_OEN  0x110426, BIT2
#define GPIO89_OUT  0x110426, BIT1
#define GPIO89_IN   0x110426, BIT0
#define GPIO89_DRV  0x110426, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO89_PU   0x110426, BIT4
#define GPIO89_PD   0x110426, BIT5

#define GPIO90_PAD  PAD_SR_MCLK1
#define GPIO90_NAME "PAD_SR_MCLK1"
#define GPIO90_OEN  0x110428, BIT2
#define GPIO90_OUT  0x110428, BIT1
#define GPIO90_IN   0x110428, BIT0
#define GPIO90_DRV  0x110428, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO90_PU   0x110428, BIT4
#define GPIO90_PD   0x110428, BIT5

#define GPIO91_PAD  PAD_SR_RST2
#define GPIO91_NAME "PAD_SR_RST2"
#define GPIO91_OEN  0x11042A, BIT2
#define GPIO91_OUT  0x11042A, BIT1
#define GPIO91_IN   0x11042A, BIT0
#define GPIO91_DRV  0x11042A, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO91_PU   0x11042A, BIT4
#define GPIO91_PD   0x11042A, BIT5

#define GPIO92_PAD  PAD_SR_MCLK2
#define GPIO92_NAME "PAD_SR_MCLK2"
#define GPIO92_OEN  0x11042C, BIT2
#define GPIO92_OUT  0x11042C, BIT1
#define GPIO92_IN   0x11042C, BIT0
#define GPIO92_DRV  0x11042C, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO92_PU   0x11042C, BIT4
#define GPIO92_PD   0x11042C, BIT5

#define GPIO93_PAD  PAD_SR_RST3
#define GPIO93_NAME "PAD_SR_RST3"
#define GPIO93_OEN  0x11042E, BIT2
#define GPIO93_OUT  0x11042E, BIT1
#define GPIO93_IN   0x11042E, BIT0
#define GPIO93_DRV  0x11042E, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO93_PU   0x11042E, BIT4
#define GPIO93_PD   0x11042E, BIT5

#define GPIO94_PAD  PAD_SR_MCLK3
#define GPIO94_NAME "PAD_SR_MCLK3"
#define GPIO94_OEN  0x110430, BIT2
#define GPIO94_OUT  0x110430, BIT1
#define GPIO94_IN   0x110430, BIT0
#define GPIO94_DRV  0x110430, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO94_PU   0x110430, BIT4
#define GPIO94_PD   0x110430, BIT5

#define GPIO95_PAD  PAD_SR_RST4
#define GPIO95_NAME "PAD_SR_RST4"
#define GPIO95_OEN  0x110432, BIT2
#define GPIO95_OUT  0x110432, BIT1
#define GPIO95_IN   0x110432, BIT0
#define GPIO95_DRV  0x110432, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO95_PU   0x110432, BIT4
#define GPIO95_PD   0x110432, BIT5

#define GPIO96_PAD  PAD_SR_MCLK4
#define GPIO96_NAME "PAD_SR_MCLK4"
#define GPIO96_OEN  0x110434, BIT2
#define GPIO96_OUT  0x110434, BIT1
#define GPIO96_IN   0x110434, BIT0
#define GPIO96_DRV  0x110434, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO96_PU   0x110434, BIT4
#define GPIO96_PD   0x110434, BIT5

#define GPIO97_PAD  PAD_SR_RST5
#define GPIO97_NAME "PAD_SR_RST5"
#define GPIO97_OEN  0x110436, BIT2
#define GPIO97_OUT  0x110436, BIT1
#define GPIO97_IN   0x110436, BIT0
#define GPIO97_DRV  0x110436, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO97_PU   0x110436, BIT4
#define GPIO97_PD   0x110436, BIT5

#define GPIO98_PAD  PAD_SR_MCLK5
#define GPIO98_NAME "PAD_SR_MCLK5"
#define GPIO98_OEN  0x110438, BIT2
#define GPIO98_OUT  0x110438, BIT1
#define GPIO98_IN   0x110438, BIT0
#define GPIO98_DRV  0x110438, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO98_PU   0x110438, BIT4
#define GPIO98_PD   0x110438, BIT5

#define GPIO99_PAD  PAD_SR_RST6
#define GPIO99_NAME "PAD_SR_RST6"
#define GPIO99_OEN  0x11043A, BIT2
#define GPIO99_OUT  0x11043A, BIT1
#define GPIO99_IN   0x11043A, BIT0
#define GPIO99_DRV  0x11043A, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO99_PU   0x11043A, BIT4
#define GPIO99_PD   0x11043A, BIT5

#define GPIO100_PAD  PAD_SR_MCLK6
#define GPIO100_NAME "PAD_SR_MCLK6"
#define GPIO100_OEN  0x11043C, BIT2
#define GPIO100_OUT  0x11043C, BIT1
#define GPIO100_IN   0x11043C, BIT0
#define GPIO100_DRV  0x11043C, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO100_PU   0x11043C, BIT4
#define GPIO100_PD   0x11043C, BIT5

#define GPIO101_PAD  PAD_SR_RST7
#define GPIO101_NAME "PAD_SR_RST7"
#define GPIO101_OEN  0x11043E, BIT2
#define GPIO101_OUT  0x11043E, BIT1
#define GPIO101_IN   0x11043E, BIT0
#define GPIO101_DRV  0x11043E, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO101_PU   0x11043E, BIT4
#define GPIO101_PD   0x11043E, BIT5

#define GPIO102_PAD  PAD_SR_MCLK7
#define GPIO102_NAME "PAD_SR_MCLK7"
#define GPIO102_OEN  0x110440, BIT2
#define GPIO102_OUT  0x110440, BIT1
#define GPIO102_IN   0x110440, BIT0
#define GPIO102_DRV  0x110440, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO102_PU   0x110440, BIT4
#define GPIO102_PD   0x110440, BIT5

#define GPIO103_PAD  PAD_SR_GPIO10
#define GPIO103_NAME "PAD_SR_GPIO10"
#define GPIO103_OEN  0x110442, BIT2
#define GPIO103_OUT  0x110442, BIT1
#define GPIO103_IN   0x110442, BIT0
#define GPIO103_DRV  0x110442, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO103_PU   0x110442, BIT4
#define GPIO103_PD   0x110442, BIT5

#define GPIO104_PAD  PAD_SR_GPIO11
#define GPIO104_NAME "PAD_SR_GPIO11"
#define GPIO104_OEN  0x110444, BIT2
#define GPIO104_OUT  0x110444, BIT1
#define GPIO104_IN   0x110444, BIT0
#define GPIO104_DRV  0x110444, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO104_PU   0x110444, BIT4
#define GPIO104_PD   0x110444, BIT5

#define GPIO105_PAD  PAD_I2S0_RX_BCK
#define GPIO105_NAME "PAD_I2S0_RX_BCK"
#define GPIO105_OEN  0x110446, BIT2
#define GPIO105_OUT  0x110446, BIT1
#define GPIO105_IN   0x110446, BIT0
#define GPIO105_DRV  0x110446, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO105_PU   0x110446, BIT4
#define GPIO105_PD   0x110446, BIT5

#define GPIO106_PAD  PAD_I2S0_RX_WCK
#define GPIO106_NAME "PAD_I2S0_RX_WCK"
#define GPIO106_OEN  0x110448, BIT2
#define GPIO106_OUT  0x110448, BIT1
#define GPIO106_IN   0x110448, BIT0
#define GPIO106_DRV  0x110448, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO106_PU   0x110448, BIT4
#define GPIO106_PD   0x110448, BIT5

#define GPIO107_PAD  PAD_I2S0_RX_DI
#define GPIO107_NAME "PAD_I2S0_RX_DI"
#define GPIO107_OEN  0x11044A, BIT2
#define GPIO107_OUT  0x11044A, BIT1
#define GPIO107_IN   0x11044A, BIT0
#define GPIO107_DRV  0x11044A, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO107_PU   0x11044A, BIT4
#define GPIO107_PD   0x11044A, BIT5

#define GPIO108_PAD  PAD_I2S1_RX_BCK
#define GPIO108_NAME "PAD_I2S1_RX_BCK"
#define GPIO108_OEN  0x11044C, BIT2
#define GPIO108_OUT  0x11044C, BIT1
#define GPIO108_IN   0x11044C, BIT0
#define GPIO108_DRV  0x11044C, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO108_PU   0x11044C, BIT4
#define GPIO108_PD   0x11044C, BIT5

#define GPIO109_PAD  PAD_I2S1_RX_WCK
#define GPIO109_NAME "PAD_I2S1_RX_WCK"
#define GPIO109_OEN  0x11044E, BIT2
#define GPIO109_OUT  0x11044E, BIT1
#define GPIO109_IN   0x11044E, BIT0
#define GPIO109_DRV  0x11044E, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO109_PU   0x11044E, BIT4
#define GPIO109_PD   0x11044E, BIT5

#define GPIO110_PAD  PAD_I2S1_RX_DI
#define GPIO110_NAME "PAD_I2S1_RX_DI"
#define GPIO110_OEN  0x110450, BIT2
#define GPIO110_OUT  0x110450, BIT1
#define GPIO110_IN   0x110450, BIT0
#define GPIO110_DRV  0x110450, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO110_PU   0x110450, BIT4
#define GPIO110_PD   0x110450, BIT5

#define GPIO111_PAD  PAD_I2S2_RX_BCK
#define GPIO111_NAME "PAD_I2S2_RX_BCK"
#define GPIO111_OEN  0x110452, BIT2
#define GPIO111_OUT  0x110452, BIT1
#define GPIO111_IN   0x110452, BIT0
#define GPIO111_DRV  0x110452, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO111_PU   0x110452, BIT4
#define GPIO111_PD   0x110452, BIT5

#define GPIO112_PAD  PAD_I2S2_RX_WCK
#define GPIO112_NAME "PAD_I2S2_RX_WCK"
#define GPIO112_OEN  0x110454, BIT2
#define GPIO112_OUT  0x110454, BIT1
#define GPIO112_IN   0x110454, BIT0
#define GPIO112_DRV  0x110454, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO112_PU   0x110454, BIT4
#define GPIO112_PD   0x110454, BIT5

#define GPIO113_PAD  PAD_I2S2_RX_DI
#define GPIO113_NAME "PAD_I2S2_RX_DI"
#define GPIO113_OEN  0x110456, BIT2
#define GPIO113_OUT  0x110456, BIT1
#define GPIO113_IN   0x110456, BIT0
#define GPIO113_DRV  0x110456, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO113_PU   0x110456, BIT4
#define GPIO113_PD   0x110456, BIT5

#define GPIO114_PAD  PAD_I2S3_RX_BCK
#define GPIO114_NAME "PAD_I2S3_RX_BCK"
#define GPIO114_OEN  0x110458, BIT2
#define GPIO114_OUT  0x110458, BIT1
#define GPIO114_IN   0x110458, BIT0
#define GPIO114_DRV  0x110458, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO114_PU   0x110458, BIT4
#define GPIO114_PD   0x110458, BIT5

#define GPIO115_PAD  PAD_I2S3_RX_WCK
#define GPIO115_NAME "PAD_I2S3_RX_WCK"
#define GPIO115_OEN  0x11045A, BIT2
#define GPIO115_OUT  0x11045A, BIT1
#define GPIO115_IN   0x11045A, BIT0
#define GPIO115_DRV  0x11045A, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO115_PU   0x11045A, BIT4
#define GPIO115_PD   0x11045A, BIT5

#define GPIO116_PAD  PAD_I2S3_RX_DI
#define GPIO116_NAME "PAD_I2S3_RX_DI"
#define GPIO116_OEN  0x11045C, BIT2
#define GPIO116_OUT  0x11045C, BIT1
#define GPIO116_IN   0x11045C, BIT0
#define GPIO116_DRV  0x11045C, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO116_PU   0x11045C, BIT4
#define GPIO116_PD   0x11045C, BIT5

#define GPIO117_PAD  PAD_I2S0_TX_BCK
#define GPIO117_NAME "PAD_I2S0_TX_BCK"
#define GPIO117_OEN  0x11045E, BIT2
#define GPIO117_OUT  0x11045E, BIT1
#define GPIO117_IN   0x11045E, BIT0
#define GPIO117_DRV  0x11045E, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO117_PU   0x11045E, BIT4
#define GPIO117_PD   0x11045E, BIT5

#define GPIO118_PAD  PAD_I2S0_TX_WCK
#define GPIO118_NAME "PAD_I2S0_TX_WCK"
#define GPIO118_OEN  0x110460, BIT2
#define GPIO118_OUT  0x110460, BIT1
#define GPIO118_IN   0x110460, BIT0
#define GPIO118_DRV  0x110460, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO118_PU   0x110460, BIT4
#define GPIO118_PD   0x110460, BIT5

#define GPIO119_PAD  PAD_I2S0_TX_DO
#define GPIO119_NAME "PAD_I2S0_TX_DO"
#define GPIO119_OEN  0x110462, BIT2
#define GPIO119_OUT  0x110462, BIT1
#define GPIO119_IN   0x110462, BIT0
#define GPIO119_DRV  0x110462, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO119_PU   0x110462, BIT4
#define GPIO119_PD   0x110462, BIT5

#define GPIO120_PAD  PAD_I2S1_TX_BCK
#define GPIO120_NAME "PAD_I2S1_TX_BCK"
#define GPIO120_OEN  0x110464, BIT2
#define GPIO120_OUT  0x110464, BIT1
#define GPIO120_IN   0x110464, BIT0
#define GPIO120_DRV  0x110464, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO120_PU   0x110464, BIT4
#define GPIO120_PD   0x110464, BIT5

#define GPIO121_PAD  PAD_I2S1_TX_WCK
#define GPIO121_NAME "PAD_I2S1_TX_WCK"
#define GPIO121_OEN  0x110466, BIT2
#define GPIO121_OUT  0x110466, BIT1
#define GPIO121_IN   0x110466, BIT0
#define GPIO121_DRV  0x110466, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO121_PU   0x110466, BIT4
#define GPIO121_PD   0x110466, BIT5

#define GPIO122_PAD  PAD_I2S1_TX_DO
#define GPIO122_NAME "PAD_I2S1_TX_DO"
#define GPIO122_OEN  0x110468, BIT2
#define GPIO122_OUT  0x110468, BIT1
#define GPIO122_IN   0x110468, BIT0
#define GPIO122_DRV  0x110468, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO122_PU   0x110468, BIT4
#define GPIO122_PD   0x110468, BIT5

#define GPIO123_PAD  PAD_I2S_MCLK0
#define GPIO123_NAME "PAD_I2S_MCLK0"
#define GPIO123_OEN  0x11046A, BIT2
#define GPIO123_OUT  0x11046A, BIT1
#define GPIO123_IN   0x11046A, BIT0
#define GPIO123_DRV  0x11046A, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO123_PU   0x11046A, BIT4
#define GPIO123_PD   0x11046A, BIT5

#define GPIO124_PAD  PAD_I2S_MCLK1
#define GPIO124_NAME "PAD_I2S_MCLK1"
#define GPIO124_OEN  0x11046C, BIT2
#define GPIO124_OUT  0x11046C, BIT1
#define GPIO124_IN   0x11046C, BIT0
#define GPIO124_DRV  0x11046C, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO124_PU   0x11046C, BIT4
#define GPIO124_PD   0x11046C, BIT5

#define GPIO125_PAD  PAD_HDMITX_HPD
#define GPIO125_NAME "PAD_HDMITX_HPD"
#define GPIO125_OEN  0x11046E, BIT2
#define GPIO125_OUT  0x11046E, BIT1
#define GPIO125_IN   0x11046E, BIT0
#define GPIO125_DRV  0x11046E, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO125_PU   0x11046E, BIT4
#define GPIO125_PD   0x11046E, BIT5

#define GPIO126_PAD  PAD_HDMITX_SDA
#define GPIO126_NAME "PAD_HDMITX_SDA"
#define GPIO126_OEN  0x110470, BIT2
#define GPIO126_OUT  0x110470, BIT1
#define GPIO126_IN   0x110470, BIT0
#define GPIO126_DRV  0x110470, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO126_PU   0x110470, BIT4
#define GPIO126_PD   0x110470, BIT5

#define GPIO127_PAD  PAD_HDMITX_SCL
#define GPIO127_NAME "PAD_HDMITX_SCL"
#define GPIO127_OEN  0x110472, BIT2
#define GPIO127_OUT  0x110472, BIT1
#define GPIO127_IN   0x110472, BIT0
#define GPIO127_DRV  0x110472, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO127_PU   0x110472, BIT4
#define GPIO127_PD   0x110472, BIT5

#define GPIO128_PAD  PAD_VSYNC_OUT
#define GPIO128_NAME "PAD_VSYNC_OUT"
#define GPIO128_OEN  0x110474, BIT2
#define GPIO128_OUT  0x110474, BIT1
#define GPIO128_IN   0x110474, BIT0
#define GPIO128_DRV  0x110474, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO128_PU   0x110474, BIT4
#define GPIO128_PD   0x110474, BIT5

#define GPIO129_PAD  PAD_HSYNC_OUT
#define GPIO129_NAME "PAD_HSYNC_OUT"
#define GPIO129_OEN  0x110476, BIT2
#define GPIO129_OUT  0x110476, BIT1
#define GPIO129_IN   0x110476, BIT0
#define GPIO129_DRV  0x110476, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO129_PU   0x110476, BIT4
#define GPIO129_PD   0x110476, BIT5

#define GPIO130_PAD  PAD_GPIO8
#define GPIO130_NAME "PAD_GPIO8"
#define GPIO130_OEN  0x110478, BIT2
#define GPIO130_OUT  0x110478, BIT1
#define GPIO130_IN   0x110478, BIT0
#define GPIO130_DRV  0x110478, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO130_PU   0x110478, BIT4
#define GPIO130_PD   0x110478, BIT5

#define GPIO131_PAD  PAD_GPIO9
#define GPIO131_NAME "PAD_GPIO9"
#define GPIO131_OEN  0x11047A, BIT2
#define GPIO131_OUT  0x11047A, BIT1
#define GPIO131_IN   0x11047A, BIT0
#define GPIO131_DRV  0x11047A, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO131_PU   0x11047A, BIT4
#define GPIO131_PD   0x11047A, BIT5

#define GPIO132_PAD  PAD_GPIO10
#define GPIO132_NAME "PAD_GPIO10"
#define GPIO132_OEN  0x11047C, BIT2
#define GPIO132_OUT  0x11047C, BIT1
#define GPIO132_IN   0x11047C, BIT0
#define GPIO132_DRV  0x11047C, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO132_PU   0x11047C, BIT4
#define GPIO132_PD   0x11047C, BIT5

#define GPIO133_PAD  PAD_GPIO11
#define GPIO133_NAME "PAD_GPIO11"
#define GPIO133_OEN  0x11047E, BIT2
#define GPIO133_OUT  0x11047E, BIT1
#define GPIO133_IN   0x11047E, BIT0
#define GPIO133_DRV  0x11047E, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO133_PU   0x11047E, BIT4
#define GPIO133_PD   0x11047E, BIT5

#define GPIO134_PAD  PAD_GPIO12
#define GPIO134_NAME "PAD_GPIO12"
#define GPIO134_OEN  0x110480, BIT2
#define GPIO134_OUT  0x110480, BIT1
#define GPIO134_IN   0x110480, BIT0
#define GPIO134_DRV  0x110480, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO134_PU   0x110480, BIT4
#define GPIO134_PD   0x110480, BIT5

#define GPIO135_PAD  PAD_GPIO13
#define GPIO135_NAME "PAD_GPIO13"
#define GPIO135_OEN  0x110482, BIT2
#define GPIO135_OUT  0x110482, BIT1
#define GPIO135_IN   0x110482, BIT0
#define GPIO135_DRV  0x110482, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO135_PU   0x110482, BIT4
#define GPIO135_PD   0x110482, BIT5

#define GPIO136_PAD  PAD_GPIO14
#define GPIO136_NAME "PAD_GPIO14"
#define GPIO136_OEN  0x110484, BIT2
#define GPIO136_OUT  0x110484, BIT1
#define GPIO136_IN   0x110484, BIT0
#define GPIO136_DRV  0x110484, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO136_PU   0x110484, BIT4
#define GPIO136_PD   0x110484, BIT5

#define GPIO137_PAD  PAD_GPIO15
#define GPIO137_NAME "PAD_GPIO15"
#define GPIO137_OEN  0x110486, BIT2
#define GPIO137_OUT  0x110486, BIT1
#define GPIO137_IN   0x110486, BIT0
#define GPIO137_DRV  0x110486, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO137_PU   0x110486, BIT4
#define GPIO137_PD   0x110486, BIT5

#define GPIO138_PAD  PAD_GPIO16
#define GPIO138_NAME "PAD_GPIO16"
#define GPIO138_OEN  0x110488, BIT2
#define GPIO138_OUT  0x110488, BIT1
#define GPIO138_IN   0x110488, BIT0
#define GPIO138_DRV  0x110488, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO138_PU   0x110488, BIT4
#define GPIO138_PD   0x110488, BIT5

#define GPIO139_PAD  PAD_GPIO17
#define GPIO139_NAME "PAD_GPIO17"
#define GPIO139_OEN  0x11048A, BIT2
#define GPIO139_OUT  0x11048A, BIT1
#define GPIO139_IN   0x11048A, BIT0
#define GPIO139_DRV  0x11048A, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO139_PU   0x11048A, BIT4
#define GPIO139_PD   0x11048A, BIT5

#define GPIO140_PAD  PAD_SD1_GPIO0
#define GPIO140_NAME "PAD_SD1_GPIO0"
#define GPIO140_OEN  0x11048C, BIT2
#define GPIO140_OUT  0x11048C, BIT1
#define GPIO140_IN   0x11048C, BIT0
#define GPIO140_DRV  0x11048C, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO140_PU   0x11048C, BIT4
#define GPIO140_PD   0x11048C, BIT5

#define GPIO141_PAD  PAD_SD1_GPIO1
#define GPIO141_NAME "PAD_SD1_GPIO1"
#define GPIO141_OEN  0x11048E, BIT2
#define GPIO141_OUT  0x11048E, BIT1
#define GPIO141_IN   0x11048E, BIT0
#define GPIO141_DRV  0x11048E, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO141_PU   0x11048E, BIT4
#define GPIO141_PD   0x11048E, BIT5

#define GPIO142_PAD  PAD_SD1_CDZ
#define GPIO142_NAME "PAD_SD1_CDZ"
#define GPIO142_OEN  0x110490, BIT2
#define GPIO142_OUT  0x110490, BIT1
#define GPIO142_IN   0x110490, BIT0
#define GPIO142_DRV  0x110490, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO142_PU   0x110490, BIT4
#define GPIO142_PD   0x110490, BIT5

#define GPIO143_PAD  PAD_SD1_D1
#define GPIO143_NAME "PAD_SD1_D1"
#define GPIO143_OEN  0x110492, BIT2
#define GPIO143_OUT  0x110492, BIT1
#define GPIO143_IN   0x110492, BIT0
#define GPIO143_DRV  0x110492, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO143_PU   0x110492, BIT4
#define GPIO143_PD   0x110492, BIT5

#define GPIO144_PAD  PAD_SD1_D0
#define GPIO144_NAME "PAD_SD1_D0"
#define GPIO144_OEN  0x110494, BIT2
#define GPIO144_OUT  0x110494, BIT1
#define GPIO144_IN   0x110494, BIT0
#define GPIO144_DRV  0x110494, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO144_PU   0x110494, BIT4
#define GPIO144_PD   0x110494, BIT5

#define GPIO145_PAD  PAD_SD1_CLK
#define GPIO145_NAME "PAD_SD1_CLK"
#define GPIO145_OEN  0x110496, BIT2
#define GPIO145_OUT  0x110496, BIT1
#define GPIO145_IN   0x110496, BIT0
#define GPIO145_DRV  0x110496, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO145_PU   0x110496, BIT4
#define GPIO145_PD   0x110496, BIT5

#define GPIO146_PAD  PAD_SD1_CMD
#define GPIO146_NAME "PAD_SD1_CMD"
#define GPIO146_OEN  0x110498, BIT2
#define GPIO146_OUT  0x110498, BIT1
#define GPIO146_IN   0x110498, BIT0
#define GPIO146_DRV  0x110498, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO146_PU   0x110498, BIT4
#define GPIO146_PD   0x110498, BIT5

#define GPIO147_PAD  PAD_SD1_D3
#define GPIO147_NAME "PAD_SD1_D3"
#define GPIO147_OEN  0x11049A, BIT2
#define GPIO147_OUT  0x11049A, BIT1
#define GPIO147_IN   0x11049A, BIT0
#define GPIO147_DRV  0x11049A, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO147_PU   0x11049A, BIT4
#define GPIO147_PD   0x11049A, BIT5

#define GPIO148_PAD  PAD_SD1_D2
#define GPIO148_NAME "PAD_SD1_D2"
#define GPIO148_OEN  0x11049C, BIT2
#define GPIO148_OUT  0x11049C, BIT1
#define GPIO148_IN   0x11049C, BIT0
#define GPIO148_DRV  0x11049C, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO148_PU   0x11049C, BIT4
#define GPIO148_PD   0x11049C, BIT5

#define GPIO149_PAD  PAD_EMMC_D0
#define GPIO149_NAME "PAD_EMMC_D0"
#define GPIO149_OEN  0x11049E, BIT2
#define GPIO149_OUT  0x11049E, BIT1
#define GPIO149_IN   0x11049E, BIT0
#define GPIO149_DRV  0x11049E, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO149_PU   0x11049E, BIT4
#define GPIO149_PD   0x11049E, BIT5

#define GPIO150_PAD  PAD_EMMC_D1
#define GPIO150_NAME "PAD_EMMC_D1"
#define GPIO150_OEN  0x1104A0, BIT2
#define GPIO150_OUT  0x1104A0, BIT1
#define GPIO150_IN   0x1104A0, BIT0
#define GPIO150_DRV  0x1104A0, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO150_PU   0x1104A0, BIT4
#define GPIO150_PD   0x1104A0, BIT5

#define GPIO151_PAD  PAD_EMMC_D2
#define GPIO151_NAME "PAD_EMMC_D2"
#define GPIO151_OEN  0x1104A2, BIT2
#define GPIO151_OUT  0x1104A2, BIT1
#define GPIO151_IN   0x1104A2, BIT0
#define GPIO151_DRV  0x1104A2, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO151_PU   0x1104A2, BIT4
#define GPIO151_PD   0x1104A2, BIT5

#define GPIO152_PAD  PAD_EMMC_D3
#define GPIO152_NAME "PAD_EMMC_D3"
#define GPIO152_OEN  0x1104A4, BIT2
#define GPIO152_OUT  0x1104A4, BIT1
#define GPIO152_IN   0x1104A4, BIT0
#define GPIO152_DRV  0x1104A4, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO152_PU   0x1104A4, BIT4
#define GPIO152_PD   0x1104A4, BIT5

#define GPIO153_PAD  PAD_EMMC_D4
#define GPIO153_NAME "PAD_EMMC_D4"
#define GPIO153_OEN  0x1104A6, BIT2
#define GPIO153_OUT  0x1104A6, BIT1
#define GPIO153_IN   0x1104A6, BIT0
#define GPIO153_DRV  0x1104A6, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO153_PU   0x1104A6, BIT4
#define GPIO153_PD   0x1104A6, BIT5

#define GPIO154_PAD  PAD_EMMC_D5
#define GPIO154_NAME "PAD_EMMC_D5"
#define GPIO154_OEN  0x1104A8, BIT2
#define GPIO154_OUT  0x1104A8, BIT1
#define GPIO154_IN   0x1104A8, BIT0
#define GPIO154_DRV  0x1104A8, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO154_PU   0x1104A8, BIT4
#define GPIO154_PD   0x1104A8, BIT5

#define GPIO155_PAD  PAD_EMMC_D6
#define GPIO155_NAME "PAD_EMMC_D6"
#define GPIO155_OEN  0x1104AA, BIT2
#define GPIO155_OUT  0x1104AA, BIT1
#define GPIO155_IN   0x1104AA, BIT0
#define GPIO155_DRV  0x1104AA, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO155_PU   0x1104AA, BIT4
#define GPIO155_PD   0x1104AA, BIT5

#define GPIO156_PAD  PAD_EMMC_D7
#define GPIO156_NAME "PAD_EMMC_D7"
#define GPIO156_OEN  0x1104AC, BIT2
#define GPIO156_OUT  0x1104AC, BIT1
#define GPIO156_IN   0x1104AC, BIT0
#define GPIO156_DRV  0x1104AC, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO156_PU   0x1104AC, BIT4
#define GPIO156_PD   0x1104AC, BIT5

#define GPIO157_PAD  PAD_EMMC_CLK
#define GPIO157_NAME "PAD_EMMC_CLK"
#define GPIO157_OEN  0x1104AE, BIT2
#define GPIO157_OUT  0x1104AE, BIT1
#define GPIO157_IN   0x1104AE, BIT0
#define GPIO157_DRV  0x1104AE, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO157_PU   0x1104AE, BIT4
#define GPIO157_PD   0x1104AE, BIT5

#define GPIO158_PAD  PAD_EMMC_CMD
#define GPIO158_NAME "PAD_EMMC_CMD"
#define GPIO158_OEN  0x1104B0, BIT2
#define GPIO158_OUT  0x1104B0, BIT1
#define GPIO158_IN   0x1104B0, BIT0
#define GPIO158_DRV  0x1104B0, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO158_PU   0x1104B0, BIT4
#define GPIO158_PD   0x1104B0, BIT5

#define GPIO159_PAD  PAD_EMMC_RST
#define GPIO159_NAME "PAD_EMMC_RST"
#define GPIO159_OEN  0x1104B2, BIT2
#define GPIO159_OUT  0x1104B2, BIT1
#define GPIO159_IN   0x1104B2, BIT0
#define GPIO159_DRV  0x1104B2, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO159_PU   0x1104B2, BIT4
#define GPIO159_PD   0x1104B2, BIT5

#define GPIO160_PAD  PAD_RGMII0_TXCLK
#define GPIO160_NAME "PAD_RGMII0_TXCLK"
#define GPIO160_OEN  0x1104B4, BIT2
#define GPIO160_OUT  0x1104B4, BIT1
#define GPIO160_IN   0x1104B4, BIT0
#define GPIO160_DRV  0x1104B4, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO160_PU   0x1104B4, BIT4
#define GPIO160_PD   0x1104B4, BIT5

#define GPIO161_PAD  PAD_RGMII0_TXD0
#define GPIO161_NAME "PAD_RGMII0_TXD0"
#define GPIO161_OEN  0x1104B6, BIT2
#define GPIO161_OUT  0x1104B6, BIT1
#define GPIO161_IN   0x1104B6, BIT0
#define GPIO161_DRV  0x1104B6, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO161_PU   0x1104B6, BIT4
#define GPIO161_PD   0x1104B6, BIT5

#define GPIO162_PAD  PAD_RGMII0_TXD1
#define GPIO162_NAME "PAD_RGMII0_TXD1"
#define GPIO162_OEN  0x1104B8, BIT2
#define GPIO162_OUT  0x1104B8, BIT1
#define GPIO162_IN   0x1104B8, BIT0
#define GPIO162_DRV  0x1104B8, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO162_PU   0x1104B8, BIT4
#define GPIO162_PD   0x1104B8, BIT5

#define GPIO163_PAD  PAD_RGMII0_TXD2
#define GPIO163_NAME "PAD_RGMII0_TXD2"
#define GPIO163_OEN  0x1104BA, BIT2
#define GPIO163_OUT  0x1104BA, BIT1
#define GPIO163_IN   0x1104BA, BIT0
#define GPIO163_DRV  0x1104BA, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO163_PU   0x1104BA, BIT4
#define GPIO163_PD   0x1104BA, BIT5

#define GPIO164_PAD  PAD_RGMII0_TXD3
#define GPIO164_NAME "PAD_RGMII0_TXD3"
#define GPIO164_OEN  0x1104BC, BIT2
#define GPIO164_OUT  0x1104BC, BIT1
#define GPIO164_IN   0x1104BC, BIT0
#define GPIO164_DRV  0x1104BC, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO164_PU   0x1104BC, BIT4
#define GPIO164_PD   0x1104BC, BIT5

#define GPIO165_PAD  PAD_RGMII0_TXCTL
#define GPIO165_NAME "PAD_RGMII0_TXCTL"
#define GPIO165_OEN  0x1104BE, BIT2
#define GPIO165_OUT  0x1104BE, BIT1
#define GPIO165_IN   0x1104BE, BIT0
#define GPIO165_DRV  0x1104BE, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO165_PU   0x1104BE, BIT4
#define GPIO165_PD   0x1104BE, BIT5

#define GPIO166_PAD  PAD_RGMII0_RXCLK
#define GPIO166_NAME "PAD_RGMII0_RXCLK"
#define GPIO166_OEN  0x1104C0, BIT2
#define GPIO166_OUT  0x1104C0, BIT1
#define GPIO166_IN   0x1104C0, BIT0
#define GPIO166_DRV  0x1104C0, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO166_PU   0x1104C0, BIT4
#define GPIO166_PD   0x1104C0, BIT5

#define GPIO167_PAD  PAD_RGMII0_RXD0
#define GPIO167_NAME "PAD_RGMII0_RXD0"
#define GPIO167_OEN  0x1104C2, BIT2
#define GPIO167_OUT  0x1104C2, BIT1
#define GPIO167_IN   0x1104C2, BIT0
#define GPIO167_DRV  0x1104C2, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO167_PU   0x1104C2, BIT4
#define GPIO167_PD   0x1104C2, BIT5

#define GPIO168_PAD  PAD_RGMII0_RXD1
#define GPIO168_NAME "PAD_RGMII0_RXD1"
#define GPIO168_OEN  0x1104C4, BIT2
#define GPIO168_OUT  0x1104C4, BIT1
#define GPIO168_IN   0x1104C4, BIT0
#define GPIO168_DRV  0x1104C4, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO168_PU   0x1104C4, BIT4
#define GPIO168_PD   0x1104C4, BIT5

#define GPIO169_PAD  PAD_RGMII0_RXD2
#define GPIO169_NAME "PAD_RGMII0_RXD2"
#define GPIO169_OEN  0x1104C6, BIT2
#define GPIO169_OUT  0x1104C6, BIT1
#define GPIO169_IN   0x1104C6, BIT0
#define GPIO169_DRV  0x1104C6, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO169_PU   0x1104C6, BIT4
#define GPIO169_PD   0x1104C6, BIT5

#define GPIO170_PAD  PAD_RGMII0_RXD3
#define GPIO170_NAME "PAD_RGMII0_RXD3"
#define GPIO170_OEN  0x1104C8, BIT2
#define GPIO170_OUT  0x1104C8, BIT1
#define GPIO170_IN   0x1104C8, BIT0
#define GPIO170_DRV  0x1104C8, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO170_PU   0x1104C8, BIT4
#define GPIO170_PD   0x1104C8, BIT5

#define GPIO171_PAD  PAD_RGMII0_RXCTL
#define GPIO171_NAME "PAD_RGMII0_RXCTL"
#define GPIO171_OEN  0x1104CA, BIT2
#define GPIO171_OUT  0x1104CA, BIT1
#define GPIO171_IN   0x1104CA, BIT0
#define GPIO171_DRV  0x1104CA, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO171_PU   0x1104CA, BIT4
#define GPIO171_PD   0x1104CA, BIT5

#define GPIO172_PAD  PAD_RGMII0_IO0
#define GPIO172_NAME "PAD_RGMII0_IO0"
#define GPIO172_OEN  0x1104CC, BIT2
#define GPIO172_OUT  0x1104CC, BIT1
#define GPIO172_IN   0x1104CC, BIT0
#define GPIO172_DRV  0x1104CC, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO172_PU   0x1104CC, BIT4
#define GPIO172_PD   0x1104CC, BIT5

#define GPIO173_PAD  PAD_RGMII0_IO1
#define GPIO173_NAME "PAD_RGMII0_IO1"
#define GPIO173_OEN  0x1104CE, BIT2
#define GPIO173_OUT  0x1104CE, BIT1
#define GPIO173_IN   0x1104CE, BIT0
#define GPIO173_DRV  0x1104CE, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO173_PU   0x1104CE, BIT4
#define GPIO173_PD   0x1104CE, BIT5

#define GPIO174_PAD  PAD_RGMII0_MDC
#define GPIO174_NAME "PAD_RGMII0_MDC"
#define GPIO174_OEN  0x1104D0, BIT2
#define GPIO174_OUT  0x1104D0, BIT1
#define GPIO174_IN   0x1104D0, BIT0
#define GPIO174_DRV  0x1104D0, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO174_PU   0x1104D0, BIT4
#define GPIO174_PD   0x1104D0, BIT5

#define GPIO175_PAD  PAD_RGMII0_MDIO
#define GPIO175_NAME "PAD_RGMII0_MDIO"
#define GPIO175_OEN  0x1104D2, BIT2
#define GPIO175_OUT  0x1104D2, BIT1
#define GPIO175_IN   0x1104D2, BIT0
#define GPIO175_DRV  0x1104D2, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO175_PU   0x1104D2, BIT4
#define GPIO175_PD   0x1104D2, BIT5

#define GPIO176_PAD  PAD_RGMII1_TXCLK
#define GPIO176_NAME "PAD_RGMII1_TXCLK"
#define GPIO176_OEN  0x1104D4, BIT2
#define GPIO176_OUT  0x1104D4, BIT1
#define GPIO176_IN   0x1104D4, BIT0
#define GPIO176_DRV  0x1104D4, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO176_PU   0x1104D4, BIT4
#define GPIO176_PD   0x1104D4, BIT5

#define GPIO177_PAD  PAD_RGMII1_TXD0
#define GPIO177_NAME "PAD_RGMII1_TXD0"
#define GPIO177_OEN  0x1104D6, BIT2
#define GPIO177_OUT  0x1104D6, BIT1
#define GPIO177_IN   0x1104D6, BIT0
#define GPIO177_DRV  0x1104D6, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO177_PU   0x1104D6, BIT4
#define GPIO177_PD   0x1104D6, BIT5

#define GPIO178_PAD  PAD_RGMII1_TXD1
#define GPIO178_NAME "PAD_RGMII1_TXD1"
#define GPIO178_OEN  0x1104D8, BIT2
#define GPIO178_OUT  0x1104D8, BIT1
#define GPIO178_IN   0x1104D8, BIT0
#define GPIO178_DRV  0x1104D8, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO178_PU   0x1104D8, BIT4
#define GPIO178_PD   0x1104D8, BIT5

#define GPIO179_PAD  PAD_RGMII1_TXD2
#define GPIO179_NAME "PAD_RGMII1_TXD2"
#define GPIO179_OEN  0x1104DA, BIT2
#define GPIO179_OUT  0x1104DA, BIT1
#define GPIO179_IN   0x1104DA, BIT0
#define GPIO179_DRV  0x1104DA, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO179_PU   0x1104DA, BIT4
#define GPIO179_PD   0x1104DA, BIT5

#define GPIO180_PAD  PAD_RGMII1_TXD3
#define GPIO180_NAME "PAD_RGMII1_TXD3"
#define GPIO180_OEN  0x1104DC, BIT2
#define GPIO180_OUT  0x1104DC, BIT1
#define GPIO180_IN   0x1104DC, BIT0
#define GPIO180_DRV  0x1104DC, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO180_PU   0x1104DC, BIT4
#define GPIO180_PD   0x1104DC, BIT5

#define GPIO181_PAD  PAD_RGMII1_TXCTL
#define GPIO181_NAME "PAD_RGMII1_TXCTL"
#define GPIO181_OEN  0x1104DE, BIT2
#define GPIO181_OUT  0x1104DE, BIT1
#define GPIO181_IN   0x1104DE, BIT0
#define GPIO181_DRV  0x1104DE, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO181_PU   0x1104DE, BIT4
#define GPIO181_PD   0x1104DE, BIT5

#define GPIO182_PAD  PAD_RGMII1_RXCLK
#define GPIO182_NAME "PAD_RGMII1_RXCLK"
#define GPIO182_OEN  0x1104E0, BIT2
#define GPIO182_OUT  0x1104E0, BIT1
#define GPIO182_IN   0x1104E0, BIT0
#define GPIO182_DRV  0x1104E0, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO182_PU   0x1104E0, BIT4
#define GPIO182_PD   0x1104E0, BIT5

#define GPIO183_PAD  PAD_RGMII1_RXD0
#define GPIO183_NAME "PAD_RGMII1_RXD0"
#define GPIO183_OEN  0x1104E2, BIT2
#define GPIO183_OUT  0x1104E2, BIT1
#define GPIO183_IN   0x1104E2, BIT0
#define GPIO183_DRV  0x1104E2, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO183_PU   0x1104E2, BIT4
#define GPIO183_PD   0x1104E2, BIT5

#define GPIO184_PAD  PAD_RGMII1_RXD1
#define GPIO184_NAME "PAD_RGMII1_RXD1"
#define GPIO184_OEN  0x1104E4, BIT2
#define GPIO184_OUT  0x1104E4, BIT1
#define GPIO184_IN   0x1104E4, BIT0
#define GPIO184_DRV  0x1104E4, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO184_PU   0x1104E4, BIT4
#define GPIO184_PD   0x1104E4, BIT5

#define GPIO185_PAD  PAD_RGMII1_RXD2
#define GPIO185_NAME "PAD_RGMII1_RXD2"
#define GPIO185_OEN  0x1104E6, BIT2
#define GPIO185_OUT  0x1104E6, BIT1
#define GPIO185_IN   0x1104E6, BIT0
#define GPIO185_DRV  0x1104E6, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO185_PU   0x1104E6, BIT4
#define GPIO185_PD   0x1104E6, BIT5

#define GPIO186_PAD  PAD_RGMII1_RXD3
#define GPIO186_NAME "PAD_RGMII1_RXD3"
#define GPIO186_OEN  0x1104E8, BIT2
#define GPIO186_OUT  0x1104E8, BIT1
#define GPIO186_IN   0x1104E8, BIT0
#define GPIO186_DRV  0x1104E8, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO186_PU   0x1104E8, BIT4
#define GPIO186_PD   0x1104E8, BIT5

#define GPIO187_PAD  PAD_RGMII1_RXCTL
#define GPIO187_NAME "PAD_RGMII1_RXCTL"
#define GPIO187_OEN  0x1104EA, BIT2
#define GPIO187_OUT  0x1104EA, BIT1
#define GPIO187_IN   0x1104EA, BIT0
#define GPIO187_DRV  0x1104EA, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO187_PU   0x1104EA, BIT4
#define GPIO187_PD   0x1104EA, BIT5

#define GPIO188_PAD  PAD_RGMII1_IO0
#define GPIO188_NAME "PAD_RGMII1_IO0"
#define GPIO188_OEN  0x1104EC, BIT2
#define GPIO188_OUT  0x1104EC, BIT1
#define GPIO188_IN   0x1104EC, BIT0
#define GPIO188_DRV  0x1104EC, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO188_PU   0x1104EC, BIT4
#define GPIO188_PD   0x1104EC, BIT5

#define GPIO189_PAD  PAD_RGMII1_IO1
#define GPIO189_NAME "PAD_RGMII1_IO1"
#define GPIO189_OEN  0x1104EE, BIT2
#define GPIO189_OUT  0x1104EE, BIT1
#define GPIO189_IN   0x1104EE, BIT0
#define GPIO189_DRV  0x1104EE, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO189_PU   0x1104EE, BIT4
#define GPIO189_PD   0x1104EE, BIT5

#define GPIO190_PAD  PAD_RGMII1_MDC
#define GPIO190_NAME "PAD_RGMII1_MDC"
#define GPIO190_OEN  0x1104F0, BIT2
#define GPIO190_OUT  0x1104F0, BIT1
#define GPIO190_IN   0x1104F0, BIT0
#define GPIO190_DRV  0x1104F0, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO190_PU   0x1104F0, BIT4
#define GPIO190_PD   0x1104F0, BIT5

#define GPIO191_PAD  PAD_RGMII1_MDIO
#define GPIO191_NAME "PAD_RGMII1_MDIO"
#define GPIO191_OEN  0x1104F2, BIT2
#define GPIO191_OUT  0x1104F2, BIT1
#define GPIO191_IN   0x1104F2, BIT0
#define GPIO191_DRV  0x1104F2, BIT7 | BIT8 | BIT9 | BIT10
#define GPIO191_PU   0x1104F2, BIT4
#define GPIO191_PD   0x1104F2, BIT5

#define GPIO192_PAD  PAD_SAR_GPIO0
#define GPIO192_NAME "PAD_SAR_GPIO0"
#define GPIO192_OEN  0x001422, BIT8
#define GPIO192_OUT  0x001424, BIT0
#define GPIO192_IN   0x001424, BIT8
#define GPIO192_DRV  0x000000, BIT0
#define GPIO192_PU   0x000000, BIT0
#define GPIO192_PD   0x000000, BIT0

#define GPIO193_PAD  PAD_SAR_GPIO1
#define GPIO193_NAME "PAD_SAR_GPIO1"
#define GPIO193_OEN  0x001422, BIT9
#define GPIO193_OUT  0x001424, BIT1
#define GPIO193_IN   0x001424, BIT9
#define GPIO193_DRV  0x000000, BIT0
#define GPIO193_PU   0x000000, BIT0
#define GPIO193_PD   0x000000, BIT0

#define GPIO194_PAD  PAD_SAR_GPIO2
#define GPIO194_NAME "PAD_SAR_GPIO2"
#define GPIO194_OEN  0x001422, BIT10
#define GPIO194_OUT  0x001424, BIT2
#define GPIO194_IN   0x001424, BIT10
#define GPIO194_DRV  0x000000, BIT0
#define GPIO194_PU   0x000000, BIT0
#define GPIO194_PD   0x000000, BIT0

#define GPIO195_PAD  PAD_SAR_GPIO3
#define GPIO195_NAME "PAD_SAR_GPIO3"
#define GPIO195_OEN  0x001422, BIT11
#define GPIO195_OUT  0x001424, BIT3
#define GPIO195_IN   0x001424, BIT11
#define GPIO195_DRV  0x000000, BIT0
#define GPIO195_PU   0x000000, BIT0
#define GPIO195_PD   0x000000, BIT0

U64 gChipBaseAddr    = IO_ADDRESS(0x1F203C00);
U64 gPmSleepBaseAddr = IO_ADDRESS(0x1F001C00);
U64 gSarBaseAddr     = IO_ADDRESS(0x1F002800);
U64 gRIUBaseAddr     = IO_ADDRESS(0x1F000000);

#define MHal_CHIPTOP_REG(addr)  (*(volatile U16 *)(unsigned long long)(gChipBaseAddr + (addr << 1)))
#define MHal_PM_SLEEP_REG(addr) (*(volatile U16 *)(unsigned long long)(gPmSleepBaseAddr + (addr << 1)))
#define MHal_SAR_GPIO_REG(addr) (*(volatile U16 *)(unsigned long long)(gSarBaseAddr + (addr << 1)))
#define MHal_RIU_REG(addr)      (*(volatile U16 *)(unsigned long long)(gRIUBaseAddr + (addr << 1)))

#define REG_ALL_PAD_IN 0x24

//-------------------------------------------------------------------------------------------------
//  Local Variables
//-------------------------------------------------------------------------------------------------
static int _pmsleep_to_irq_table[] = {

    INT_PMSLEEP_SAR_GPIO0,
    INT_PMSLEEP_SAR_GPIO1,
    INT_PMSLEEP_SAR_GPIO2,
    INT_PMSLEEP_SAR_GPIO3,

};

static int _gpi_to_irq_table[] = {

    INT_GPI_FIQ_PAD_IRIN,         INT_GPI_FIQ_PAD_UART_RX,      INT_GPI_FIQ_PAD_UART_TX,
    INT_GPI_FIQ_PAD_UART_RX1,     INT_GPI_FIQ_PAD_UART_TX1,     INT_GPI_FIQ_PAD_UART_RX2,
    INT_GPI_FIQ_PAD_UART_TX2,     INT_GPI_FIQ_PAD_UART_RX3,     INT_GPI_FIQ_PAD_UART_TX3,
    INT_GPI_FIQ_PAD_SPI_CZ,       INT_GPI_FIQ_PAD_SPI_DI,       INT_GPI_FIQ_PAD_SPI_WPZ,
    INT_GPI_FIQ_PAD_SPI_DO,       INT_GPI_FIQ_PAD_SPI_CK,       INT_GPI_FIQ_PAD_SPI_HLD,
    INT_GPI_FIQ_PAD_SD0_GPIO1,    INT_GPI_FIQ_PAD_SD0_GPIO0,    INT_GPI_FIQ_PAD_SD0_CDZ,
    INT_GPI_FIQ_PAD_SD0_D1,       INT_GPI_FIQ_PAD_SD0_D0,       INT_GPI_FIQ_PAD_SD0_CLK,
    INT_GPI_FIQ_PAD_SD0_CMD,      INT_GPI_FIQ_PAD_SD0_D3,       INT_GPI_FIQ_PAD_SD0_D2,
    INT_GPI_FIQ_PAD_FUART_RX,     INT_GPI_FIQ_PAD_FUART_TX,     INT_GPI_FIQ_PAD_FUART_CTS,
    INT_GPI_FIQ_PAD_FUART_RTS,    INT_GPI_FIQ_PAD_I2C1_SCL,     INT_GPI_FIQ_PAD_I2C1_SDA,
    INT_GPI_FIQ_PAD_I2C2_SCL,     INT_GPI_FIQ_PAD_I2C2_SDA,     INT_GPI_FIQ_PAD_I2C3_SCL,
    INT_GPI_FIQ_PAD_I2C3_SDA,     INT_GPI_FIQ_PAD_SPI0_DO,      INT_GPI_FIQ_PAD_SPI0_DI,
    INT_GPI_FIQ_PAD_SPI0_CK,      INT_GPI_FIQ_PAD_SPI0_CZ,      INT_GPI_FIQ_PAD_SPI0_CZ1,
    INT_GPI_FIQ_PAD_SPI1_DO,      INT_GPI_FIQ_PAD_SPI1_DI,      INT_GPI_FIQ_PAD_SPI1_CK,
    INT_GPI_FIQ_PAD_SPI1_CZ,      INT_GPI_FIQ_PAD_PWM0,         INT_GPI_FIQ_PAD_PWM1,
    INT_GPI_FIQ_PAD_PWM2,         INT_GPI_FIQ_PAD_PWM3,         INT_GPI_FIQ_PAD_GPIO0,
    INT_GPI_FIQ_PAD_GPIO1,        INT_GPI_FIQ_PAD_GPIO2,        INT_GPI_FIQ_PAD_GPIO3,
    INT_GPI_FIQ_PAD_GPIO4,        INT_GPI_FIQ_PAD_GPIO5,        INT_GPI_FIQ_PAD_GPIO6,
    INT_GPI_FIQ_PAD_GPIO7,        INT_GPI_FIQ_PAD_BT1120_D0,    INT_GPI_FIQ_PAD_BT1120_D1,
    INT_GPI_FIQ_PAD_BT1120_D2,    INT_GPI_FIQ_PAD_BT1120_D3,    INT_GPI_FIQ_PAD_BT1120_D4,
    INT_GPI_FIQ_PAD_BT1120_D5,    INT_GPI_FIQ_PAD_BT1120_D6,    INT_GPI_FIQ_PAD_BT1120_D7,
    INT_GPI_FIQ_PAD_BT1120_CLK,   INT_GPI_FIQ_PAD_BT1120_D8,    INT_GPI_FIQ_PAD_BT1120_D9,
    INT_GPI_FIQ_PAD_BT1120_D10,   INT_GPI_FIQ_PAD_BT1120_D11,   INT_GPI_FIQ_PAD_BT1120_D12,
    INT_GPI_FIQ_PAD_BT1120_D13,   INT_GPI_FIQ_PAD_BT1120_D14,   INT_GPI_FIQ_PAD_BT1120_D15,
    INT_GPI_FIQ_PAD_BT1120_GPIO0, INT_GPI_FIQ_PAD_BT1120_GPIO1, INT_GPI_FIQ_PAD_BT1120_GPIO2,
    INT_GPI_FIQ_PAD_SR_GPIO0,     INT_GPI_FIQ_PAD_SR_GPIO1,     INT_GPI_FIQ_PAD_SR_GPIO2,
    INT_GPI_FIQ_PAD_SR_GPIO3,     INT_GPI_FIQ_PAD_SR_GPIO4,     INT_GPI_FIQ_PAD_SR_GPIO5,
    INT_GPI_FIQ_PAD_SR_GPIO6,     INT_GPI_FIQ_PAD_SR_GPIO7,     INT_GPI_FIQ_PAD_SR_GPIO8,
    INT_GPI_FIQ_PAD_SR_GPIO9,     INT_GPI_FIQ_PAD_SR_I2CM_SCL,  INT_GPI_FIQ_PAD_SR_I2CM_SDA,
    INT_GPI_FIQ_PAD_SR_RST0,      INT_GPI_FIQ_PAD_SR_MCLK0,     INT_GPI_FIQ_PAD_SR_RST1,
    INT_GPI_FIQ_PAD_SR_MCLK1,     INT_GPI_FIQ_PAD_SR_RST2,      INT_GPI_FIQ_PAD_SR_MCLK2,
    INT_GPI_FIQ_PAD_SR_RST3,      INT_GPI_FIQ_PAD_SR_MCLK3,     INT_GPI_FIQ_PAD_SR_RST4,
    INT_GPI_FIQ_PAD_SR_MCLK4,     INT_GPI_FIQ_PAD_SR_RST5,      INT_GPI_FIQ_PAD_SR_MCLK5,
    INT_GPI_FIQ_PAD_SR_RST6,      INT_GPI_FIQ_PAD_SR_MCLK6,     INT_GPI_FIQ_PAD_SR_RST7,
    INT_GPI_FIQ_PAD_SR_MCLK7,     INT_GPI_FIQ_PAD_SR_GPIO10,    INT_GPI_FIQ_PAD_SR_GPIO11,
    INT_GPI_FIQ_PAD_I2S0_RX_BCK,  INT_GPI_FIQ_PAD_I2S0_RX_WCK,  INT_GPI_FIQ_PAD_I2S0_RX_DI,
    INT_GPI_FIQ_PAD_I2S1_RX_BCK,  INT_GPI_FIQ_PAD_I2S1_RX_WCK,  INT_GPI_FIQ_PAD_I2S1_RX_DI,
    INT_GPI_FIQ_PAD_I2S2_RX_BCK,  INT_GPI_FIQ_PAD_I2S2_RX_WCK,  INT_GPI_FIQ_PAD_I2S2_RX_DI,
    INT_GPI_FIQ_PAD_I2S3_RX_BCK,  INT_GPI_FIQ_PAD_I2S3_RX_WCK,  INT_GPI_FIQ_PAD_I2S3_RX_DI,
    INT_GPI_FIQ_PAD_I2S0_TX_BCK,  INT_GPI_FIQ_PAD_I2S0_TX_WCK,  INT_GPI_FIQ_PAD_I2S0_TX_DO,
    INT_GPI_FIQ_PAD_I2S1_TX_BCK,  INT_GPI_FIQ_PAD_I2S1_TX_WCK,  INT_GPI_FIQ_PAD_I2S1_TX_DO,
    INT_GPI_FIQ_PAD_I2S_MCLK0,    INT_GPI_FIQ_PAD_I2S_MCLK1,    INT_GPI_FIQ_PAD_HDMITX_HPD,
    INT_GPI_FIQ_PAD_HDMITX_SDA,   INT_GPI_FIQ_PAD_HDMITX_SCL,   INT_GPI_FIQ_PAD_VSYNC_OUT,
    INT_GPI_FIQ_PAD_HSYNC_OUT,    INT_GPI_FIQ_PAD_GPIO8,        INT_GPI_FIQ_PAD_GPIO9,
    INT_GPI_FIQ_PAD_GPIO10,       INT_GPI_FIQ_PAD_GPIO11,       INT_GPI_FIQ_PAD_GPIO12,
    INT_GPI_FIQ_PAD_GPIO13,       INT_GPI_FIQ_PAD_GPIO14,       INT_GPI_FIQ_PAD_GPIO15,
    INT_GPI_FIQ_PAD_GPIO16,       INT_GPI_FIQ_PAD_GPIO17,       INT_GPI_FIQ_PAD_SD1_GPIO0,
    INT_GPI_FIQ_PAD_SD1_GPIO1,    INT_GPI_FIQ_PAD_SD1_CDZ,      INT_GPI_FIQ_PAD_SD1_D1,
    INT_GPI_FIQ_PAD_SD1_D0,       INT_GPI_FIQ_PAD_SD1_CLK,      INT_GPI_FIQ_PAD_SD1_CMD,
    INT_GPI_FIQ_PAD_SD1_D3,       INT_GPI_FIQ_PAD_SD1_D2,       INT_GPI_FIQ_PAD_EMMC_D0,
    INT_GPI_FIQ_PAD_EMMC_D1,      INT_GPI_FIQ_PAD_EMMC_D2,      INT_GPI_FIQ_PAD_EMMC_D3,
    INT_GPI_FIQ_PAD_EMMC_D4,      INT_GPI_FIQ_PAD_EMMC_D5,      INT_GPI_FIQ_PAD_EMMC_D6,
    INT_GPI_FIQ_PAD_EMMC_D7,      INT_GPI_FIQ_PAD_EMMC_CLK,     INT_GPI_FIQ_PAD_EMMC_CMD,
    INT_GPI_FIQ_PAD_EMMC_RST,     INT_GPI_FIQ_PAD_RGMII0_TXCLK, INT_GPI_FIQ_PAD_RGMII0_TXD0,
    INT_GPI_FIQ_PAD_RGMII0_TXD1,  INT_GPI_FIQ_PAD_RGMII0_TXD2,  INT_GPI_FIQ_PAD_RGMII0_TXD3,
    INT_GPI_FIQ_PAD_RGMII0_TXCTL, INT_GPI_FIQ_PAD_RGMII0_RXCLK, INT_GPI_FIQ_PAD_RGMII0_RXD0,
    INT_GPI_FIQ_PAD_RGMII0_RXD1,  INT_GPI_FIQ_PAD_RGMII0_RXD2,  INT_GPI_FIQ_PAD_RGMII0_RXD3,
    INT_GPI_FIQ_PAD_RGMII0_RXCTL, INT_GPI_FIQ_PAD_RGMII0_IO0,   INT_GPI_FIQ_PAD_RGMII0_IO1,
    INT_GPI_FIQ_PAD_RGMII0_MDC,   INT_GPI_FIQ_PAD_RGMII0_MDIO,  INT_GPI_FIQ_PAD_RGMII1_TXCLK,
    INT_GPI_FIQ_PAD_RGMII1_TXD0,  INT_GPI_FIQ_PAD_RGMII1_TXD1,  INT_GPI_FIQ_PAD_RGMII1_TXD2,
    INT_GPI_FIQ_PAD_RGMII1_TXD3,  INT_GPI_FIQ_PAD_RGMII1_TXCTL, INT_GPI_FIQ_PAD_RGMII1_RXCLK,
    INT_GPI_FIQ_PAD_RGMII1_RXD0,  INT_GPI_FIQ_PAD_RGMII1_RXD1,  INT_GPI_FIQ_PAD_RGMII1_RXD2,
    INT_GPI_FIQ_PAD_RGMII1_RXD3,  INT_GPI_FIQ_PAD_RGMII1_RXCTL, INT_GPI_FIQ_PAD_RGMII1_IO0,
    INT_GPI_FIQ_PAD_RGMII1_IO1,   INT_GPI_FIQ_PAD_RGMII1_MDC,   INT_GPI_FIQ_PAD_RGMII1_MDIO,

};

static const struct gpio_setting
{
    U8  p_name[32];
    U32 r_oen;
    U16 m_oen;
    U32 r_out;
    U16 m_out;
    U32 r_in;
    U16 m_in;
    U32 r_drv;
    U16 m_drv;
    U32 r_pu;
    U16 m_pu;
    U32 r_pd;
    U16 m_pd;
} gpio_table[] = {
#define __GPIO__(_x_)                                                                                        \
    {                                                                                                        \
        CONCAT(CONCAT(GPIO, _x_), _NAME), CONCAT(CONCAT(GPIO, _x_), _OEN), CONCAT(CONCAT(GPIO, _x_), _OUT),  \
            CONCAT(CONCAT(GPIO, _x_), _IN), CONCAT(CONCAT(GPIO, _x_), _DRV), CONCAT(CONCAT(GPIO, _x_), _PU), \
            CONCAT(CONCAT(GPIO, _x_), _PD)                                                                   \
    }
#define __GPIO(_x_) __GPIO__(_x_)

    //
    // !! WARNING !! DO NOT MODIFIY !!!!
    //
    // These defines order must match following
    // 1. the PAD name in GPIO excel
    // 2. the perl script to generate the package header file
    //
    __GPIO(0),   __GPIO(1),   __GPIO(2),   __GPIO(3),   __GPIO(4),   __GPIO(5),   __GPIO(6),   __GPIO(7),   __GPIO(8),
    __GPIO(9),   __GPIO(10),  __GPIO(11),  __GPIO(12),  __GPIO(13),  __GPIO(14),  __GPIO(15),  __GPIO(16),  __GPIO(17),
    __GPIO(18),  __GPIO(19),  __GPIO(20),  __GPIO(21),  __GPIO(22),  __GPIO(23),  __GPIO(24),  __GPIO(25),  __GPIO(26),
    __GPIO(27),  __GPIO(28),  __GPIO(29),  __GPIO(30),  __GPIO(31),  __GPIO(32),  __GPIO(33),  __GPIO(34),  __GPIO(35),
    __GPIO(36),  __GPIO(37),  __GPIO(38),  __GPIO(39),  __GPIO(40),  __GPIO(41),  __GPIO(42),  __GPIO(43),  __GPIO(44),
    __GPIO(45),  __GPIO(46),  __GPIO(47),  __GPIO(48),  __GPIO(49),  __GPIO(50),  __GPIO(51),  __GPIO(52),  __GPIO(53),
    __GPIO(54),  __GPIO(55),  __GPIO(56),  __GPIO(57),  __GPIO(58),  __GPIO(59),  __GPIO(60),  __GPIO(61),  __GPIO(62),
    __GPIO(63),  __GPIO(64),  __GPIO(65),  __GPIO(66),  __GPIO(67),  __GPIO(68),  __GPIO(69),  __GPIO(70),  __GPIO(71),
    __GPIO(72),  __GPIO(73),  __GPIO(74),  __GPIO(75),  __GPIO(76),  __GPIO(77),  __GPIO(78),  __GPIO(79),  __GPIO(80),
    __GPIO(81),  __GPIO(82),  __GPIO(83),  __GPIO(84),  __GPIO(85),  __GPIO(86),  __GPIO(87),  __GPIO(88),  __GPIO(89),
    __GPIO(90),  __GPIO(91),  __GPIO(92),  __GPIO(93),  __GPIO(94),  __GPIO(95),  __GPIO(96),  __GPIO(97),  __GPIO(98),
    __GPIO(99),  __GPIO(100), __GPIO(101), __GPIO(102), __GPIO(103), __GPIO(104), __GPIO(105), __GPIO(106), __GPIO(107),
    __GPIO(108), __GPIO(109), __GPIO(110), __GPIO(111), __GPIO(112), __GPIO(113), __GPIO(114), __GPIO(115), __GPIO(116),
    __GPIO(117), __GPIO(118), __GPIO(119), __GPIO(120), __GPIO(121), __GPIO(122), __GPIO(123), __GPIO(124), __GPIO(125),
    __GPIO(126), __GPIO(127), __GPIO(128), __GPIO(129), __GPIO(130), __GPIO(131), __GPIO(132), __GPIO(133), __GPIO(134),
    __GPIO(135), __GPIO(136), __GPIO(137), __GPIO(138), __GPIO(139), __GPIO(140), __GPIO(141), __GPIO(142), __GPIO(143),
    __GPIO(144), __GPIO(145), __GPIO(146), __GPIO(147), __GPIO(148), __GPIO(149), __GPIO(150), __GPIO(151), __GPIO(152),
    __GPIO(153), __GPIO(154), __GPIO(155), __GPIO(156), __GPIO(157), __GPIO(158), __GPIO(159), __GPIO(160), __GPIO(161),
    __GPIO(162), __GPIO(163), __GPIO(164), __GPIO(165), __GPIO(166), __GPIO(167), __GPIO(168), __GPIO(169), __GPIO(170),
    __GPIO(171), __GPIO(172), __GPIO(173), __GPIO(174), __GPIO(175), __GPIO(176), __GPIO(177), __GPIO(178), __GPIO(179),
    __GPIO(180), __GPIO(181), __GPIO(182), __GPIO(183), __GPIO(184), __GPIO(185), __GPIO(186), __GPIO(187), __GPIO(188),
    __GPIO(189), __GPIO(190), __GPIO(191), __GPIO(192), __GPIO(193), __GPIO(194), __GPIO(195),
};

//-------------------------------------------------------------------------------------------------
//  Global Functions
//-------------------------------------------------------------------------------------------------

void MHal_GPIO_Init(void)
{
    MHal_CHIPTOP_REG(REG_ALL_PAD_IN) &= ~(BIT0 | BIT1);
    HalGPIOSetVol(Group4, 1);
    HalGPIOSetVol(Group5, 1);
}

void MHal_GPIO_Pad_Set(U8 u8IndexGPIO)
{
    HalPadSetVal(u8IndexGPIO, PINMUX_FOR_GPIO_MODE);
}

U8 MHal_GPIO_PadGroupMode_Set(U32 u32PadMode)
{
    return HalPadSetMode(u32PadMode);
}

U8 MHal_GPIO_PadVal_Set(U8 u8IndexGPIO, U32 u32PadMode)
{
    return HalPadSetVal((U32)u8IndexGPIO, u32PadMode);
}

U8 MHal_GPIO_PadVal_Get(U8 u8IndexGPIO, U32 *u32PadMode)
{
    return HalPadGetVal((U32)u8IndexGPIO, u32PadMode);
}

void MHal_GPIO_VolVal_Set(U8 u8Group, U32 u32Mode)
{
    HalGPIOSetVol((U32)u8Group, u32Mode);
}

U8 MHal_GPIO_PadVal_Check(U8 u8IndexGPIO, U32 u32PadMode)
{
    return HalPadCheckVal((U32)u8IndexGPIO, u32PadMode);
}

U8 MHal_GPIO_Pad_Oen(U8 u8IndexGPIO)
{
    U32 u32PadMode;
    if (u8IndexGPIO >= GPIO_NR)
    {
        return 1;
    }
    HalPadGetVal(u8IndexGPIO, &u32PadMode);
    if (u32PadMode == PINMUX_FOR_GPIO_MODE)
    {
        MHal_RIU_REG(gpio_table[u8IndexGPIO].r_oen) &= (~gpio_table[u8IndexGPIO].m_oen);
        return 0;
    }
    else
    {
        GPIO_ERR("GPIO[%d] not in GPIO MODE\n", u8IndexGPIO);
        return 1;
    }
}

U8 MHal_GPIO_Pad_Odn(U8 u8IndexGPIO)
{
    U32 u32PadMode;
    if (u8IndexGPIO >= GPIO_NR)
    {
        return 1;
    }
    HalPadGetVal(u8IndexGPIO, &u32PadMode);
    if (u32PadMode == PINMUX_FOR_GPIO_MODE)
    {
        MHal_RIU_REG(gpio_table[u8IndexGPIO].r_oen) |= gpio_table[u8IndexGPIO].m_oen;
        return 0;
    }
    else
    {
        GPIO_ERR("GPIO[%d] not in GPIO MODE\n", u8IndexGPIO);
        return 1;
    }
}

U8 MHal_GPIO_Pad_Level(U8 u8IndexGPIO, U8 *u8PadLevel)
{
    U32 u32PadMode;
    if (u8IndexGPIO >= GPIO_NR)
    {
        return 1;
    }
    HalPadGetVal(u8IndexGPIO, &u32PadMode);
    if (u32PadMode == PINMUX_FOR_GPIO_MODE)
    {
        *u8PadLevel = ((MHal_RIU_REG(gpio_table[u8IndexGPIO].r_in) & gpio_table[u8IndexGPIO].m_in) ? 1 : 0);
        return 0;
    }
    else
    {
        GPIO_ERR("GPIO[%d] not in GPIO MODE\n", u8IndexGPIO);
        return 1;
    }
}

U8 MHal_GPIO_Pad_InOut(U8 u8IndexGPIO, U8 *u8PadInOut)
{
    U32 u32PadMode;
    if (u8IndexGPIO >= GPIO_NR)
    {
        return 1;
    }
    HalPadGetVal(u8IndexGPIO, &u32PadMode);
    if (u32PadMode == PINMUX_FOR_GPIO_MODE)
    {
        *u8PadInOut = ((MHal_RIU_REG(gpio_table[u8IndexGPIO].r_oen) & gpio_table[u8IndexGPIO].m_oen) ? 1 : 0);
        return 0;
    }
    else
    {
        GPIO_ERR("GPIO[%d] not in GPIO MODE\n", u8IndexGPIO);
        return 1;
    }
}

U8 MHal_GPIO_Pull_High(U8 u8IndexGPIO)
{
    U32 u32PadMode;
    if (u8IndexGPIO >= GPIO_NR)
    {
        return 1;
    }
    HalPadGetVal(u8IndexGPIO, &u32PadMode);
    if (u32PadMode == PINMUX_FOR_GPIO_MODE)
    {
        MHal_RIU_REG(gpio_table[u8IndexGPIO].r_out) |= gpio_table[u8IndexGPIO].m_out;
        return 0;
    }
    else
    {
        GPIO_ERR("GPIO[%d] not in GPIO MODE\n", u8IndexGPIO);
        return 1;
    }
}

U8 MHal_GPIO_Pull_Low(U8 u8IndexGPIO)
{
    U32 u32PadMode;
    if (u8IndexGPIO >= GPIO_NR)
    {
        return 1;
    }
    HalPadGetVal(u8IndexGPIO, &u32PadMode);
    if (u32PadMode == PINMUX_FOR_GPIO_MODE)
    {
        MHal_RIU_REG(gpio_table[u8IndexGPIO].r_out) &= (~gpio_table[u8IndexGPIO].m_out);
        return 0;
    }
    else
    {
        GPIO_ERR("GPIO[%d] not in GPIO MODE\n", u8IndexGPIO);
        return 1;
    }
}

U8 MHal_GPIO_Pull_Up(U8 u8IndexGPIO)
{
    if (u8IndexGPIO >= GPIO_NR)
    {
        return 1;
    }
    else if (gpio_table[u8IndexGPIO].r_pu)
    {
        MHal_RIU_REG(gpio_table[u8IndexGPIO].r_pu) |= gpio_table[u8IndexGPIO].m_pu;
        if (gpio_table[u8IndexGPIO].r_pd)
        {
            MHal_RIU_REG(gpio_table[u8IndexGPIO].r_pd) &= ~gpio_table[u8IndexGPIO].m_pd;
        }
    }
    else
    {
        return 1; // no support pull up
    }
    return 0;
}

U8 MHal_GPIO_Pull_Down(U8 u8IndexGPIO)
{
    if (u8IndexGPIO >= GPIO_NR)
    {
        return 1;
    }
    else if (gpio_table[u8IndexGPIO].r_pu)
    {
        MHal_RIU_REG(gpio_table[u8IndexGPIO].r_pu) &= ~gpio_table[u8IndexGPIO].m_pu;
        if (gpio_table[u8IndexGPIO].r_pd)
        {
            MHal_RIU_REG(gpio_table[u8IndexGPIO].r_pd) |= gpio_table[u8IndexGPIO].m_pd;
        }
    }
    else
    {
        return 1; // no support pull down
    }
    return 0;
}

U8 MHal_GPIO_Pull_Off(U8 u8IndexGPIO)
{
    if (u8IndexGPIO >= GPIO_NR)
    {
        return 1;
    }
    else if (gpio_table[u8IndexGPIO].r_pu)
    {
        MHal_RIU_REG(gpio_table[u8IndexGPIO].r_pu) &= ~gpio_table[u8IndexGPIO].m_pu;
        if (gpio_table[u8IndexGPIO].r_pd)
        {
            MHal_RIU_REG(gpio_table[u8IndexGPIO].r_pd) &= ~gpio_table[u8IndexGPIO].m_pd;
        }
    }
    else
    {
        return 1; // no support pull enable
    }
    return 0;
}

U8 MHal_GPIO_Pull_status(U8 u8IndexGPIO, U8 *u8PullStatus)
{
    if (u8IndexGPIO >= GPIO_NR)
    {
        return 1;
    }
    else if (gpio_table[u8IndexGPIO].r_pu)
    {
        if (MHal_RIU_REG(gpio_table[u8IndexGPIO].r_pu) & gpio_table[u8IndexGPIO].m_pu)
        {
            if (!(MHal_RIU_REG(gpio_table[u8IndexGPIO].r_pd) & gpio_table[u8IndexGPIO].m_pd))
            {
                *u8PullStatus = MHAL_PULL_UP;
            }
        }
        if (!(MHal_RIU_REG(gpio_table[u8IndexGPIO].r_pu) & gpio_table[u8IndexGPIO].m_pu))
        {
            if (MHal_RIU_REG(gpio_table[u8IndexGPIO].r_pd) & gpio_table[u8IndexGPIO].m_pd)
            {
                *u8PullStatus = MHAL_PULL_DOWN;
            }
        }
        if (!(MHal_RIU_REG(gpio_table[u8IndexGPIO].r_pu) & gpio_table[u8IndexGPIO].m_pu))
        {
            if (!(MHal_RIU_REG(gpio_table[u8IndexGPIO].r_pd) & gpio_table[u8IndexGPIO].m_pd))
            {
                *u8PullStatus = MHAL_PULL_OFF;
            }
        }
    }
    else
    {
        return 1;
    }
    return 0;
}

U8 MHal_GPIO_Set_High(U8 u8IndexGPIO)
{
    U32 u32PadMode;
    if (u8IndexGPIO >= GPIO_NR)
    {
        return 1;
    }
    HalPadGetVal(u8IndexGPIO, &u32PadMode);
    if (u32PadMode == PINMUX_FOR_GPIO_MODE)
    {
        MHal_RIU_REG(gpio_table[u8IndexGPIO].r_oen) &= (~gpio_table[u8IndexGPIO].m_oen);
        MHal_RIU_REG(gpio_table[u8IndexGPIO].r_out) |= gpio_table[u8IndexGPIO].m_out;
        return 0;
    }
    else
    {
        GPIO_ERR("GPIO[%d] not in GPIO MODE\n", u8IndexGPIO);
        return 1;
    }
}

U8 MHal_GPIO_Set_Low(U8 u8IndexGPIO)
{
    U32 u32PadMode;
    if (u8IndexGPIO >= GPIO_NR)
    {
        return 1;
    }
    HalPadGetVal(u8IndexGPIO, &u32PadMode);
    if (u32PadMode == PINMUX_FOR_GPIO_MODE)
    {
        MHal_RIU_REG(gpio_table[u8IndexGPIO].r_oen) &= (~gpio_table[u8IndexGPIO].m_oen);
        MHal_RIU_REG(gpio_table[u8IndexGPIO].r_out) &= (~gpio_table[u8IndexGPIO].m_out);
        return 0;
    }
    else
    {
        GPIO_ERR("GPIO[%d] not in GPIO MODE\n", u8IndexGPIO);
        return 1;
    }
}

U8 MHal_GPIO_Drv_Set(U8 u8IndexGPIO, U8 u8Level)
{
    U8  u8Lsb   = 0;
    U16 u16Mask = 0;
    U8  i;
    U16 Level_Bit, Pad_Bit;
    U32 Addr_sd;
    if (u8IndexGPIO >= GPIO_NR)
    {
        return 1;
    }
    else if (gpio_table[u8IndexGPIO].r_drv)
    {
        u16Mask = gpio_table[u8IndexGPIO].m_drv;

        if (!u16Mask)
        {
            return 1;
        }

        // Calculate LSB by dichotomy
        if ((u16Mask & 0xFF) == 0)
        {
            u16Mask >>= 8;
            u8Lsb += 8;
        }
        if ((u16Mask & 0xF) == 0)
        {
            u16Mask >>= 4;
            u8Lsb += 4;
        }
        if ((u16Mask & 0x3) == 0)
        {
            u16Mask >>= 2;
            u8Lsb += 2;
        }
        if ((u16Mask & 0x1) == 0)
        {
            u8Lsb += 1;
        }

        if (u8Level > (gpio_table[u8IndexGPIO].m_drv >> u8Lsb))
        {
            return 1;
        }
        MHal_RIU_REG(gpio_table[u8IndexGPIO].r_drv) &= ~gpio_table[u8IndexGPIO].m_drv;
        MHal_RIU_REG(gpio_table[u8IndexGPIO].r_drv) |= ((u8Level << u8Lsb) & gpio_table[u8IndexGPIO].m_drv);
    }
    else if ((u8IndexGPIO >= PAD_SD0_GPIO1) && (u8IndexGPIO <= PAD_SD0_D2))
    {
        for (i = 0; i < GpioList[u8IndexGPIO - PAD_SD0_GPIO1].size; i++)
        {
            Level_Bit = GpioList[u8IndexGPIO - PAD_SD0_GPIO1].gpio[i].mask;
            Pad_Bit   = GpioList[u8IndexGPIO - PAD_SD0_GPIO1].gpio[i].val;
            Addr_sd   = GpioList[u8IndexGPIO - PAD_SD0_GPIO1].gpio[i].offset
                      + GpioList[u8IndexGPIO - PAD_SD0_GPIO1].gpio[i].base;
            ((u8Level & Level_Bit) == Level_Bit) ? (MHal_RIU_REG(Addr_sd) |= Pad_Bit)
                                                 : (MHal_RIU_REG(Addr_sd) &= ~Pad_Bit);
        }
    }
    else
    {
        return 1; // no support set driving
    }
    return 0;
}

U8 MHal_GPIO_Drv_Get(U8 u8IndexGPIO, U8 *u8Level)
{
    U8  u8Lsb   = 0;
    U16 u16Mask = 0;

    if (u8IndexGPIO >= GPIO_NR)
    {
        return 1;
    }
    else if (gpio_table[u8IndexGPIO].r_drv)
    {
        u16Mask = gpio_table[u8IndexGPIO].m_drv;

        // Calculate LSB by dichotomy
        if ((u16Mask & 0xFF) == 0)
        {
            u16Mask >>= 8;
            u8Lsb += 8;
        }
        if ((u16Mask & 0xF) == 0)
        {
            u16Mask >>= 4;
            u8Lsb += 4;
        }
        if ((u16Mask & 0x3) == 0)
        {
            u16Mask >>= 2;
            u8Lsb += 2;
        }
        if ((u16Mask & 0x1) == 0)
        {
            u8Lsb += 1;
        }
        *u8Level = ((MHal_RIU_REG(gpio_table[u8IndexGPIO].r_drv) & gpio_table[u8IndexGPIO].m_drv) >> u8Lsb);
        return 0;
    }
    else
    {
        return 1;
    }
}

static int PMSLEEP_GPIO_To_Irq(U8 u8IndexGPIO)
{
    if ((u8IndexGPIO < PAD_SAR_GPIO0) || (u8IndexGPIO > PAD_SAR_GPIO3))
    {
        return -1;
    }
    else
    {
        if (_pmsleep_to_irq_table[u8IndexGPIO - PAD_SAR_GPIO0] != INT_PMSLEEP_INVALID)
            return _pmsleep_to_irq_table[u8IndexGPIO - PAD_SAR_GPIO0];
        else
            return -1;
    }
}

int GPI_GPIO_To_Irq(U8 u8IndexGPIO)
{
    if ((u8IndexGPIO < PAD_IRIN) || (u8IndexGPIO > PAD_RGMII1_MDIO))
        return -1;
    else
        return _gpi_to_irq_table[u8IndexGPIO - PAD_IRIN];
}

// MHal_GPIO_To_Irq return any virq
int MHal_GPIO_To_Irq(U8 u8IndexGPIO)
{
    struct device_node *intr_node;
    struct irq_domain * intr_domain;
    struct irq_fwspec   fwspec;
    int                 hwirq, virq = -1;
    if ((hwirq = PMSLEEP_GPIO_To_Irq(u8IndexGPIO)) >= 0)
    {
        // get virtual irq number for request_irq
        intr_node   = of_find_compatible_node(NULL, NULL, "sstar,pm-intc");
        intr_domain = irq_find_host(intr_node);
        if (!intr_domain)
            return -ENXIO;
        fwspec.param_count = 1;
        fwspec.param[0]    = hwirq;
        fwspec.fwnode      = of_node_to_fwnode(intr_node);
        virq               = irq_create_fwspec_mapping(&fwspec);
    }
    else if ((hwirq = GPI_GPIO_To_Irq(u8IndexGPIO)) >= 0)
    {
        // get virtual irq number for request_irq
        intr_node   = of_find_compatible_node(NULL, NULL, "sstar,gpi-intc");
        intr_domain = irq_find_host(intr_node);
        if (!intr_domain)
            return -ENXIO;
        fwspec.param_count = 1;
        fwspec.param[0]    = hwirq;
        fwspec.fwnode      = of_node_to_fwnode(intr_node);
        virq               = irq_create_fwspec_mapping(&fwspec);
    }

    return virq;
}

U8 MHal_GPIO_Get_CheckCount(void)
{
    return HalPadCheckInfoCount();
}

void *MHal_GPIO_Get_CheckInfo(U8 u8Index)
{
    return HalPadCheckInfoGet(u8Index);
}

U8 MHal_GPIO_NameToNum(U8 *pu8Name, U8 *GpioIndex)
{
    u8 index;
    for (index = 0; index < (sizeof(gpio_table) / sizeof(gpio_table[0])); index++)
    {
        if (!strcmp(gpio_table[index].p_name, pu8Name))
        {
            *GpioIndex = index;
            return 0;
        }
    }
    return 1;
}

U8 MHal_GPIO_PadModeToVal(U8 *pu8Mode, U8 *u8Index)
{
    return HalPadModeToVal(pu8Mode, u8Index);
}

U32 *MHal_GPIO_PadModeToPadIndex(U32 u32Mode)
{
    return HalPadModeToPadIndex(u32Mode);
}
