{"Xin Li": [0, ["Asymptotic probability extraction for non-normal distributions of circuit performance", ["Xin Li", "Jiayong Le", "Padmini Gopalakrishnan", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2004.1382533", "iccad", 2004], ["Robust analog/RF circuit design with projection-based posynomial modeling", ["Xin Li", "Padmini Gopalakrishnan", "Yang Xu", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2004.1382694", "iccad", 2004]], "Jiayong Le": [0, ["Asymptotic probability extraction for non-normal distributions of circuit performance", ["Xin Li", "Jiayong Le", "Padmini Gopalakrishnan", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2004.1382533", "iccad", 2004]], "Padmini Gopalakrishnan": [0, ["Asymptotic probability extraction for non-normal distributions of circuit performance", ["Xin Li", "Jiayong Le", "Padmini Gopalakrishnan", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2004.1382533", "iccad", 2004], ["Robust analog/RF circuit design with projection-based posynomial modeling", ["Xin Li", "Padmini Gopalakrishnan", "Yang Xu", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2004.1382694", "iccad", 2004]], "Lawrence T. Pileggi": [0, ["Asymptotic probability extraction for non-normal distributions of circuit performance", ["Xin Li", "Jiayong Le", "Padmini Gopalakrishnan", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2004.1382533", "iccad", 2004], ["A power aware system level interconnect design methodology for latency-insensitive systems", ["Vikas Chandra", "Herman Schmit", "Anthony Xu", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2004.1382586", "iccad", 2004], ["Efficient full-chip thermal modeling and analysis", ["Peng Li", "Lawrence T. Pileggi", "Mehdi Asheghi", "Rajit Chandra"], "https://doi.org/10.1109/ICCAD.2004.1382594", "iccad", 2004], ["Efficient harmonic balance simulation using multi-level frequency decomposition", ["Peng Li", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2004.1382661", "iccad", 2004], ["Robust analog/RF circuit design with projection-based posynomial modeling", ["Xin Li", "Padmini Gopalakrishnan", "Yang Xu", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2004.1382694", "iccad", 2004]], "Saibal Mukhopadhyay": [0, ["Statistical design and optimization of SRAM cell for yield enhancement", ["Saibal Mukhopadhyay", "Hamid Mahmoodi-Meimand", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2004.1382534", "iccad", 2004]], "Hamid Mahmoodi-Meimand": [0, ["Statistical design and optimization of SRAM cell for yield enhancement", ["Saibal Mukhopadhyay", "Hamid Mahmoodi-Meimand", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2004.1382534", "iccad", 2004]], "Kaushik Roy": [0, ["Statistical design and optimization of SRAM cell for yield enhancement", ["Saibal Mukhopadhyay", "Hamid Mahmoodi-Meimand", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2004.1382534", "iccad", 2004], ["A circuit model for carbon nanotube interconnects: comparative study with Cu interconnects for scaled technologies", ["Arijit Raychowdhury", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2004.1382578", "iccad", 2004]], "Debjit Sinha": [0, ["Gate sizing for crosstalk reduction under timing constraints by Lagrangian relaxation", ["Debjit Sinha", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2004.1382535", "iccad", 2004]], "Hai Zhou": [0, ["Gate sizing for crosstalk reduction under timing constraints by Lagrangian relaxation", ["Debjit Sinha", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2004.1382535", "iccad", 2004], ["Timing macro-modeling of IP blocks with crosstalk", ["Ruiming Chen", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2004.1382563", "iccad", 2004], ["Optimal wire retiming without binary search", ["Chuan Lin", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2004.1382619", "iccad", 2004], ["Clock schedule verification under process variations", ["Ruiming Chen", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2004.1382650", "iccad", 2004]], "Jinfeng Liu": [0, ["Optimizing mode transition sequences in idle intervals for component-level and system-level energy minimization", ["Jinfeng Liu", "Pai H. Chou"], "https://doi.org/10.1109/ICCAD.2004.1382537", "iccad", 2004]], "Pai H. Chou": [0, ["Optimizing mode transition sequences in idle intervals for component-level and system-level energy minimization", ["Jinfeng Liu", "Pai H. Chou"], "https://doi.org/10.1109/ICCAD.2004.1382537", "iccad", 2004]], "Kihwan Choi": [0.9950293302536011, ["Dynamic voltage and frequency scaling under a precise energy model considering variable and fixed components of the system power dissipation", ["Kihwan Choi", "Wonbok Lee", "Ramakrishna Soma", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2004.1382538", "iccad", 2004]], "Wonbok Lee": [0.5072775110602379, ["Dynamic voltage and frequency scaling under a precise energy model considering variable and fixed components of the system power dissipation", ["Kihwan Choi", "Wonbok Lee", "Ramakrishna Soma", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2004.1382538", "iccad", 2004]], "Ramakrishna Soma": [0, ["Dynamic voltage and frequency scaling under a precise energy model considering variable and fixed components of the system power dissipation", ["Kihwan Choi", "Wonbok Lee", "Ramakrishna Soma", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2004.1382538", "iccad", 2004]], "Massoud Pedram": [0, ["Dynamic voltage and frequency scaling under a precise energy model considering variable and fixed components of the system power dissipation", ["Kihwan Choi", "Wonbok Lee", "Ramakrishna Soma", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2004.1382538", "iccad", 2004]], "Dakai Zhu": [0, ["The effects of energy management on reliability in real-time embedded systems", ["Dakai Zhu", "Rami G. Melhem", "Daniel Mosse"], "https://doi.org/10.1109/ICCAD.2004.1382539", "iccad", 2004]], "Rami G. Melhem": [0, ["The effects of energy management on reliability in real-time embedded systems", ["Dakai Zhu", "Rami G. Melhem", "Daniel Mosse"], "https://doi.org/10.1109/ICCAD.2004.1382539", "iccad", 2004]], "Daniel Mosse": [0, ["The effects of energy management on reliability in real-time embedded systems", ["Dakai Zhu", "Rami G. Melhem", "Daniel Mosse"], "https://doi.org/10.1109/ICCAD.2004.1382539", "iccad", 2004]], "Per Bjesse": [0, ["DAG-aware circuit compression for formal verification", ["Per Bjesse", "Arne Boralv"], "https://doi.org/10.1109/ICCAD.2004.1382541", "iccad", 2004]], "Arne Boralv": [0, ["DAG-aware circuit compression for formal verification", ["Per Bjesse", "Arne Boralv"], "https://doi.org/10.1109/ICCAD.2004.1382541", "iccad", 2004]], "Andreas Kuehlmann": [0, ["Dynamic transition relation simplification for bounded property checking", ["Andreas Kuehlmann"], "https://doi.org/10.1109/ICCAD.2004.1382542", "iccad", 2004], ["Physical placement driven by sequential timing analysis", ["Aaron P. Hurst", "Philip Chong", "Andreas Kuehlmann"], "https://doi.org/10.1109/ICCAD.2004.1382605", "iccad", 2004]], "Zurab Khasidashvili": [0, ["Theoretical framework for compositional sequential hardware equivalence verification in presence of design constraints", ["Zurab Khasidashvili", "Marcelo Skaba", "Daher Kaiss", "Ziyad Hanna"], "https://doi.org/10.1109/ICCAD.2004.1382543", "iccad", 2004]], "Marcelo Skaba": [0, ["Theoretical framework for compositional sequential hardware equivalence verification in presence of design constraints", ["Zurab Khasidashvili", "Marcelo Skaba", "Daher Kaiss", "Ziyad Hanna"], "https://doi.org/10.1109/ICCAD.2004.1382543", "iccad", 2004]], "Daher Kaiss": [0, ["Theoretical framework for compositional sequential hardware equivalence verification in presence of design constraints", ["Zurab Khasidashvili", "Marcelo Skaba", "Daher Kaiss", "Ziyad Hanna"], "https://doi.org/10.1109/ICCAD.2004.1382543", "iccad", 2004]], "Ziyad Hanna": [0, ["Theoretical framework for compositional sequential hardware equivalence verification in presence of design constraints", ["Zurab Khasidashvili", "Marcelo Skaba", "Daher Kaiss", "Ziyad Hanna"], "https://doi.org/10.1109/ICCAD.2004.1382543", "iccad", 2004]], "Daniel Kroening": [0, ["Checking consistency of C and Verilog using predicate abstraction and induction", ["Daniel Kroening", "Edmund M. Clarke"], "https://doi.org/10.1109/ICCAD.2004.1382544", "iccad", 2004]], "Edmund M. Clarke": [0, ["Checking consistency of C and Verilog using predicate abstraction and induction", ["Daniel Kroening", "Edmund M. Clarke"], "https://doi.org/10.1109/ICCAD.2004.1382544", "iccad", 2004]], "Yangfeng Su": [0, ["SAPOR: second-order Arnoldi method for passive order reduction of RCS circuits", ["Yangfeng Su", "Jian Wang", "Xuan Zeng", "Zhaojun Bai", "Charles C. Chiang", "Dian Zhou"], "https://doi.org/10.1109/ICCAD.2004.1382546", "iccad", 2004]], "Jian Wang": [0.40413545072078705, ["SAPOR: second-order Arnoldi method for passive order reduction of RCS circuits", ["Yangfeng Su", "Jian Wang", "Xuan Zeng", "Zhaojun Bai", "Charles C. Chiang", "Dian Zhou"], "https://doi.org/10.1109/ICCAD.2004.1382546", "iccad", 2004]], "Xuan Zeng": [0, ["SAPOR: second-order Arnoldi method for passive order reduction of RCS circuits", ["Yangfeng Su", "Jian Wang", "Xuan Zeng", "Zhaojun Bai", "Charles C. Chiang", "Dian Zhou"], "https://doi.org/10.1109/ICCAD.2004.1382546", "iccad", 2004]], "Zhaojun Bai": [1.6325009344342334e-08, ["SAPOR: second-order Arnoldi method for passive order reduction of RCS circuits", ["Yangfeng Su", "Jian Wang", "Xuan Zeng", "Zhaojun Bai", "Charles C. Chiang", "Dian Zhou"], "https://doi.org/10.1109/ICCAD.2004.1382546", "iccad", 2004]], "Charles C. Chiang": [0, ["SAPOR: second-order Arnoldi method for passive order reduction of RCS circuits", ["Yangfeng Su", "Jian Wang", "Xuan Zeng", "Zhaojun Bai", "Charles C. Chiang", "Dian Zhou"], "https://doi.org/10.1109/ICCAD.2004.1382546", "iccad", 2004]], "Dian Zhou": [0, ["SAPOR: second-order Arnoldi method for passive order reduction of RCS circuits", ["Yangfeng Su", "Jian Wang", "Xuan Zeng", "Zhaojun Bai", "Charles C. Chiang", "Dian Zhou"], "https://doi.org/10.1109/ICCAD.2004.1382546", "iccad", 2004]], "Roland W. Freund": [0, ["SPRIM: structure-preserving reduced-order interconnect macromodeling", ["Roland W. Freund"], "https://doi.org/10.1109/ICCAD.2004.1382547", "iccad", 2004]], "Peter Feldmann": [0, ["Sparse and efficient reduced order modeling of linear subcircuits with large number of terminals", ["Peter Feldmann", "Frank Liu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2004.1382548", "iccad", 2004]], "Frank Liu": [0, ["Sparse and efficient reduced order modeling of linear subcircuits with large number of terminals", ["Peter Feldmann", "Frank Liu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2004.1382548", "iccad", 2004]], "Jitesh Jain": [0, ["Fast simulation of VLSI interconnects", ["Jitesh Jain", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "https://doi.org/10.1109/ICCAD.2004.1382549", "iccad", 2004]], "Cheng-Kok Koh": [0.0002752652144408785, ["Fast simulation of VLSI interconnects", ["Jitesh Jain", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "https://doi.org/10.1109/ICCAD.2004.1382549", "iccad", 2004], ["Routability-driven placement and white space allocation", ["Chen Li", "Min Xie", "Cheng-Kok Koh", "Jason Cong", "Patrick H. Madden"], "https://doi.org/10.1109/ICCAD.2004.1382607", "iccad", 2004]], "Venkataramanan Balakrishnan": [0, ["Fast simulation of VLSI interconnects", ["Jitesh Jain", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "https://doi.org/10.1109/ICCAD.2004.1382549", "iccad", 2004]], "Quming Zhou": [0, ["Cost-effective radiation hardening technique for combinational logic", ["Quming Zhou", "Kartik Mohanram"], "https://doi.org/10.1109/ICCAD.2004.1382551", "iccad", 2004]], "Kartik Mohanram": [0, ["Cost-effective radiation hardening technique for combinational logic", ["Quming Zhou", "Kartik Mohanram"], "https://doi.org/10.1109/ICCAD.2004.1382551", "iccad", 2004]], "Suresh Srinivasan": [0, ["Improving soft-error tolerance of FPGA configuration bits", ["Suresh Srinivasan", "Aman Gayasen", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Yuan Xie", "Mary Jane Irwin"], "https://doi.org/10.1109/ICCAD.2004.1382552", "iccad", 2004]], "Aman Gayasen": [0, ["Improving soft-error tolerance of FPGA configuration bits", ["Suresh Srinivasan", "Aman Gayasen", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Yuan Xie", "Mary Jane Irwin"], "https://doi.org/10.1109/ICCAD.2004.1382552", "iccad", 2004]], "Narayanan Vijaykrishnan": [0, ["Improving soft-error tolerance of FPGA configuration bits", ["Suresh Srinivasan", "Aman Gayasen", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Yuan Xie", "Mary Jane Irwin"], "https://doi.org/10.1109/ICCAD.2004.1382552", "iccad", 2004], ["Analyzing software influences on substrate noise: an ADC perspective", ["Frank Ghenassia", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1109/ICCAD.2004.1382707", "iccad", 2004]], "Mahmut T. Kandemir": [0, ["Improving soft-error tolerance of FPGA configuration bits", ["Suresh Srinivasan", "Aman Gayasen", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Yuan Xie", "Mary Jane Irwin"], "https://doi.org/10.1109/ICCAD.2004.1382552", "iccad", 2004], ["Banked scratch-pad memory management for reducing leakage energy consumption", ["Mahmut T. Kandemir", "Mary Jane Irwin", "Guilin Chen", "Ibrahim Kolcu"], "https://doi.org/10.1109/ICCAD.2004.1382555", "iccad", 2004]], "Yuan Xie": [0, ["Improving soft-error tolerance of FPGA configuration bits", ["Suresh Srinivasan", "Aman Gayasen", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Yuan Xie", "Mary Jane Irwin"], "https://doi.org/10.1109/ICCAD.2004.1382552", "iccad", 2004]], "Mary Jane Irwin": [0, ["Improving soft-error tolerance of FPGA configuration bits", ["Suresh Srinivasan", "Aman Gayasen", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Yuan Xie", "Mary Jane Irwin"], "https://doi.org/10.1109/ICCAD.2004.1382552", "iccad", 2004], ["Banked scratch-pad memory management for reducing leakage energy consumption", ["Mahmut T. Kandemir", "Mary Jane Irwin", "Guilin Chen", "Ibrahim Kolcu"], "https://doi.org/10.1109/ICCAD.2004.1382555", "iccad", 2004], ["Analyzing software influences on substrate noise: an ADC perspective", ["Frank Ghenassia", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1109/ICCAD.2004.1382707", "iccad", 2004]], "Ming Zhang": [0, ["A soft error rate analysis (SERA) methodology", ["Ming Zhang", "Naresh R. Shanbhag"], "https://doi.org/10.1109/ICCAD.2004.1382553", "iccad", 2004]], "Naresh R. Shanbhag": [0, ["A soft error rate analysis (SERA) methodology", ["Ming Zhang", "Naresh R. Shanbhag"], "https://doi.org/10.1109/ICCAD.2004.1382553", "iccad", 2004]], "Guilin Chen": [0, ["Banked scratch-pad memory management for reducing leakage energy consumption", ["Mahmut T. Kandemir", "Mary Jane Irwin", "Guilin Chen", "Ibrahim Kolcu"], "https://doi.org/10.1109/ICCAD.2004.1382555", "iccad", 2004]], "Ibrahim Kolcu": [0, ["Banked scratch-pad memory management for reducing leakage energy consumption", ["Mahmut T. Kandemir", "Mary Jane Irwin", "Guilin Chen", "Ibrahim Kolcu"], "https://doi.org/10.1109/ICCAD.2004.1382555", "iccad", 2004]], "Kimish Patel": [0, ["Reducing cache misses by application-specific re-configurable indexing", ["Kimish Patel", "Enrico Macii", "Luca Benini", "Massimo Poncino"], "https://doi.org/10.1109/ICCAD.2004.1382556", "iccad", 2004]], "Enrico Macii": [0, ["Reducing cache misses by application-specific re-configurable indexing", ["Kimish Patel", "Enrico Macii", "Luca Benini", "Massimo Poncino"], "https://doi.org/10.1109/ICCAD.2004.1382556", "iccad", 2004]], "Luca Benini": [0, ["Reducing cache misses by application-specific re-configurable indexing", ["Kimish Patel", "Enrico Macii", "Luca Benini", "Massimo Poncino"], "https://doi.org/10.1109/ICCAD.2004.1382556", "iccad", 2004]], "Massimo Poncino": [0, ["Reducing cache misses by application-specific re-configurable indexing", ["Kimish Patel", "Enrico Macii", "Luca Benini", "Massimo Poncino"], "https://doi.org/10.1109/ICCAD.2004.1382556", "iccad", 2004], ["DynamoSim: a trace-based dynamically compiled instruction set simulator", ["Massimo Poncino", "Jianwen Zhu"], "https://doi.org/10.1109/ICCAD.2004.1382557", "iccad", 2004]], "Jianwen Zhu": [0, ["DynamoSim: a trace-based dynamically compiled instruction set simulator", ["Massimo Poncino", "Jianwen Zhu"], "https://doi.org/10.1109/ICCAD.2004.1382557", "iccad", 2004], ["Dynamic range estimation for nonlinear systems", ["Bin Wu", "Jianwen Zhu", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2004.1382658", "iccad", 2004]], "Sani R. Nassif": [0, ["The care and feeding of your statistical static timer", ["Sani R. Nassif", "Duane S. Boning", "Nagib Hakim"], "https://doi.org/10.1109/ICCAD.2004.1382559", "iccad", 2004], ["A chip-level electrostatic discharge simulation strategy", ["Haifeng Qian", "Joseph N. Kozhaya", "Sani R. Nassif", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2004.1382593", "iccad", 2004]], "Duane S. Boning": [0, ["The care and feeding of your statistical static timer", ["Sani R. Nassif", "Duane S. Boning", "Nagib Hakim"], "https://doi.org/10.1109/ICCAD.2004.1382559", "iccad", 2004]], "Nagib Hakim": [0, ["The care and feeding of your statistical static timer", ["Sani R. Nassif", "Duane S. Boning", "Nagib Hakim"], "https://doi.org/10.1109/ICCAD.2004.1382559", "iccad", 2004]], "Alireza Kasnavi": [0, ["Analytical modeling of crosstalk noise waveforms using Weibull function", ["Alireza Kasnavi", "Joddy W. Wang", "Mahmoud Shahram", "Jindrich Zejda"], "https://doi.org/10.1109/ICCAD.2004.1382561", "iccad", 2004]], "Joddy W. Wang": [1.26970153141448e-10, ["Analytical modeling of crosstalk noise waveforms using Weibull function", ["Alireza Kasnavi", "Joddy W. Wang", "Mahmoud Shahram", "Jindrich Zejda"], "https://doi.org/10.1109/ICCAD.2004.1382561", "iccad", 2004]], "Mahmoud Shahram": [0, ["Analytical modeling of crosstalk noise waveforms using Weibull function", ["Alireza Kasnavi", "Joddy W. Wang", "Mahmoud Shahram", "Jindrich Zejda"], "https://doi.org/10.1109/ICCAD.2004.1382561", "iccad", 2004]], "Jindrich Zejda": [0, ["Analytical modeling of crosstalk noise waveforms using Weibull function", ["Alireza Kasnavi", "Joddy W. Wang", "Mahmoud Shahram", "Jindrich Zejda"], "https://doi.org/10.1109/ICCAD.2004.1382561", "iccad", 2004]], "Igor Keller": [0, ["A robust cell-level crosstalk delay change analysis", ["Igor Keller", "Ken Tseng", "Nishath K. Verghese"], "https://doi.org/10.1109/ICCAD.2004.1382562", "iccad", 2004]], "Ken Tseng": [0, ["A robust cell-level crosstalk delay change analysis", ["Igor Keller", "Ken Tseng", "Nishath K. Verghese"], "https://doi.org/10.1109/ICCAD.2004.1382562", "iccad", 2004]], "Nishath K. Verghese": [0, ["A robust cell-level crosstalk delay change analysis", ["Igor Keller", "Ken Tseng", "Nishath K. Verghese"], "https://doi.org/10.1109/ICCAD.2004.1382562", "iccad", 2004]], "Ruiming Chen": [0, ["Timing macro-modeling of IP blocks with crosstalk", ["Ruiming Chen", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2004.1382563", "iccad", 2004], ["Clock schedule verification under process variations", ["Ruiming Chen", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2004.1382650", "iccad", 2004]], "Alexey Glebov": [0, ["Delay noise pessimism reduction by logic correlations", ["Alexey Glebov", "Sergey Gavrilov", "R. Soloviev", "Vladimir Zolotov", "Murat R. Becer", "Chanhee Oh", "Rajendran Panda"], "https://doi.org/10.1109/ICCAD.2004.1382564", "iccad", 2004]], "Sergey Gavrilov": [0, ["Delay noise pessimism reduction by logic correlations", ["Alexey Glebov", "Sergey Gavrilov", "R. Soloviev", "Vladimir Zolotov", "Murat R. Becer", "Chanhee Oh", "Rajendran Panda"], "https://doi.org/10.1109/ICCAD.2004.1382564", "iccad", 2004]], "R. Soloviev": [0, ["Delay noise pessimism reduction by logic correlations", ["Alexey Glebov", "Sergey Gavrilov", "R. Soloviev", "Vladimir Zolotov", "Murat R. Becer", "Chanhee Oh", "Rajendran Panda"], "https://doi.org/10.1109/ICCAD.2004.1382564", "iccad", 2004]], "Vladimir Zolotov": [0, ["Delay noise pessimism reduction by logic correlations", ["Alexey Glebov", "Sergey Gavrilov", "R. Soloviev", "Vladimir Zolotov", "Murat R. Becer", "Chanhee Oh", "Rajendran Panda"], "https://doi.org/10.1109/ICCAD.2004.1382564", "iccad", 2004]], "Murat R. Becer": [0, ["Delay noise pessimism reduction by logic correlations", ["Alexey Glebov", "Sergey Gavrilov", "R. Soloviev", "Vladimir Zolotov", "Murat R. Becer", "Chanhee Oh", "Rajendran Panda"], "https://doi.org/10.1109/ICCAD.2004.1382564", "iccad", 2004]], "Chanhee Oh": [0.7742477208375931, ["Delay noise pessimism reduction by logic correlations", ["Alexey Glebov", "Sergey Gavrilov", "R. Soloviev", "Vladimir Zolotov", "Murat R. Becer", "Chanhee Oh", "Rajendran Panda"], "https://doi.org/10.1109/ICCAD.2004.1382564", "iccad", 2004]], "Rajendran Panda": [0, ["Delay noise pessimism reduction by logic correlations", ["Alexey Glebov", "Sergey Gavrilov", "R. Soloviev", "Vladimir Zolotov", "Murat R. Becer", "Chanhee Oh", "Rajendran Panda"], "https://doi.org/10.1109/ICCAD.2004.1382564", "iccad", 2004]], "Anup Hosangadi": [0, ["Factoring and eliminating common subexpressions in polynomial expressions", ["Anup Hosangadi", "Farzan Fallah", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2004.1382566", "iccad", 2004]], "Farzan Fallah": [0, ["Factoring and eliminating common subexpressions in polynomial expressions", ["Anup Hosangadi", "Farzan Fallah", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2004.1382566", "iccad", 2004]], "Ryan Kastner": [0, ["Factoring and eliminating common subexpressions in polynomial expressions", ["Anup Hosangadi", "Farzan Fallah", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2004.1382566", "iccad", 2004]], "Markus Puschel": [0, ["Custom-optimized multiplierless implementations of DSP algorithms", ["Markus Puschel", "Adam C. Zelinski", "James C. Hoe"], "https://doi.org/10.1109/ICCAD.2004.1382567", "iccad", 2004]], "Adam C. Zelinski": [0, ["Custom-optimized multiplierless implementations of DSP algorithms", ["Markus Puschel", "Adam C. Zelinski", "James C. Hoe"], "https://doi.org/10.1109/ICCAD.2004.1382567", "iccad", 2004]], "James C. Hoe": [0, ["Custom-optimized multiplierless implementations of DSP algorithms", ["Markus Puschel", "Adam C. Zelinski", "James C. Hoe"], "https://doi.org/10.1109/ICCAD.2004.1382567", "iccad", 2004]], "Newton Cheung": [0, ["A quantitative study and estimation models for extensible instructions in embedded processors", ["Newton Cheung", "Sri Parameswaran", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2004.1382568", "iccad", 2004]], "Sri Parameswaran": [0, ["A quantitative study and estimation models for extensible instructions in embedded processors", ["Newton Cheung", "Sri Parameswaran", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2004.1382568", "iccad", 2004], ["Hardware/software managed scratchpad memory for embedded system", ["Andhi Janapsatya", "Sri Parameswaran", "Aleksandar Ignjatovic"], "https://doi.org/10.1109/ICCAD.2004.1382603", "iccad", 2004]], "Jorg Henkel": [0, ["A quantitative study and estimation models for extensible instructions in embedded processors", ["Newton Cheung", "Sri Parameswaran", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2004.1382568", "iccad", 2004]], "Andre C. Nacul": [0, ["Code partitioning for synthesis of embedded applications with phantom", ["Andre C. Nacul", "Tony Givargis"], "https://doi.org/10.1109/ICCAD.2004.1382569", "iccad", 2004]], "Tony Givargis": [0, ["Code partitioning for synthesis of embedded applications with phantom", ["Andre C. Nacul", "Tony Givargis"], "https://doi.org/10.1109/ICCAD.2004.1382569", "iccad", 2004]], "Sayantan Das": [0, ["Formal verification coverage: computing the coverage gap between temporal specifications", ["Sayantan Das", "Prasenjit Basu", "Ansuman Banerjee", "Pallab Dasgupta", "P. P. Chakrabarti", "Chunduri Rama Mohan", "Limor Fix", "Roy Armoni"], "https://doi.org/10.1109/ICCAD.2004.1382571", "iccad", 2004]], "Prasenjit Basu": [0, ["Formal verification coverage: computing the coverage gap between temporal specifications", ["Sayantan Das", "Prasenjit Basu", "Ansuman Banerjee", "Pallab Dasgupta", "P. P. Chakrabarti", "Chunduri Rama Mohan", "Limor Fix", "Roy Armoni"], "https://doi.org/10.1109/ICCAD.2004.1382571", "iccad", 2004]], "Ansuman Banerjee": [0, ["Formal verification coverage: computing the coverage gap between temporal specifications", ["Sayantan Das", "Prasenjit Basu", "Ansuman Banerjee", "Pallab Dasgupta", "P. P. Chakrabarti", "Chunduri Rama Mohan", "Limor Fix", "Roy Armoni"], "https://doi.org/10.1109/ICCAD.2004.1382571", "iccad", 2004]], "Pallab Dasgupta": [0, ["Formal verification coverage: computing the coverage gap between temporal specifications", ["Sayantan Das", "Prasenjit Basu", "Ansuman Banerjee", "Pallab Dasgupta", "P. P. Chakrabarti", "Chunduri Rama Mohan", "Limor Fix", "Roy Armoni"], "https://doi.org/10.1109/ICCAD.2004.1382571", "iccad", 2004]], "P. P. Chakrabarti": [0, ["Formal verification coverage: computing the coverage gap between temporal specifications", ["Sayantan Das", "Prasenjit Basu", "Ansuman Banerjee", "Pallab Dasgupta", "P. P. Chakrabarti", "Chunduri Rama Mohan", "Limor Fix", "Roy Armoni"], "https://doi.org/10.1109/ICCAD.2004.1382571", "iccad", 2004]], "Chunduri Rama Mohan": [0, ["Formal verification coverage: computing the coverage gap between temporal specifications", ["Sayantan Das", "Prasenjit Basu", "Ansuman Banerjee", "Pallab Dasgupta", "P. P. Chakrabarti", "Chunduri Rama Mohan", "Limor Fix", "Roy Armoni"], "https://doi.org/10.1109/ICCAD.2004.1382571", "iccad", 2004]], "Limor Fix": [0, ["Formal verification coverage: computing the coverage gap between temporal specifications", ["Sayantan Das", "Prasenjit Basu", "Ansuman Banerjee", "Pallab Dasgupta", "P. P. Chakrabarti", "Chunduri Rama Mohan", "Limor Fix", "Roy Armoni"], "https://doi.org/10.1109/ICCAD.2004.1382571", "iccad", 2004]], "Roy Armoni": [0, ["Formal verification coverage: computing the coverage gap between temporal specifications", ["Sayantan Das", "Prasenjit Basu", "Ansuman Banerjee", "Pallab Dasgupta", "P. P. Chakrabarti", "Chunduri Rama Mohan", "Limor Fix", "Roy Armoni"], "https://doi.org/10.1109/ICCAD.2004.1382571", "iccad", 2004]], "Moayad Fahim Ali": [0, ["Debugging sequential circuits using Boolean satisfiability", ["Moayad Fahim Ali", "Andreas G. Veneris", "Alexander Smith", "Sean Safarpour", "Rolf Drechsler", "Magdy S. Abadir"], "https://doi.org/10.1109/ICCAD.2004.1382572", "iccad", 2004]], "Andreas G. Veneris": [0, ["Debugging sequential circuits using Boolean satisfiability", ["Moayad Fahim Ali", "Andreas G. Veneris", "Alexander Smith", "Sean Safarpour", "Rolf Drechsler", "Magdy S. Abadir"], "https://doi.org/10.1109/ICCAD.2004.1382572", "iccad", 2004]], "Alexander Smith": [0, ["Debugging sequential circuits using Boolean satisfiability", ["Moayad Fahim Ali", "Andreas G. Veneris", "Alexander Smith", "Sean Safarpour", "Rolf Drechsler", "Magdy S. Abadir"], "https://doi.org/10.1109/ICCAD.2004.1382572", "iccad", 2004]], "Sean Safarpour": [0, ["Debugging sequential circuits using Boolean satisfiability", ["Moayad Fahim Ali", "Andreas G. Veneris", "Alexander Smith", "Sean Safarpour", "Rolf Drechsler", "Magdy S. Abadir"], "https://doi.org/10.1109/ICCAD.2004.1382572", "iccad", 2004]], "Rolf Drechsler": [0, ["Debugging sequential circuits using Boolean satisfiability", ["Moayad Fahim Ali", "Andreas G. Veneris", "Alexander Smith", "Sean Safarpour", "Rolf Drechsler", "Magdy S. Abadir"], "https://doi.org/10.1109/ICCAD.2004.1382572", "iccad", 2004]], "Magdy S. Abadir": [0, ["Debugging sequential circuits using Boolean satisfiability", ["Moayad Fahim Ali", "Andreas G. Veneris", "Alexander Smith", "Sean Safarpour", "Rolf Drechsler", "Magdy S. Abadir"], "https://doi.org/10.1109/ICCAD.2004.1382572", "iccad", 2004]], "Smriti Gupta": [0, ["Towards formal verification of analog designs", ["Smriti Gupta", "Bruce H. Krogh", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2004.1382573", "iccad", 2004]], "Bruce H. Krogh": [0, ["Towards formal verification of analog designs", ["Smriti Gupta", "Bruce H. Krogh", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2004.1382573", "iccad", 2004]], "Rob A. Rutenbar": [0, ["Towards formal verification of analog designs", ["Smriti Gupta", "Bruce H. Krogh", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2004.1382573", "iccad", 2004], ["Interval-valued reduced order statistical interconnect modeling", ["James D. Ma", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2004.1382621", "iccad", 2004], ["Static statistical timing analysis for latch-based pipeline designs", ["Rob A. Rutenbar", "Li-C. Wang", "Kwang-Ting Cheng", "Sandip Kundu"], "https://doi.org/10.1109/ICCAD.2004.1382622", "iccad", 2004]], "Young-Il Kim": [0.9972822517156601, ["Automatic translation of behavioral testbench for fully accelerated simulation", ["Young-Il Kim", "Chong-Min Kyung"], "https://doi.org/10.1109/ICCAD.2004.1382574", "iccad", 2004]], "Chong-Min Kyung": [0, ["Automatic translation of behavioral testbench for fully accelerated simulation", ["Young-Il Kim", "Chong-Min Kyung"], "https://doi.org/10.1109/ICCAD.2004.1382574", "iccad", 2004]], "Fei Su": [0, ["Architectural-level synthesis of digital microfluidics-based biochips", ["Fei Su", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2004.1382576", "iccad", 2004]], "Krishnendu Chakrabarty": [0, ["Architectural-level synthesis of digital microfluidics-based biochips", ["Fei Su", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2004.1382576", "iccad", 2004]], "Anton J. Pfeiffer": [0, ["Simultaneous design and placement of multiplexed chemical processing systems on microchips", ["Anton J. Pfeiffer", "Tamal Mukherjee", "Steinar Hauan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2004.1382577", "iccad", 2004]], "Tamal Mukherjee": [0, ["Simultaneous design and placement of multiplexed chemical processing systems on microchips", ["Anton J. Pfeiffer", "Tamal Mukherjee", "Steinar Hauan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2004.1382577", "iccad", 2004]], "Steinar Hauan": [0, ["Simultaneous design and placement of multiplexed chemical processing systems on microchips", ["Anton J. Pfeiffer", "Tamal Mukherjee", "Steinar Hauan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2004.1382577", "iccad", 2004]], "Arijit Raychowdhury": [0, ["A circuit model for carbon nanotube interconnects: comparative study with Cu interconnects for scaled technologies", ["Arijit Raychowdhury", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2004.1382578", "iccad", 2004]], "Gang Li": [0, ["Hybrid techniques for electrostatic analysis of nanowires", ["Gang Li", "Narayan R. Aluru"], "https://doi.org/10.1109/ICCAD.2004.1382579", "iccad", 2004]], "Narayan R. Aluru": [0, ["Hybrid techniques for electrostatic analysis of nanowires", ["Gang Li", "Narayan R. Aluru"], "https://doi.org/10.1109/ICCAD.2004.1382579", "iccad", 2004]], "Yehea I. Ismail": [0, ["Computation of signal threshold crossing times directly from higher order moments", ["Yehea I. Ismail", "Chirayu S. Amin"], "https://doi.org/10.1109/ICCAD.2004.1382581", "iccad", 2004], ["Modeling unbuffered latches for timing analysis", ["Chirayu S. Amin", "Florentin Dartu", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2004.1382582", "iccad", 2004], ["Formal derivation of optimal active shielding for low-power on-chip buses", ["Maged Ghoneima", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2004.1382685", "iccad", 2004]], "Chirayu S. Amin": [0, ["Computation of signal threshold crossing times directly from higher order moments", ["Yehea I. Ismail", "Chirayu S. Amin"], "https://doi.org/10.1109/ICCAD.2004.1382581", "iccad", 2004], ["Modeling unbuffered latches for timing analysis", ["Chirayu S. Amin", "Florentin Dartu", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2004.1382582", "iccad", 2004]], "Florentin Dartu": [0, ["Modeling unbuffered latches for timing analysis", ["Chirayu S. Amin", "Florentin Dartu", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2004.1382582", "iccad", 2004]], "Olivier Omedes": [0, ["A flexibility aware budgeting for hierarchical flow timing closure", ["Olivier Omedes", "Michel Robert", "Mohammed Ramdani"], "https://doi.org/10.1109/ICCAD.2004.1382583", "iccad", 2004]], "Michel Robert": [0, ["A flexibility aware budgeting for hierarchical flow timing closure", ["Olivier Omedes", "Michel Robert", "Mohammed Ramdani"], "https://doi.org/10.1109/ICCAD.2004.1382583", "iccad", 2004]], "Mohammed Ramdani": [0, ["A flexibility aware budgeting for hierarchical flow timing closure", ["Olivier Omedes", "Michel Robert", "Mohammed Ramdani"], "https://doi.org/10.1109/ICCAD.2004.1382583", "iccad", 2004]], "Ravishankar Rao": [0, ["Energy optimization for a two-device data flow chain", ["Ravishankar Rao", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.2004.1382585", "iccad", 2004]], "Sarma B. K. Vrudhula": [0, ["Energy optimization for a two-device data flow chain", ["Ravishankar Rao", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.2004.1382585", "iccad", 2004], ["Stochastic analysis of interconnect performance in the presence of process variations", ["Janet Meiling Wang", "Praveen Ghanta", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.2004.1382698", "iccad", 2004]], "Vikas Chandra": [0, ["A power aware system level interconnect design methodology for latency-insensitive systems", ["Vikas Chandra", "Herman Schmit", "Anthony Xu", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2004.1382586", "iccad", 2004]], "Herman Schmit": [0, ["A power aware system level interconnect design methodology for latency-insensitive systems", ["Vikas Chandra", "Herman Schmit", "Anthony Xu", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2004.1382586", "iccad", 2004]], "Anthony Xu": [0, ["A power aware system level interconnect design methodology for latency-insensitive systems", ["Vikas Chandra", "Herman Schmit", "Anthony Xu", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2004.1382586", "iccad", 2004]], "V. Seth": [0, ["Exploiting level sensitive latches in wire pipelining", ["V. Seth", "Min Zhao", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2004.1382587", "iccad", 2004]], "Min Zhao": [0, ["Exploiting level sensitive latches in wire pipelining", ["V. Seth", "Min Zhao", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2004.1382587", "iccad", 2004]], "Jiang Hu": [0, ["Exploiting level sensitive latches in wire pipelining", ["V. Seth", "Min Zhao", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2004.1382587", "iccad", 2004], ["Accurate estimation of global buffer delay within a floorplan", ["Charles J. Alpert", "Jiang Hu", "Sachin S. Sapatnekar", "Cliff C. N. Sze"], "https://doi.org/10.1109/ICCAD.2004.1382667", "iccad", 2004]], "Lei Cheng": [0, ["Floorplan design for multi-million gate FPGAs", ["Lei Cheng", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2004.1382589", "iccad", 2004]], "Martin D. F. Wong": [0, ["Floorplan design for multi-million gate FPGAs", ["Lei Cheng", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2004.1382589", "iccad", 2004], ["Simultaneous escape routing and layer assignment for dense PCBs", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2004.1382689", "iccad", 2004], ["A provably good algorithm for high performance bus routing", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2004.1382690", "iccad", 2004]], "Ping-Hung Yuh": [0, ["Temporal floorplanning using the T-tree formulation", ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2004.1382590", "iccad", 2004]], "Chia-Lin Yang": [0.0003973046550527215, ["Temporal floorplanning using the T-tree formulation", ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2004.1382590", "iccad", 2004]], "Yao-Wen Chang": [4.253035257306692e-08, ["Temporal floorplanning using the T-tree formulation", ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2004.1382590", "iccad", 2004]], "Jason Cong": [0, ["A thermal-driven floorplanning algorithm for 3D ICs", ["Jason Cong", "Jie Wei", "Yan Zhang"], "https://doi.org/10.1109/ICCAD.2004.1382591", "iccad", 2004], ["Routability-driven placement and white space allocation", ["Chen Li", "Min Xie", "Cheng-Kok Koh", "Jason Cong", "Patrick H. Madden"], "https://doi.org/10.1109/ICCAD.2004.1382607", "iccad", 2004], ["DAOmap: a depth-optimal area optimization mapping algorithm for FPGA designs", ["Deming Chen", "Jason Cong"], "https://doi.org/10.1109/ICCAD.2004.1382677", "iccad", 2004]], "Jie Wei": [0, ["A thermal-driven floorplanning algorithm for 3D ICs", ["Jason Cong", "Jie Wei", "Yan Zhang"], "https://doi.org/10.1109/ICCAD.2004.1382591", "iccad", 2004]], "Yan Zhang": [0, ["A thermal-driven floorplanning algorithm for 3D ICs", ["Jason Cong", "Jie Wei", "Yan Zhang"], "https://doi.org/10.1109/ICCAD.2004.1382591", "iccad", 2004]], "Haifeng Qian": [0, ["A chip-level electrostatic discharge simulation strategy", ["Haifeng Qian", "Joseph N. Kozhaya", "Sani R. Nassif", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2004.1382593", "iccad", 2004]], "Joseph N. Kozhaya": [0, ["A chip-level electrostatic discharge simulation strategy", ["Haifeng Qian", "Joseph N. Kozhaya", "Sani R. Nassif", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2004.1382593", "iccad", 2004]], "Sachin S. Sapatnekar": [0, ["A chip-level electrostatic discharge simulation strategy", ["Haifeng Qian", "Joseph N. Kozhaya", "Sani R. Nassif", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2004.1382593", "iccad", 2004], ["Logical effort based technology mapping", ["Shrirang K. Karandikar", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2004.1382611", "iccad", 2004], ["Accurate estimation of global buffer delay within a floorplan", ["Charles J. Alpert", "Jiang Hu", "Sachin S. Sapatnekar", "Cliff C. N. Sze"], "https://doi.org/10.1109/ICCAD.2004.1382667", "iccad", 2004]], "Peng Li": [0, ["Efficient full-chip thermal modeling and analysis", ["Peng Li", "Lawrence T. Pileggi", "Mehdi Asheghi", "Rajit Chandra"], "https://doi.org/10.1109/ICCAD.2004.1382594", "iccad", 2004], ["Efficient harmonic balance simulation using multi-level frequency decomposition", ["Peng Li", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2004.1382661", "iccad", 2004]], "Mehdi Asheghi": [0, ["Efficient full-chip thermal modeling and analysis", ["Peng Li", "Lawrence T. Pileggi", "Mehdi Asheghi", "Rajit Chandra"], "https://doi.org/10.1109/ICCAD.2004.1382594", "iccad", 2004]], "Rajit Chandra": [0, ["Efficient full-chip thermal modeling and analysis", ["Peng Li", "Lawrence T. Pileggi", "Mehdi Asheghi", "Rajit Chandra"], "https://doi.org/10.1109/ICCAD.2004.1382594", "iccad", 2004]], "Zhijian Lu": [0, ["Interconnect lifetime prediction under dynamic stress for reliability-aware design", ["Zhijian Lu", "Wei Huang", "John Lach", "Mircea R. Stan", "Kevin Skadron"], "https://doi.org/10.1109/ICCAD.2004.1382595", "iccad", 2004]], "Wei Huang": [0, ["Interconnect lifetime prediction under dynamic stress for reliability-aware design", ["Zhijian Lu", "Wei Huang", "John Lach", "Mircea R. Stan", "Kevin Skadron"], "https://doi.org/10.1109/ICCAD.2004.1382595", "iccad", 2004]], "John Lach": [0, ["Interconnect lifetime prediction under dynamic stress for reliability-aware design", ["Zhijian Lu", "Wei Huang", "John Lach", "Mircea R. Stan", "Kevin Skadron"], "https://doi.org/10.1109/ICCAD.2004.1382595", "iccad", 2004]], "Mircea R. Stan": [0, ["Interconnect lifetime prediction under dynamic stress for reliability-aware design", ["Zhijian Lu", "Wei Huang", "John Lach", "Mircea R. Stan", "Kevin Skadron"], "https://doi.org/10.1109/ICCAD.2004.1382595", "iccad", 2004]], "Kevin Skadron": [0, ["Interconnect lifetime prediction under dynamic stress for reliability-aware design", ["Zhijian Lu", "Wei Huang", "John Lach", "Mircea R. Stan", "Kevin Skadron"], "https://doi.org/10.1109/ICCAD.2004.1382595", "iccad", 2004]], "Paul S. Zuchowski": [0, ["Process and environmental variation impacts on ASIC timing", ["Paul S. Zuchowski", "Peter A. Habitz", "J. D. Hayes", "J. H. Oppold"], "https://doi.org/10.1109/ICCAD.2004.1382597", "iccad", 2004]], "Peter A. Habitz": [0, ["Process and environmental variation impacts on ASIC timing", ["Paul S. Zuchowski", "Peter A. Habitz", "J. D. Hayes", "J. H. Oppold"], "https://doi.org/10.1109/ICCAD.2004.1382597", "iccad", 2004]], "J. D. Hayes": [0, ["Process and environmental variation impacts on ASIC timing", ["Paul S. Zuchowski", "Peter A. Habitz", "J. D. Hayes", "J. H. Oppold"], "https://doi.org/10.1109/ICCAD.2004.1382597", "iccad", 2004]], "J. H. Oppold": [0, ["Process and environmental variation impacts on ASIC timing", ["Paul S. Zuchowski", "Peter A. Habitz", "J. D. Hayes", "J. H. Oppold"], "https://doi.org/10.1109/ICCAD.2004.1382597", "iccad", 2004]], "S. B. Samaan": [0, ["The impact of device parameter variations on the frequency and performance of VLSI chips", ["S. B. Samaan"], "https://doi.org/10.1109/ICCAD.2004.1382598", "iccad", 2004]], "Raymond A. Heald": [0, ["Variability in sub-100nm SRAM designs", ["Raymond A. Heald", "Ping Wang"], "https://doi.org/10.1109/ICCAD.2004.1382599", "iccad", 2004]], "Ping Wang": [4.002356581622735e-05, ["Variability in sub-100nm SRAM designs", ["Raymond A. Heald", "Ping Wang"], "https://doi.org/10.1109/ICCAD.2004.1382599", "iccad", 2004]], "Jingcao Hu": [0, ["Application-specific buffer space allocation for networks-on-chip router design", ["Jingcao Hu", "Radu Marculescu"], "https://doi.org/10.1109/ICCAD.2004.1382601", "iccad", 2004]], "Radu Marculescu": [0, ["Application-specific buffer space allocation for networks-on-chip router design", ["Jingcao Hu", "Radu Marculescu"], "https://doi.org/10.1109/ICCAD.2004.1382601", "iccad", 2004]], "Alexandru Andrei": [0, ["Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems", ["Alexandru Andrei", "Marcus T. Schmitz", "Petru Eles", "Zebo Peng", "Bashir M. Al-Hashimi"], "https://doi.org/10.1109/ICCAD.2004.1382602", "iccad", 2004]], "Marcus T. Schmitz": [0, ["Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems", ["Alexandru Andrei", "Marcus T. Schmitz", "Petru Eles", "Zebo Peng", "Bashir M. Al-Hashimi"], "https://doi.org/10.1109/ICCAD.2004.1382602", "iccad", 2004]], "Petru Eles": [0, ["Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems", ["Alexandru Andrei", "Marcus T. Schmitz", "Petru Eles", "Zebo Peng", "Bashir M. Al-Hashimi"], "https://doi.org/10.1109/ICCAD.2004.1382602", "iccad", 2004]], "Zebo Peng": [0, ["Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems", ["Alexandru Andrei", "Marcus T. Schmitz", "Petru Eles", "Zebo Peng", "Bashir M. Al-Hashimi"], "https://doi.org/10.1109/ICCAD.2004.1382602", "iccad", 2004]], "Bashir M. Al-Hashimi": [0, ["Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems", ["Alexandru Andrei", "Marcus T. Schmitz", "Petru Eles", "Zebo Peng", "Bashir M. Al-Hashimi"], "https://doi.org/10.1109/ICCAD.2004.1382602", "iccad", 2004]], "Andhi Janapsatya": [0, ["Hardware/software managed scratchpad memory for embedded system", ["Andhi Janapsatya", "Sri Parameswaran", "Aleksandar Ignjatovic"], "https://doi.org/10.1109/ICCAD.2004.1382603", "iccad", 2004]], "Aleksandar Ignjatovic": [0, ["Hardware/software managed scratchpad memory for embedded system", ["Andhi Janapsatya", "Sri Parameswaran", "Aleksandar Ignjatovic"], "https://doi.org/10.1109/ICCAD.2004.1382603", "iccad", 2004]], "Aaron P. Hurst": [0, ["Physical placement driven by sequential timing analysis", ["Aaron P. Hurst", "Philip Chong", "Andreas Kuehlmann"], "https://doi.org/10.1109/ICCAD.2004.1382605", "iccad", 2004]], "Philip Chong": [0.052485739812254906, ["Physical placement driven by sequential timing analysis", ["Aaron P. Hurst", "Philip Chong", "Andreas Kuehlmann"], "https://doi.org/10.1109/ICCAD.2004.1382605", "iccad", 2004]], "Devang Jariwala": [0, ["On interactions between routing and detailed placement", ["Devang Jariwala", "John Lillis"], "https://doi.org/10.1109/ICCAD.2004.1382606", "iccad", 2004]], "John Lillis": [0, ["On interactions between routing and detailed placement", ["Devang Jariwala", "John Lillis"], "https://doi.org/10.1109/ICCAD.2004.1382606", "iccad", 2004]], "Chen Li": [0, ["Routability-driven placement and white space allocation", ["Chen Li", "Min Xie", "Cheng-Kok Koh", "Jason Cong", "Patrick H. Madden"], "https://doi.org/10.1109/ICCAD.2004.1382607", "iccad", 2004]], "Min Xie": [0, ["Routability-driven placement and white space allocation", ["Chen Li", "Min Xie", "Cheng-Kok Koh", "Jason Cong", "Patrick H. Madden"], "https://doi.org/10.1109/ICCAD.2004.1382607", "iccad", 2004]], "Patrick H. Madden": [0, ["Routability-driven placement and white space allocation", ["Chen Li", "Min Xie", "Cheng-Kok Koh", "Jason Cong", "Patrick H. Madden"], "https://doi.org/10.1109/ICCAD.2004.1382607", "iccad", 2004]], "Haoxing Ren": [0, ["True crosstalk aware incremental placement with noise map", ["Haoxing Ren", "David Zhigang Pan", "Paul Villarrubia"], "https://doi.org/10.1109/ICCAD.2004.1382608", "iccad", 2004]], "David Zhigang Pan": [0, ["True crosstalk aware incremental placement with noise map", ["Haoxing Ren", "David Zhigang Pan", "Paul Villarrubia"], "https://doi.org/10.1109/ICCAD.2004.1382608", "iccad", 2004]], "Paul Villarrubia": [0, ["True crosstalk aware incremental placement with noise map", ["Haoxing Ren", "David Zhigang Pan", "Paul Villarrubia"], "https://doi.org/10.1109/ICCAD.2004.1382608", "iccad", 2004]], "Jie-Hong Roland Jiang": [0, ["On breakable cyclic definitions", ["Jie-Hong Roland Jiang", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2004.1382610", "iccad", 2004]], "Alan Mishchenko": [0, ["On breakable cyclic definitions", ["Jie-Hong Roland Jiang", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2004.1382610", "iccad", 2004]], "Robert K. Brayton": [0, ["On breakable cyclic definitions", ["Jie-Hong Roland Jiang", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2004.1382610", "iccad", 2004], ["A new incremental placement algorithm and its application to congestion-aware divisor extraction", ["Satrajit Chatterjee", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2004.1382637", "iccad", 2004]], "Shrirang K. Karandikar": [0, ["Logical effort based technology mapping", ["Shrirang K. Karandikar", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2004.1382611", "iccad", 2004]], "Azadeh Davoodi": [0, ["Variability inspired implementation selection problem", ["Azadeh Davoodi", "Vishal Khandelwal", "Ankur Srivastava"], "https://doi.org/10.1109/ICCAD.2004.1382612", "iccad", 2004], ["Efficient statistical timing analysis through error budgeting", ["Vishal Khandelwal", "Azadeh Davoodi", "Ankur Srivastava"], "https://doi.org/10.1109/ICCAD.2004.1382623", "iccad", 2004], ["Wire-length prediction using statistical techniques", ["Jennifer L. Wong", "Azadeh Davoodi", "Vishal Khandelwal", "Ankur Srivastava", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2004.1382666", "iccad", 2004]], "Vishal Khandelwal": [0, ["Variability inspired implementation selection problem", ["Azadeh Davoodi", "Vishal Khandelwal", "Ankur Srivastava"], "https://doi.org/10.1109/ICCAD.2004.1382612", "iccad", 2004], ["Efficient statistical timing analysis through error budgeting", ["Vishal Khandelwal", "Azadeh Davoodi", "Ankur Srivastava"], "https://doi.org/10.1109/ICCAD.2004.1382623", "iccad", 2004], ["Leakage control through fine-grained placement and sizing of sleep transistors", ["Vishal Khandelwal", "Ankur Srivastava"], "https://doi.org/10.1109/ICCAD.2004.1382635", "iccad", 2004], ["Wire-length prediction using statistical techniques", ["Jennifer L. Wong", "Azadeh Davoodi", "Vishal Khandelwal", "Ankur Srivastava", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2004.1382666", "iccad", 2004]], "Ankur Srivastava": [0, ["Variability inspired implementation selection problem", ["Azadeh Davoodi", "Vishal Khandelwal", "Ankur Srivastava"], "https://doi.org/10.1109/ICCAD.2004.1382612", "iccad", 2004], ["Efficient statistical timing analysis through error budgeting", ["Vishal Khandelwal", "Azadeh Davoodi", "Ankur Srivastava"], "https://doi.org/10.1109/ICCAD.2004.1382623", "iccad", 2004], ["Leakage control through fine-grained placement and sizing of sleep transistors", ["Vishal Khandelwal", "Ankur Srivastava"], "https://doi.org/10.1109/ICCAD.2004.1382635", "iccad", 2004], ["Wire-length prediction using statistical techniques", ["Jennifer L. Wong", "Azadeh Davoodi", "Vishal Khandelwal", "Ankur Srivastava", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2004.1382666", "iccad", 2004]], "Seraj Ahmad": [0, ["M-trie: an efficient approach to on-chip logic minimization", ["Seraj Ahmad", "Rabi N. Mahapatra"], "https://doi.org/10.1109/ICCAD.2004.1382613", "iccad", 2004]], "Rabi N. Mahapatra": [0, ["M-trie: an efficient approach to on-chip logic minimization", ["Seraj Ahmad", "Rabi N. Mahapatra"], "https://doi.org/10.1109/ICCAD.2004.1382613", "iccad", 2004]], "Randal E. Bryant": [0, ["Verifying properties of hardware and software by predicate abstraction and model checking", ["Randal E. Bryant", "Sriram K. Rajamani"], "https://doi.org/10.1109/ICCAD.2004.1382615", "iccad", 2004]], "Sriram K. Rajamani": [0, ["Verifying properties of hardware and software by predicate abstraction and model checking", ["Randal E. Bryant", "Sriram K. Rajamani"], "https://doi.org/10.1109/ICCAD.2004.1382615", "iccad", 2004]], "Frederic Worm": [0, ["Soft self-synchronising codes for self-calibrating communication", ["Frederic Worm", "Paolo Ienne", "Patrick Thiran"], "https://doi.org/10.1109/ICCAD.2004.1382617", "iccad", 2004]], "Paolo Ienne": [0, ["Soft self-synchronising codes for self-calibrating communication", ["Frederic Worm", "Paolo Ienne", "Patrick Thiran"], "https://doi.org/10.1109/ICCAD.2004.1382617", "iccad", 2004], ["Improved use of the carry-save representation for the synthesis of complex arithmetic circuits", ["Ajay K. Verma", "Paolo Ienne"], "https://doi.org/10.1109/ICCAD.2004.1382683", "iccad", 2004]], "Patrick Thiran": [0, ["Soft self-synchronising codes for self-calibrating communication", ["Frederic Worm", "Paolo Ienne", "Patrick Thiran"], "https://doi.org/10.1109/ICCAD.2004.1382617", "iccad", 2004]], "Kangmin Lee": [0.5678470432758331, ["SILENT: serialized low energy transmission coding for on-chip interconnection networks", ["Kangmin Lee", "Se-Joong Lee", "Hoi-Jun Yoo"], "https://doi.org/10.1109/ICCAD.2004.1382618", "iccad", 2004]], "Se-Joong Lee": [0.9990580976009369, ["SILENT: serialized low energy transmission coding for on-chip interconnection networks", ["Kangmin Lee", "Se-Joong Lee", "Hoi-Jun Yoo"], "https://doi.org/10.1109/ICCAD.2004.1382618", "iccad", 2004]], "Hoi-Jun Yoo": [0.4870566129684448, ["SILENT: serialized low energy transmission coding for on-chip interconnection networks", ["Kangmin Lee", "Se-Joong Lee", "Hoi-Jun Yoo"], "https://doi.org/10.1109/ICCAD.2004.1382618", "iccad", 2004]], "Chuan Lin": [0, ["Optimal wire retiming without binary search", ["Chuan Lin", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2004.1382619", "iccad", 2004]], "James D. Ma": [0, ["Interval-valued reduced order statistical interconnect modeling", ["James D. Ma", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2004.1382621", "iccad", 2004]], "Li-C. Wang": [9.818648686632514e-05, ["Static statistical timing analysis for latch-based pipeline designs", ["Rob A. Rutenbar", "Li-C. Wang", "Kwang-Ting Cheng", "Sandip Kundu"], "https://doi.org/10.1109/ICCAD.2004.1382622", "iccad", 2004], ["A path-based methodology for post-silicon timing validation", ["Leonard Lee", "Li-C. Wang", "T. M. Mak", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2004.1382669", "iccad", 2004]], "Kwang-Ting Cheng": [0, ["Static statistical timing analysis for latch-based pipeline designs", ["Rob A. Rutenbar", "Li-C. Wang", "Kwang-Ting Cheng", "Sandip Kundu"], "https://doi.org/10.1109/ICCAD.2004.1382622", "iccad", 2004], ["A path-based methodology for post-silicon timing validation", ["Leonard Lee", "Li-C. Wang", "T. M. Mak", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2004.1382669", "iccad", 2004]], "Sandip Kundu": [0, ["Static statistical timing analysis for latch-based pipeline designs", ["Rob A. Rutenbar", "Li-C. Wang", "Kwang-Ting Cheng", "Sandip Kundu"], "https://doi.org/10.1109/ICCAD.2004.1382622", "iccad", 2004]], "Nestoras E. Evmorfopoulos": [0, ["Voltage-drop-constrained optimization of power distribution network based on reliable maximum current estimates", ["Nestoras E. Evmorfopoulos", "Dimitris P. Karampatzakis", "Georgios I. Stamoulis"], "https://doi.org/10.1109/ICCAD.2004.1382625", "iccad", 2004]], "Dimitris P. Karampatzakis": [0, ["Voltage-drop-constrained optimization of power distribution network based on reliable maximum current estimates", ["Nestoras E. Evmorfopoulos", "Dimitris P. Karampatzakis", "Georgios I. Stamoulis"], "https://doi.org/10.1109/ICCAD.2004.1382625", "iccad", 2004]], "Georgios I. Stamoulis": [0, ["Voltage-drop-constrained optimization of power distribution network based on reliable maximum current estimates", ["Nestoras E. Evmorfopoulos", "Dimitris P. Karampatzakis", "Georgios I. Stamoulis"], "https://doi.org/10.1109/ICCAD.2004.1382625", "iccad", 2004]], "Eli Chiprout": [0, ["Fast flip-chip power grid analysis via locality and grid shells", ["Eli Chiprout"], "https://doi.org/10.1109/ICCAD.2004.1382626", "iccad", 2004]], "Tsung-Hao Chen": [0, ["HiSIM: hierarchical interconnect-centric circuit simulator", ["Tsung-Hao Chen", "Jeng-Liang Tsai", "Tanay Karnik"], "https://doi.org/10.1109/ICCAD.2004.1382627", "iccad", 2004]], "Jeng-Liang Tsai": [0, ["HiSIM: hierarchical interconnect-centric circuit simulator", ["Tsung-Hao Chen", "Jeng-Liang Tsai", "Tanay Karnik"], "https://doi.org/10.1109/ICCAD.2004.1382627", "iccad", 2004], ["A yield improvement methodology using pre- and post-silicon statistical clock scheduling", ["Jeng-Liang Tsai", "Dong Hyun Baik", "Charlie Chung-Ping Chen", "Kewal K. Saluja"], "https://doi.org/10.1109/ICCAD.2004.1382649", "iccad", 2004]], "Tanay Karnik": [0, ["HiSIM: hierarchical interconnect-centric circuit simulator", ["Tsung-Hao Chen", "Jeng-Liang Tsai", "Tanay Karnik"], "https://doi.org/10.1109/ICCAD.2004.1382627", "iccad", 2004]], "Vijay Durairaj": [0, ["Guiding CNF-SAT search via efficient constraint partitioning", ["Vijay Durairaj", "Priyank Kalla"], "https://doi.org/10.1109/ICCAD.2004.1382629", "iccad", 2004]], "Priyank Kalla": [0, ["Guiding CNF-SAT search via efficient constraint partitioning", ["Vijay Durairaj", "Priyank Kalla"], "https://doi.org/10.1109/ICCAD.2004.1382629", "iccad", 2004]], "Liang Zhang": [0, ["Incremental deductive & inductive reasoning for SAT-based bounded model checking", ["Liang Zhang", "Mukul R. Prasad", "Michael S. Hsiao"], "https://doi.org/10.1109/ICCAD.2004.1382630", "iccad", 2004]], "Mukul R. Prasad": [0, ["Incremental deductive & inductive reasoning for SAT-based bounded model checking", ["Liang Zhang", "Mukul R. Prasad", "Michael S. Hsiao"], "https://doi.org/10.1109/ICCAD.2004.1382630", "iccad", 2004]], "Michael S. Hsiao": [0, ["Incremental deductive & inductive reasoning for SAT-based bounded model checking", ["Liang Zhang", "Mukul R. Prasad", "Michael S. Hsiao"], "https://doi.org/10.1109/ICCAD.2004.1382630", "iccad", 2004]], "Malay K. Ganai": [0, ["Efficient SAT-based unbounded symbolic model checking using circuit cofactoring", ["Malay K. Ganai", "Aarti Gupta", "Pranav Ashar"], "https://doi.org/10.1109/ICCAD.2004.1382631", "iccad", 2004]], "Aarti Gupta": [0, ["Efficient SAT-based unbounded symbolic model checking using circuit cofactoring", ["Malay K. Ganai", "Aarti Gupta", "Pranav Ashar"], "https://doi.org/10.1109/ICCAD.2004.1382631", "iccad", 2004]], "Pranav Ashar": [0, ["Efficient SAT-based unbounded symbolic model checking using circuit cofactoring", ["Malay K. Ganai", "Aarti Gupta", "Pranav Ashar"], "https://doi.org/10.1109/ICCAD.2004.1382631", "iccad", 2004]], "Bing Li": [0, ["Efficient computation of small abstraction refinements", ["Bing Li", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.2004.1382632", "iccad", 2004]], "Fabio Somenzi": [0, ["Efficient computation of small abstraction refinements", ["Bing Li", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.2004.1382632", "iccad", 2004]], "Feng Gao": [0, ["Exact and heuristic approaches to input vector control for leakage power reduction", ["Feng Gao", "John P. Hayes"], "https://doi.org/10.1109/ICCAD.2004.1382634", "iccad", 2004]], "John P. Hayes": [0, ["Exact and heuristic approaches to input vector control for leakage power reduction", ["Feng Gao", "John P. Hayes"], "https://doi.org/10.1109/ICCAD.2004.1382634", "iccad", 2004]], "Cheng-Tao Hsieh": [0, ["A vectorless estimation of maximum instantaneous current for sequential circuits", ["Cheng-Tao Hsieh", "Jian-Cheng Lin", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2004.1382636", "iccad", 2004]], "Jian-Cheng Lin": [0, ["A vectorless estimation of maximum instantaneous current for sequential circuits", ["Cheng-Tao Hsieh", "Jian-Cheng Lin", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2004.1382636", "iccad", 2004]], "Shih-Chieh Chang": [2.9702561243905024e-10, ["A vectorless estimation of maximum instantaneous current for sequential circuits", ["Cheng-Tao Hsieh", "Jian-Cheng Lin", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2004.1382636", "iccad", 2004]], "Satrajit Chatterjee": [0, ["A new incremental placement algorithm and its application to congestion-aware divisor extraction", ["Satrajit Chatterjee", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2004.1382637", "iccad", 2004]], "Saurabh N. Adya": [0, ["Unification of partitioning, placement and floorplanning", ["Saurabh N. Adya", "S. Chaturvedi", "Jarrod A. Roy", "David A. Papa", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2004.1382639", "iccad", 2004]], "S. Chaturvedi": [0, ["Unification of partitioning, placement and floorplanning", ["Saurabh N. Adya", "S. Chaturvedi", "Jarrod A. Roy", "David A. Papa", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2004.1382639", "iccad", 2004]], "Jarrod A. Roy": [0, ["Unification of partitioning, placement and floorplanning", ["Saurabh N. Adya", "S. Chaturvedi", "Jarrod A. Roy", "David A. Papa", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2004.1382639", "iccad", 2004]], "David A. Papa": [0, ["Unification of partitioning, placement and floorplanning", ["Saurabh N. Adya", "S. Chaturvedi", "Jarrod A. Roy", "David A. Papa", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2004.1382639", "iccad", 2004]], "Igor L. Markov": [0, ["Unification of partitioning, placement and floorplanning", ["Saurabh N. Adya", "S. Chaturvedi", "Jarrod A. Roy", "David A. Papa", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2004.1382639", "iccad", 2004]], "Bo Hu": [0, ["Multilevel expansion-based VLSI placement with blockages", ["Bo Hu", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2004.1382640", "iccad", 2004]], "Malgorzata Marek-Sadowska": [0, ["Multilevel expansion-based VLSI placement with blockages", ["Bo Hu", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2004.1382640", "iccad", 2004], ["An integrated design flow for a via-configurable gate array", ["Yajun Ran", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2004.1382644", "iccad", 2004]], "Andrew B. Kahng": [0, ["An analytic placer for mixed-size placement and timing-driven placement", ["Andrew B. Kahng", "Qinke Wang"], "https://doi.org/10.1109/ICCAD.2004.1382641", "iccad", 2004]], "Qinke Wang": [7.103475354597322e-06, ["An analytic placer for mixed-size placement and timing-driven placement", ["Andrew B. Kahng", "Qinke Wang"], "https://doi.org/10.1109/ICCAD.2004.1382641", "iccad", 2004]], "Kristofer Vorwerk": [0, ["Engineering details of a stable force-directed placer", ["Kristofer Vorwerk", "Andrew A. Kennings", "Anthony Vannelli"], "https://doi.org/10.1109/ICCAD.2004.1382642", "iccad", 2004]], "Andrew A. Kennings": [0, ["Engineering details of a stable force-directed placer", ["Kristofer Vorwerk", "Andrew A. Kennings", "Anthony Vannelli"], "https://doi.org/10.1109/ICCAD.2004.1382642", "iccad", 2004]], "Anthony Vannelli": [0, ["Engineering details of a stable force-directed placer", ["Kristofer Vorwerk", "Andrew A. Kennings", "Anthony Vannelli"], "https://doi.org/10.1109/ICCAD.2004.1382642", "iccad", 2004]], "Yajun Ran": [0, ["An integrated design flow for a via-configurable gate array", ["Yajun Ran", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2004.1382644", "iccad", 2004]], "Nikhil Jayakumar": [0, ["A metal and via maskset programmable VLSI design methodology using PLAs", ["Nikhil Jayakumar", "Sunil P. Khatri"], "https://doi.org/10.1109/ICCAD.2004.1382645", "iccad", 2004], ["A novel clock distribution and dynamic de-skewing methodology", ["A. Kapoor", "Nikhil Jayakumar", "Sunil P. Khatri"], "https://doi.org/10.1109/ICCAD.2004.1382651", "iccad", 2004]], "Sunil P. Khatri": [0, ["A metal and via maskset programmable VLSI design methodology using PLAs", ["Nikhil Jayakumar", "Sunil P. Khatri"], "https://doi.org/10.1109/ICCAD.2004.1382645", "iccad", 2004], ["A novel clock distribution and dynamic de-skewing methodology", ["A. Kapoor", "Nikhil Jayakumar", "Sunil P. Khatri"], "https://doi.org/10.1109/ICCAD.2004.1382651", "iccad", 2004]], "Renqiu Huang": [0, ["Analysis and evaluation of a hybrid interconnect structure for FPGAs", ["Renqiu Huang", "Ranga Vemuri"], "https://doi.org/10.1109/ICCAD.2004.1382646", "iccad", 2004]], "Ranga Vemuri": [0, ["Analysis and evaluation of a hybrid interconnect structure for FPGAs", ["Renqiu Huang", "Ranga Vemuri"], "https://doi.org/10.1109/ICCAD.2004.1382646", "iccad", 2004], ["Adaptive sampling and modeling of analog circuit performance parameters with pseudo-cubic splines", ["Ranga Vemuri", "Glenn Wolfe"], "https://doi.org/10.1109/ICCAD.2004.1382709", "iccad", 2004]], "Jason Helge Anderson": [0, ["Low-power programmable routing circuitry for FPGAs", ["Jason Helge Anderson", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2004.1382647", "iccad", 2004]], "Farid N. Najm": [0, ["Low-power programmable routing circuitry for FPGAs", ["Jason Helge Anderson", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2004.1382647", "iccad", 2004], ["Dynamic range estimation for nonlinear systems", ["Bin Wu", "Jianwen Zhu", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2004.1382658", "iccad", 2004]], "Dong Hyun Baik": [0.9940284192562103, ["A yield improvement methodology using pre- and post-silicon statistical clock scheduling", ["Jeng-Liang Tsai", "Dong Hyun Baik", "Charlie Chung-Ping Chen", "Kewal K. Saluja"], "https://doi.org/10.1109/ICCAD.2004.1382649", "iccad", 2004]], "Charlie Chung-Ping Chen": [0, ["A yield improvement methodology using pre- and post-silicon statistical clock scheduling", ["Jeng-Liang Tsai", "Dong Hyun Baik", "Charlie Chung-Ping Chen", "Kewal K. Saluja"], "https://doi.org/10.1109/ICCAD.2004.1382649", "iccad", 2004]], "Kewal K. Saluja": [0, ["A yield improvement methodology using pre- and post-silicon statistical clock scheduling", ["Jeng-Liang Tsai", "Dong Hyun Baik", "Charlie Chung-Ping Chen", "Kewal K. Saluja"], "https://doi.org/10.1109/ICCAD.2004.1382649", "iccad", 2004], ["On per-test fault diagnosis using the X-fault model", ["Xiaoqing Wen", "Tokiharu Miyoshi", "Seiji Kajihara", "Laung-Terng Wang", "Kewal K. Saluja", "Kozo Kinoshita"], "https://doi.org/10.1109/ICCAD.2004.1382653", "iccad", 2004]], "A. Kapoor": [0, ["A novel clock distribution and dynamic de-skewing methodology", ["A. Kapoor", "Nikhil Jayakumar", "Sunil P. Khatri"], "https://doi.org/10.1109/ICCAD.2004.1382651", "iccad", 2004]], "Xiaoqing Wen": [0, ["On per-test fault diagnosis using the X-fault model", ["Xiaoqing Wen", "Tokiharu Miyoshi", "Seiji Kajihara", "Laung-Terng Wang", "Kewal K. Saluja", "Kozo Kinoshita"], "https://doi.org/10.1109/ICCAD.2004.1382653", "iccad", 2004]], "Tokiharu Miyoshi": [0, ["On per-test fault diagnosis using the X-fault model", ["Xiaoqing Wen", "Tokiharu Miyoshi", "Seiji Kajihara", "Laung-Terng Wang", "Kewal K. Saluja", "Kozo Kinoshita"], "https://doi.org/10.1109/ICCAD.2004.1382653", "iccad", 2004]], "Seiji Kajihara": [0, ["On per-test fault diagnosis using the X-fault model", ["Xiaoqing Wen", "Tokiharu Miyoshi", "Seiji Kajihara", "Laung-Terng Wang", "Kewal K. Saluja", "Kozo Kinoshita"], "https://doi.org/10.1109/ICCAD.2004.1382653", "iccad", 2004]], "Laung-Terng Wang": [2.5358874466974157e-07, ["On per-test fault diagnosis using the X-fault model", ["Xiaoqing Wen", "Tokiharu Miyoshi", "Seiji Kajihara", "Laung-Terng Wang", "Kewal K. Saluja", "Kozo Kinoshita"], "https://doi.org/10.1109/ICCAD.2004.1382653", "iccad", 2004]], "Kozo Kinoshita": [0, ["On per-test fault diagnosis using the X-fault model", ["Xiaoqing Wen", "Tokiharu Miyoshi", "Seiji Kajihara", "Laung-Terng Wang", "Kewal K. Saluja", "Kozo Kinoshita"], "https://doi.org/10.1109/ICCAD.2004.1382653", "iccad", 2004]], "Fang Liu": [0, ["Diagnosis of small-signal parameters for broadband amplifiers through S-parameter measurements and sensitivity-guided evolutionary search", ["Fang Liu", "Sule Ozev", "Martin A. Brooke"], "https://doi.org/10.1109/ICCAD.2004.1382654", "iccad", 2004]], "Sule Ozev": [0, ["Diagnosis of small-signal parameters for broadband amplifiers through S-parameter measurements and sensitivity-guided evolutionary search", ["Fang Liu", "Sule Ozev", "Martin A. Brooke"], "https://doi.org/10.1109/ICCAD.2004.1382654", "iccad", 2004]], "Martin A. Brooke": [0, ["Diagnosis of small-signal parameters for broadband amplifiers through S-parameter measurements and sensitivity-guided evolutionary search", ["Fang Liu", "Sule Ozev", "Martin A. Brooke"], "https://doi.org/10.1109/ICCAD.2004.1382654", "iccad", 2004]], "Chunsheng Liu": [0, ["An efficient method for improving the quality of per-test fault diagnosis", ["Chunsheng Liu"], "https://doi.org/10.1109/ICCAD.2004.1382655", "iccad", 2004]], "Soheil Ghiasi": [0, ["A unified theory of timing budget management", ["Soheil Ghiasi", "Elaheh Bozorgzadeh", "Siddharth Choudhuri", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2004.1382657", "iccad", 2004]], "Elaheh Bozorgzadeh": [0, ["A unified theory of timing budget management", ["Soheil Ghiasi", "Elaheh Bozorgzadeh", "Siddharth Choudhuri", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2004.1382657", "iccad", 2004]], "Siddharth Choudhuri": [0, ["A unified theory of timing budget management", ["Soheil Ghiasi", "Elaheh Bozorgzadeh", "Siddharth Choudhuri", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2004.1382657", "iccad", 2004]], "Majid Sarrafzadeh": [0, ["A unified theory of timing budget management", ["Soheil Ghiasi", "Elaheh Bozorgzadeh", "Siddharth Choudhuri", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2004.1382657", "iccad", 2004]], "Bin Wu": [0.012661750428378582, ["Dynamic range estimation for nonlinear systems", ["Bin Wu", "Jianwen Zhu", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2004.1382658", "iccad", 2004]], "Lin Zhong": [0, ["Power estimation for cycle-accurate functional descriptions of hardware", ["Lin Zhong", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.2004.1382659", "iccad", 2004]], "Srivaths Ravi": [0, ["Power estimation for cycle-accurate functional descriptions of hardware", ["Lin Zhong", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.2004.1382659", "iccad", 2004], ["High-level synthesis using computation-unit integrated memories", ["Chao Huang", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.2004.1382682", "iccad", 2004]], "Anand Raghunathan": [0, ["Power estimation for cycle-accurate functional descriptions of hardware", ["Lin Zhong", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.2004.1382659", "iccad", 2004], ["High-level synthesis using computation-unit integrated memories", ["Chao Huang", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.2004.1382682", "iccad", 2004]], "Niraj K. Jha": [0, ["Power estimation for cycle-accurate functional descriptions of hardware", ["Lin Zhong", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.2004.1382659", "iccad", 2004], ["High-level synthesis using computation-unit integrated memories", ["Chao Huang", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.2004.1382682", "iccad", 2004]], "Xiaochun Duan": [0, ["Frequency domain simulation of high-Q oscillators with homotopy methods", ["Xiaochun Duan", "Kartikeya Mayaram"], "https://doi.org/10.1109/ICCAD.2004.1382662", "iccad", 2004]], "Kartikeya Mayaram": [0, ["Frequency domain simulation of high-Q oscillators with homotopy methods", ["Xiaochun Duan", "Kartikeya Mayaram"], "https://doi.org/10.1109/ICCAD.2004.1382662", "iccad", 2004]], "Xiaolue Lai": [0, ["Automated oscillator macromodelling techniques for capturing amplitude variations and injection locking", ["Xiaolue Lai", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2004.1382663", "iccad", 2004]], "Jaijeet S. Roychowdhury": [0, ["Automated oscillator macromodelling techniques for capturing amplitude variations and injection locking", ["Xiaolue Lai", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2004.1382663", "iccad", 2004]], "Chris Chu": [5.475139508437366e-10, ["FLUTE: fast lookup table based wirelength estimation technique", ["Chris Chu"], "https://doi.org/10.1109/ICCAD.2004.1382665", "iccad", 2004]], "Jennifer L. Wong": [0, ["Wire-length prediction using statistical techniques", ["Jennifer L. Wong", "Azadeh Davoodi", "Vishal Khandelwal", "Ankur Srivastava", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2004.1382666", "iccad", 2004]], "Miodrag Potkonjak": [0, ["Wire-length prediction using statistical techniques", ["Jennifer L. Wong", "Azadeh Davoodi", "Vishal Khandelwal", "Ankur Srivastava", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2004.1382666", "iccad", 2004]], "Charles J. Alpert": [0, ["Accurate estimation of global buffer delay within a floorplan", ["Charles J. Alpert", "Jiang Hu", "Sachin S. Sapatnekar", "Cliff C. N. Sze"], "https://doi.org/10.1109/ICCAD.2004.1382667", "iccad", 2004]], "Cliff C. N. Sze": [0, ["Accurate estimation of global buffer delay within a floorplan", ["Charles J. Alpert", "Jiang Hu", "Sachin S. Sapatnekar", "Cliff C. N. Sze"], "https://doi.org/10.1109/ICCAD.2004.1382667", "iccad", 2004]], "Leonard Lee": [7.316746817795372e-12, ["A path-based methodology for post-silicon timing validation", ["Leonard Lee", "Li-C. Wang", "T. M. Mak", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2004.1382669", "iccad", 2004]], "T. M. Mak": [0, ["A path-based methodology for post-silicon timing validation", ["Leonard Lee", "Li-C. Wang", "T. M. Mak", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2004.1382669", "iccad", 2004]], "Wenjing Rao": [0, ["Frugal linear network-based test decompression for drastic test cost reductions", ["Wenjing Rao", "Alex Orailoglu", "G. Su"], "https://doi.org/10.1109/ICCAD.2004.1382670", "iccad", 2004]], "Alex Orailoglu": [0, ["Frugal linear network-based test decompression for drastic test cost reductions", ["Wenjing Rao", "Alex Orailoglu", "G. Su"], "https://doi.org/10.1109/ICCAD.2004.1382670", "iccad", 2004], ["Design space exploration for aggressive test cost reduction in CircularScan architectures", ["Baris Arslan", "Alex Orailoglu"], "https://doi.org/10.1109/ICCAD.2004.1382671", "iccad", 2004]], "G. Su": [0, ["Frugal linear network-based test decompression for drastic test cost reductions", ["Wenjing Rao", "Alex Orailoglu", "G. Su"], "https://doi.org/10.1109/ICCAD.2004.1382670", "iccad", 2004]], "Baris Arslan": [0, ["Design space exploration for aggressive test cost reduction in CircularScan architectures", ["Baris Arslan", "Alex Orailoglu"], "https://doi.org/10.1109/ICCAD.2004.1382671", "iccad", 2004]], "Bernd Koenemann": [0, ["Design/process learning from electrical test", ["Bernd Koenemann"], "https://doi.org/10.1109/ICCAD.2004.1382673", "iccad", 2004]], "Mark A. Lavin": [0, ["Backend CAD flows for \"restrictive design rules\"", ["Mark A. Lavin", "Fook-Luen Heng", "Gregory A. Northrop"], "https://doi.org/10.1109/ICCAD.2004.1382674", "iccad", 2004]], "Fook-Luen Heng": [0, ["Backend CAD flows for \"restrictive design rules\"", ["Mark A. Lavin", "Fook-Luen Heng", "Gregory A. Northrop"], "https://doi.org/10.1109/ICCAD.2004.1382674", "iccad", 2004]], "Gregory A. Northrop": [0, ["Backend CAD flows for \"restrictive design rules\"", ["Mark A. Lavin", "Fook-Luen Heng", "Gregory A. Northrop"], "https://doi.org/10.1109/ICCAD.2004.1382674", "iccad", 2004]], "Maxim Teslenko": [0, ["Hermes: LUT FPGA technology mapping algorithm for area minimization with optimum depth", ["Maxim Teslenko", "Elena Dubrova"], "https://doi.org/10.1109/ICCAD.2004.1382676", "iccad", 2004]], "Elena Dubrova": [0, ["Hermes: LUT FPGA technology mapping algorithm for area minimization with optimum depth", ["Maxim Teslenko", "Elena Dubrova"], "https://doi.org/10.1109/ICCAD.2004.1382676", "iccad", 2004]], "Deming Chen": [0, ["DAOmap: a depth-optimal area optimization mapping algorithm for FPGA designs", ["Deming Chen", "Jason Cong"], "https://doi.org/10.1109/ICCAD.2004.1382677", "iccad", 2004]], "Fei Li": [0, ["Vdd programmability to reduce FPGA interconnect power", ["Fei Li", "Yan Lin", "Lei He"], "https://doi.org/10.1109/ICCAD.2004.1382678", "iccad", 2004]], "Yan Lin": [0, ["Vdd programmability to reduce FPGA interconnect power", ["Fei Li", "Yan Lin", "Lei He"], "https://doi.org/10.1109/ICCAD.2004.1382678", "iccad", 2004]], "Lei He": [0, ["Vdd programmability to reduce FPGA interconnect power", ["Fei Li", "Yan Lin", "Lei He"], "https://doi.org/10.1109/ICCAD.2004.1382678", "iccad", 2004], ["Configuration bitstream compression for dynamically reconfigurable FPGAs", ["Lei He", "Tulika Mitra", "Weng-Fai Wong"], "https://doi.org/10.1109/ICCAD.2004.1382679", "iccad", 2004]], "Tulika Mitra": [0, ["Configuration bitstream compression for dynamically reconfigurable FPGAs", ["Lei He", "Tulika Mitra", "Weng-Fai Wong"], "https://doi.org/10.1109/ICCAD.2004.1382679", "iccad", 2004]], "Weng-Fai Wong": [0, ["Configuration bitstream compression for dynamically reconfigurable FPGAs", ["Lei He", "Tulika Mitra", "Weng-Fai Wong"], "https://doi.org/10.1109/ICCAD.2004.1382679", "iccad", 2004]], "Arvind": [0, ["High-level synthesis: an essential ingredient for designing complex ASICs", ["Arvind", "Rishiyur S. Nikhil", "Daniel L. Rosenband", "Nirav Dave"], "https://doi.org/10.1109/ICCAD.2004.1382681", "iccad", 2004]], "Rishiyur S. Nikhil": [0, ["High-level synthesis: an essential ingredient for designing complex ASICs", ["Arvind", "Rishiyur S. Nikhil", "Daniel L. Rosenband", "Nirav Dave"], "https://doi.org/10.1109/ICCAD.2004.1382681", "iccad", 2004]], "Daniel L. Rosenband": [0, ["High-level synthesis: an essential ingredient for designing complex ASICs", ["Arvind", "Rishiyur S. Nikhil", "Daniel L. Rosenband", "Nirav Dave"], "https://doi.org/10.1109/ICCAD.2004.1382681", "iccad", 2004]], "Nirav Dave": [0, ["High-level synthesis: an essential ingredient for designing complex ASICs", ["Arvind", "Rishiyur S. Nikhil", "Daniel L. Rosenband", "Nirav Dave"], "https://doi.org/10.1109/ICCAD.2004.1382681", "iccad", 2004]], "Chao Huang": [0, ["High-level synthesis using computation-unit integrated memories", ["Chao Huang", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.2004.1382682", "iccad", 2004]], "Ajay K. Verma": [0, ["Improved use of the carry-save representation for the synthesis of complex arithmetic circuits", ["Ajay K. Verma", "Paolo Ienne"], "https://doi.org/10.1109/ICCAD.2004.1382683", "iccad", 2004]], "Maged Ghoneima": [0, ["Formal derivation of optimal active shielding for low-power on-chip buses", ["Maged Ghoneima", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2004.1382685", "iccad", 2004]], "Ashish Srivastava": [0, ["A general framework for probabilistic low-power design space exploration considering process variation", ["Ashish Srivastava", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2004.1382686", "iccad", 2004]], "Dennis Sylvester": [0, ["A general framework for probabilistic low-power design space exploration considering process variation", ["Ashish Srivastava", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2004.1382686", "iccad", 2004]], "Masanori Hashimoto": [0, ["Timing analysis considering spatial power/ground level variation", ["Masanori Hashimoto", "Junji Yamaguchi", "Hidetoshi Onodera"], "https://doi.org/10.1109/ICCAD.2004.1382687", "iccad", 2004]], "Junji Yamaguchi": [0, ["Timing analysis considering spatial power/ground level variation", ["Masanori Hashimoto", "Junji Yamaguchi", "Hidetoshi Onodera"], "https://doi.org/10.1109/ICCAD.2004.1382687", "iccad", 2004]], "Hidetoshi Onodera": [0, ["Timing analysis considering spatial power/ground level variation", ["Masanori Hashimoto", "Junji Yamaguchi", "Hidetoshi Onodera"], "https://doi.org/10.1109/ICCAD.2004.1382687", "iccad", 2004]], "Muhammet Mustafa Ozdal": [0, ["Simultaneous escape routing and layer assignment for dense PCBs", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2004.1382689", "iccad", 2004], ["A provably good algorithm for high performance bus routing", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2004.1382690", "iccad", 2004]], "Ryan Fung": [0, ["Simultaneous short-path and long-path timing optimization for FPGAs", ["Ryan Fung", "Vaughn Betz", "William Chow"], "https://doi.org/10.1109/ICCAD.2004.1382691", "iccad", 2004]], "Vaughn Betz": [0, ["Simultaneous short-path and long-path timing optimization for FPGAs", ["Ryan Fung", "Vaughn Betz", "William Chow"], "https://doi.org/10.1109/ICCAD.2004.1382691", "iccad", 2004]], "William Chow": [0, ["Simultaneous short-path and long-path timing optimization for FPGAs", ["Ryan Fung", "Vaughn Betz", "William Chow"], "https://doi.org/10.1109/ICCAD.2004.1382691", "iccad", 2004]], "Guido Stehr": [0, ["Analog performance space exploration by Fourier-Motzkin elimination with application to hierarchical sizing", ["Guido Stehr", "Helmut E. Graeb", "Kurt Antreich"], "https://doi.org/10.1109/ICCAD.2004.1382693", "iccad", 2004]], "Helmut E. Graeb": [0, ["Analog performance space exploration by Fourier-Motzkin elimination with application to hierarchical sizing", ["Guido Stehr", "Helmut E. Graeb", "Kurt Antreich"], "https://doi.org/10.1109/ICCAD.2004.1382693", "iccad", 2004]], "Kurt Antreich": [0, ["Analog performance space exploration by Fourier-Motzkin elimination with application to hierarchical sizing", ["Guido Stehr", "Helmut E. Graeb", "Kurt Antreich"], "https://doi.org/10.1109/ICCAD.2004.1382693", "iccad", 2004]], "Yang Xu": [0, ["Robust analog/RF circuit design with projection-based posynomial modeling", ["Xin Li", "Padmini Gopalakrishnan", "Yang Xu", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2004.1382694", "iccad", 2004]], "Jintae Kim": [0.8594925254583359, ["Techniques for improving the accuracy of geometric-programming based analog circuit design optimization", ["Jintae Kim", "Jaeseo Lee", "Lieven Vandenberghe"], "https://doi.org/10.1109/ICCAD.2004.1382695", "iccad", 2004]], "Jaeseo Lee": [0.9878623783588409, ["Techniques for improving the accuracy of geometric-programming based analog circuit design optimization", ["Jintae Kim", "Jaeseo Lee", "Lieven Vandenberghe"], "https://doi.org/10.1109/ICCAD.2004.1382695", "iccad", 2004]], "Lieven Vandenberghe": [0, ["Techniques for improving the accuracy of geometric-programming based analog circuit design optimization", ["Jintae Kim", "Jaeseo Lee", "Lieven Vandenberghe"], "https://doi.org/10.1109/ICCAD.2004.1382695", "iccad", 2004]], "Joel R. Phillips": [0, ["Variational interconnect analysis via PMTBR", ["Joel R. Phillips"], "https://doi.org/10.1109/ICCAD.2004.1382697", "iccad", 2004]], "Janet Meiling Wang": [5.269102862359709e-12, ["Stochastic analysis of interconnect performance in the presence of process variations", ["Janet Meiling Wang", "Praveen Ghanta", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.2004.1382698", "iccad", 2004]], "Praveen Ghanta": [0, ["Stochastic analysis of interconnect performance in the presence of process variations", ["Janet Meiling Wang", "Praveen Ghanta", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.2004.1382698", "iccad", 2004]], "Zhenhai Zhu": [0, ["A stochastic integral equation method for modeling the rough surface effect on interconnect capacitance", ["Zhenhai Zhu", "Jacob White", "Alper Demir"], "https://doi.org/10.1109/ICCAD.2004.1382699", "iccad", 2004]], "Jacob White": [0, ["A stochastic integral equation method for modeling the rough surface effect on interconnect capacitance", ["Zhenhai Zhu", "Jacob White", "Alper Demir"], "https://doi.org/10.1109/ICCAD.2004.1382699", "iccad", 2004]], "Alper Demir": [0, ["A stochastic integral equation method for modeling the rough surface effect on interconnect capacitance", ["Zhenhai Zhu", "Jacob White", "Alper Demir"], "https://doi.org/10.1109/ICCAD.2004.1382699", "iccad", 2004]], "Daisuke Maruyama": [0, ["Detection of multiple transitions in delay fault test of SPARC64 microprocessor", ["Daisuke Maruyama", "Akira Kanuma", "Takashi Mochiyama", "Hiroaki Komatsu", "Yaroku Sugiyama", "Noriyuki Ito"], "https://doi.org/10.1109/ICCAD.2004.1382701", "iccad", 2004]], "Akira Kanuma": [0, ["Detection of multiple transitions in delay fault test of SPARC64 microprocessor", ["Daisuke Maruyama", "Akira Kanuma", "Takashi Mochiyama", "Hiroaki Komatsu", "Yaroku Sugiyama", "Noriyuki Ito"], "https://doi.org/10.1109/ICCAD.2004.1382701", "iccad", 2004]], "Takashi Mochiyama": [0, ["Detection of multiple transitions in delay fault test of SPARC64 microprocessor", ["Daisuke Maruyama", "Akira Kanuma", "Takashi Mochiyama", "Hiroaki Komatsu", "Yaroku Sugiyama", "Noriyuki Ito"], "https://doi.org/10.1109/ICCAD.2004.1382701", "iccad", 2004]], "Hiroaki Komatsu": [0, ["Detection of multiple transitions in delay fault test of SPARC64 microprocessor", ["Daisuke Maruyama", "Akira Kanuma", "Takashi Mochiyama", "Hiroaki Komatsu", "Yaroku Sugiyama", "Noriyuki Ito"], "https://doi.org/10.1109/ICCAD.2004.1382701", "iccad", 2004]], "Yaroku Sugiyama": [0, ["Detection of multiple transitions in delay fault test of SPARC64 microprocessor", ["Daisuke Maruyama", "Akira Kanuma", "Takashi Mochiyama", "Hiroaki Komatsu", "Yaroku Sugiyama", "Noriyuki Ito"], "https://doi.org/10.1109/ICCAD.2004.1382701", "iccad", 2004]], "Noriyuki Ito": [0, ["Detection of multiple transitions in delay fault test of SPARC64 microprocessor", ["Daisuke Maruyama", "Akira Kanuma", "Takashi Mochiyama", "Hiroaki Komatsu", "Yaroku Sugiyama", "Noriyuki Ito"], "https://doi.org/10.1109/ICCAD.2004.1382701", "iccad", 2004]], "Erik Chmelar": [0, ["Minimizing the number of test configurations for FPGAs", ["Erik Chmelar"], "https://doi.org/10.1109/ICCAD.2004.1382702", "iccad", 2004]], "Feng Shi": [0, ["SPIN-TEST: automatic test pattern generation for speed-independent circuits", ["Feng Shi", "Yiorgos Makris"], "https://doi.org/10.1109/ICCAD.2004.1382703", "iccad", 2004]], "Yiorgos Makris": [0, ["SPIN-TEST: automatic test pattern generation for speed-independent circuits", ["Feng Shi", "Yiorgos Makris"], "https://doi.org/10.1109/ICCAD.2004.1382703", "iccad", 2004]], "A. Bernstein": [0, ["How to bridge the abstraction gap in system level modeling and design", ["A. Bernstein", "M. Burton", "Frank Ghenassia"], "https://doi.org/10.1109/ICCAD.2004.1382705", "iccad", 2004]], "M. Burton": [0, ["How to bridge the abstraction gap in system level modeling and design", ["A. Bernstein", "M. Burton", "Frank Ghenassia"], "https://doi.org/10.1109/ICCAD.2004.1382705", "iccad", 2004]], "Frank Ghenassia": [0, ["How to bridge the abstraction gap in system level modeling and design", ["A. Bernstein", "M. Burton", "Frank Ghenassia"], "https://doi.org/10.1109/ICCAD.2004.1382705", "iccad", 2004], ["Analyzing software influences on substrate noise: an ADC perspective", ["Frank Ghenassia", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1109/ICCAD.2004.1382707", "iccad", 2004]], "F. De Bernarclinis": [0, ["Design space exploration for a UMTS front-end exploiting analog platforms", ["F. De Bernarclinis", "S. Gambini", "R. Vincis", "F. Svelto"], "https://doi.org/10.1109/ICCAD.2004.1382708", "iccad", 2004]], "S. Gambini": [0, ["Design space exploration for a UMTS front-end exploiting analog platforms", ["F. De Bernarclinis", "S. Gambini", "R. Vincis", "F. Svelto"], "https://doi.org/10.1109/ICCAD.2004.1382708", "iccad", 2004]], "R. Vincis": [0, ["Design space exploration for a UMTS front-end exploiting analog platforms", ["F. De Bernarclinis", "S. Gambini", "R. Vincis", "F. Svelto"], "https://doi.org/10.1109/ICCAD.2004.1382708", "iccad", 2004]], "F. Svelto": [0, ["Design space exploration for a UMTS front-end exploiting analog platforms", ["F. De Bernarclinis", "S. Gambini", "R. Vincis", "F. Svelto"], "https://doi.org/10.1109/ICCAD.2004.1382708", "iccad", 2004]], "Glenn Wolfe": [0, ["Adaptive sampling and modeling of analog circuit performance parameters with pseudo-cubic splines", ["Ranga Vemuri", "Glenn Wolfe"], "https://doi.org/10.1109/ICCAD.2004.1382709", "iccad", 2004]]}